

================================================================
== Vitis HLS Report for 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32'
================================================================
* Date:           Sun Jan 26 21:40:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.851 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    86406|    86406|  0.864 ms|  0.864 ms|  86401|  86401|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |    86404|    86404|         6|          1|          1|  86400|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 9 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c_6 = alloca i32 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 12 'alloca' 'c_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten72 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten72"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln34 = store i9 0, i9 %c_6" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 15 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten59"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln35 = store i4 0, i4 %i" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 17 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln36 = store i4 0, i4 %j_3" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 18 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i48"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten72_load = load i17 %indvar_flatten72" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 20 'load' 'indvar_flatten72_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.86ns)   --->   "%icmp_ln34 = icmp_eq  i17 %indvar_flatten72_load, i17 86400" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 21 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%add_ln34 = add i17 %indvar_flatten72_load, i17 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 22 'add' 'add_ln34' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc36.i62, void %_Z4pad4PfS_.exit.exitStub" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 23 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_3_load = load i4 %j_3" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 24 'load' 'j_3_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i8 %indvar_flatten59" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 26 'load' 'indvar_flatten59_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.76ns)   --->   "%icmp_ln35 = icmp_eq  i8 %indvar_flatten59_load, i8 225" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 27 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.39ns)   --->   "%select_ln34 = select i1 %icmp_ln35, i4 0, i4 %i_load" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 28 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln35, i1 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 29 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %j_3_load, i4 15" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 30 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln36, i1 %xor_ln34" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 31 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln35 = add i4 %select_ln34, i4 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 32 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node j_3_mid2)   --->   "%empty = or i1 %and_ln34, i1 %icmp_ln35" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 33 'or' 'empty' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.39ns) (out node of the LUT)   --->   "%j_3_mid2 = select i1 %empty, i4 0, i4 %j_3_load" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 34 'select' 'j_3_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.39ns)   --->   "%select_ln35 = select i1 %and_ln34, i4 %add_ln35, i4 %select_ln34" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 35 'select' 'select_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln35" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 36 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.79ns)   --->   "%cmp9_i39 = icmp_eq  i4 %select_ln35, i4 0" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 37 'icmp' 'cmp9_i39' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln35, i4 0" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 38 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.76ns)   --->   "%empty_1354 = sub i8 %p_shl, i8 %zext_ln35" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 39 'sub' 'empty_1354' <Predicate = (!icmp_ln34)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%cmp10_i40 = icmp_ugt  i4 %select_ln35, i4 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 40 'icmp' 'cmp10_i40' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [3/3] (0.99ns) (grouped into DSP with root node add_ln45)   --->   "%empty_1355 = mul i8 %zext_ln35, i8 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 41 'mul' 'empty_1355' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.79ns)   --->   "%add_ln36 = add i4 %j_3_mid2, i4 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 42 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.76ns)   --->   "%add_ln35_1 = add i8 %indvar_flatten59_load, i8 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 43 'add' 'add_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.39ns)   --->   "%select_ln35_1 = select i1 %icmp_ln35, i8 1, i8 %add_ln35_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 44 'select' 'select_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln34 = store i17 %add_ln34, i17 %indvar_flatten72" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 45 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln35 = store i8 %select_ln35_1, i8 %indvar_flatten59" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 46 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln35 = store i4 %select_ln35, i4 %i" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 47 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln36 = store i4 %add_ln36, i4 %j_3" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 48 'store' 'store_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 49 [2/3] (0.99ns) (grouped into DSP with root node add_ln45)   --->   "%empty_1355 = mul i8 %zext_ln35, i8 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 49 'mul' 'empty_1355' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.55>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%c_6_load = load i9 %c_6" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 50 'load' 'c_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.77ns)   --->   "%add_ln34_1 = add i9 %c_6_load, i9 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 51 'add' 'add_ln34_1' <Predicate = (icmp_ln35)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.39ns)   --->   "%select_ln34_1 = select i1 %icmp_ln35, i9 %add_ln34_1, i9 %c_6_load" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 52 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i9 %select_ln34_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 53 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [3/3] (0.99ns) (grouped into DSP with root node add_ln41)   --->   "%empty_1353 = mul i17 %zext_ln34, i17 225" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 54 'mul' 'empty_1353' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%select_ln34_5_cast = zext i9 %select_ln34_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 55 'zext' 'select_ln34_5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.74ns)   --->   "%mul_ln35 = mul i16 %select_ln34_5_cast, i16 169" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 56 'mul' 'mul_ln35' <Predicate = true> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/3] (0.00ns) (grouped into DSP with root node add_ln45)   --->   "%empty_1355 = mul i8 %zext_ln35, i8 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 57 'mul' 'empty_1355' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into DSP with root node add_ln45)   --->   "%zext_ln36 = zext i8 %empty_1355" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 58 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45 = add i16 %mul_ln35, i16 %zext_ln36" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 59 'add' 'add_ln45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln34 = store i9 %select_ln34_1, i9 %c_6" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 60 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node add_ln41)   --->   "%empty_1353 = mul i17 %zext_ln34, i17 225" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 61 'mul' 'empty_1353' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i4 %j_3_mid2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 62 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45 = add i16 %mul_ln35, i16 %zext_ln36" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 63 'add' 'add_ln45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i16 %add_ln45" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 64 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.78ns)   --->   "%add_ln45_1 = add i5 %zext_ln36_2, i5 18" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 65 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i5 %add_ln45_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 66 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.85ns)   --->   "%add_ln45_2 = add i17 %sext_ln45, i17 %zext_ln45" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 67 'add' 'add_ln45_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.85>
ST_6 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node add_ln41)   --->   "%empty_1353 = mul i17 %zext_ln34, i17 225" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 68 'mul' 'empty_1353' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %j_3_mid2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 69 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln41 = add i17 %empty_1353, i17 %zext_ln36_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41->NN.cpp:96]   --->   Operation 70 'add' 'add_ln41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i17 %add_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 71 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i64 %sext_ln45_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 72 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (4.61ns)   --->   "%mul_ln45 = mul i129 %zext_ln45_1, i129 22703685013796371220" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 73 'mul' 'mul_ln45' <Predicate = true> <Delay = 4.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = partselect i61 @_ssdm_op_PartSelect.i61.i129.i32.i32, i129 %mul_ln45, i32 68, i32 128" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 74 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i61 %tmp" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 75 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%Conv4_out_img_addr = getelementptr i32 %Conv4_out_img, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 76 'getelementptr' 'Conv4_out_img_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%Conv4_out_img_1_addr = getelementptr i32 %Conv4_out_img_1, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 77 'getelementptr' 'Conv4_out_img_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%Conv4_out_img_2_addr = getelementptr i32 %Conv4_out_img_2, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 78 'getelementptr' 'Conv4_out_img_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%Conv4_out_img_3_addr = getelementptr i32 %Conv4_out_img_3, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 79 'getelementptr' 'Conv4_out_img_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%Conv4_out_img_4_addr = getelementptr i32 %Conv4_out_img_4, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 80 'getelementptr' 'Conv4_out_img_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%Conv4_out_img_5_addr = getelementptr i32 %Conv4_out_img_5, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 81 'getelementptr' 'Conv4_out_img_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%Conv4_out_img_6_addr = getelementptr i32 %Conv4_out_img_6, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 82 'getelementptr' 'Conv4_out_img_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%Conv4_out_img_7_addr = getelementptr i32 %Conv4_out_img_7, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 83 'getelementptr' 'Conv4_out_img_7_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%Conv4_out_img_8_addr = getelementptr i32 %Conv4_out_img_8, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 84 'getelementptr' 'Conv4_out_img_8_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%Conv4_out_img_9_addr = getelementptr i32 %Conv4_out_img_9, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 85 'getelementptr' 'Conv4_out_img_9_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%Conv4_out_img_10_addr = getelementptr i32 %Conv4_out_img_10, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 86 'getelementptr' 'Conv4_out_img_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%Conv4_out_img_11_addr = getelementptr i32 %Conv4_out_img_11, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 87 'getelementptr' 'Conv4_out_img_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%Conv4_out_img_12_addr = getelementptr i32 %Conv4_out_img_12, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 88 'getelementptr' 'Conv4_out_img_12_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (1.23ns)   --->   "%Conv4_out_img_load = load i13 %Conv4_out_img_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 89 'load' 'Conv4_out_img_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 90 [2/2] (1.23ns)   --->   "%Conv4_out_img_1_load = load i13 %Conv4_out_img_1_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 90 'load' 'Conv4_out_img_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 91 [2/2] (1.23ns)   --->   "%Conv4_out_img_2_load = load i13 %Conv4_out_img_2_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 91 'load' 'Conv4_out_img_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 92 [2/2] (1.23ns)   --->   "%Conv4_out_img_3_load = load i13 %Conv4_out_img_3_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 92 'load' 'Conv4_out_img_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 93 [2/2] (1.23ns)   --->   "%Conv4_out_img_4_load = load i13 %Conv4_out_img_4_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 93 'load' 'Conv4_out_img_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 94 [2/2] (1.23ns)   --->   "%Conv4_out_img_5_load = load i13 %Conv4_out_img_5_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 94 'load' 'Conv4_out_img_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 95 [2/2] (1.23ns)   --->   "%Conv4_out_img_6_load = load i13 %Conv4_out_img_6_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 95 'load' 'Conv4_out_img_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 96 [2/2] (1.23ns)   --->   "%Conv4_out_img_7_load = load i13 %Conv4_out_img_7_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 96 'load' 'Conv4_out_img_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 97 [2/2] (1.23ns)   --->   "%Conv4_out_img_8_load = load i13 %Conv4_out_img_8_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 97 'load' 'Conv4_out_img_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 98 [2/2] (1.23ns)   --->   "%Conv4_out_img_9_load = load i13 %Conv4_out_img_9_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 98 'load' 'Conv4_out_img_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 99 [2/2] (1.23ns)   --->   "%Conv4_out_img_10_load = load i13 %Conv4_out_img_10_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 99 'load' 'Conv4_out_img_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 100 [2/2] (1.23ns)   --->   "%Conv4_out_img_11_load = load i13 %Conv4_out_img_11_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 100 'load' 'Conv4_out_img_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 101 [2/2] (1.23ns)   --->   "%Conv4_out_img_12_load = load i13 %Conv4_out_img_12_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 101 'load' 'Conv4_out_img_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 135 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 3.58>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 86400, i64 86400, i64 86400"   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%p_cast38 = zext i8 %empty_1354" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 104 'zext' 'p_cast38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:37->NN.cpp:96]   --->   Operation 105 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.79ns)   --->   "%icmp_ln39 = icmp_eq  i4 %j_3_mid2, i4 0" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 106 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.79ns)   --->   "%icmp_ln39_1 = icmp_ugt  i4 %j_3_mid2, i4 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 107 'icmp' 'icmp_ln39_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node storemerge73)   --->   "%or_ln39 = or i1 %cmp9_i39, i1 %cmp10_i40" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 108 'or' 'or_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node storemerge73)   --->   "%or_ln39_1 = or i1 %icmp_ln39, i1 %icmp_ln39_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 109 'or' 'or_ln39_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node storemerge73)   --->   "%or_ln39_2 = or i1 %or_ln39_1, i1 %or_ln39" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 110 'or' 'or_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln41 = add i17 %empty_1353, i17 %zext_ln36_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41->NN.cpp:96]   --->   Operation 111 'add' 'add_ln41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/1] (0.86ns)   --->   "%add_ln41_1 = add i17 %add_ln41, i17 %p_cast38" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41->NN.cpp:96]   --->   Operation 112 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i17 %add_ln41_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41->NN.cpp:96]   --->   Operation 113 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%Pad4_out_img_addr = getelementptr i32 %Pad4_out_img, i64 0, i64 %zext_ln41" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41->NN.cpp:96]   --->   Operation 114 'getelementptr' 'Pad4_out_img_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.79ns)   --->   "%icmp_ln45 = icmp_ult  i4 %j_3_mid2, i4 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 115 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.79ns)   --->   "%add_ln45_3 = add i4 %j_3_mid2, i4 3" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 116 'add' 'add_ln45_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.39ns)   --->   "%select_ln45 = select i1 %icmp_ln45, i4 %j_3_mid2, i4 %add_ln45_3" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 117 'select' 'select_ln45' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 118 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_load = load i13 %Conv4_out_img_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 118 'load' 'Conv4_out_img_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 119 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_1_load = load i13 %Conv4_out_img_1_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 119 'load' 'Conv4_out_img_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 120 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_2_load = load i13 %Conv4_out_img_2_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 120 'load' 'Conv4_out_img_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 121 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_3_load = load i13 %Conv4_out_img_3_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 121 'load' 'Conv4_out_img_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 122 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_4_load = load i13 %Conv4_out_img_4_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 122 'load' 'Conv4_out_img_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 123 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_5_load = load i13 %Conv4_out_img_5_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 123 'load' 'Conv4_out_img_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 124 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_6_load = load i13 %Conv4_out_img_6_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 124 'load' 'Conv4_out_img_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 125 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_7_load = load i13 %Conv4_out_img_7_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 125 'load' 'Conv4_out_img_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 126 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_8_load = load i13 %Conv4_out_img_8_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 126 'load' 'Conv4_out_img_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 127 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_9_load = load i13 %Conv4_out_img_9_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 127 'load' 'Conv4_out_img_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 128 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_10_load = load i13 %Conv4_out_img_10_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 128 'load' 'Conv4_out_img_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 129 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_11_load = load i13 %Conv4_out_img_11_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 129 'load' 'Conv4_out_img_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 130 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_12_load = load i13 %Conv4_out_img_12_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 130 'load' 'Conv4_out_img_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 131 [1/1] (0.66ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 1, i32 %Conv4_out_img_load, i4 2, i32 %Conv4_out_img_1_load, i4 3, i32 %Conv4_out_img_2_load, i4 4, i32 %Conv4_out_img_3_load, i4 5, i32 %Conv4_out_img_4_load, i4 6, i32 %Conv4_out_img_5_load, i4 7, i32 %Conv4_out_img_6_load, i4 8, i32 %Conv4_out_img_7_load, i4 9, i32 %Conv4_out_img_8_load, i4 10, i32 %Conv4_out_img_9_load, i4 11, i32 %Conv4_out_img_10_load, i4 12, i32 %Conv4_out_img_11_load, i4 0, i32 %Conv4_out_img_12_load, i32 <undef>, i4 %select_ln45" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 131 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.44ns) (out node of the LUT)   --->   "%storemerge73 = select i1 %or_ln39_2, i32 0, i32 %tmp_s" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 132 'select' 'storemerge73' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln39 = store i32 %storemerge73, i17 %Pad4_out_img_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 133 'store' 'store_ln39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 86400> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body8.i48" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 134 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Pad4_out_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv4_out_img_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_3                   (alloca           ) [ 01100000]
i                     (alloca           ) [ 01100000]
indvar_flatten59      (alloca           ) [ 01100000]
c_6                   (alloca           ) [ 01111000]
indvar_flatten72      (alloca           ) [ 01100000]
store_ln0             (store            ) [ 00000000]
store_ln34            (store            ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln35            (store            ) [ 00000000]
store_ln36            (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
indvar_flatten72_load (load             ) [ 00000000]
icmp_ln34             (icmp             ) [ 01111110]
add_ln34              (add              ) [ 00000000]
br_ln34               (br               ) [ 00000000]
j_3_load              (load             ) [ 00000000]
i_load                (load             ) [ 00000000]
indvar_flatten59_load (load             ) [ 00000000]
icmp_ln35             (icmp             ) [ 01011000]
select_ln34           (select           ) [ 00000000]
xor_ln34              (xor              ) [ 00000000]
icmp_ln36             (icmp             ) [ 00000000]
and_ln34              (and              ) [ 00000000]
add_ln35              (add              ) [ 00000000]
empty                 (or               ) [ 00000000]
j_3_mid2              (select           ) [ 01011111]
select_ln35           (select           ) [ 00000000]
zext_ln35             (zext             ) [ 01011000]
cmp9_i39              (icmp             ) [ 01011111]
p_shl                 (bitconcatenate   ) [ 00000000]
empty_1354            (sub              ) [ 01011111]
cmp10_i40             (icmp             ) [ 01011111]
add_ln36              (add              ) [ 00000000]
add_ln35_1            (add              ) [ 00000000]
select_ln35_1         (select           ) [ 00000000]
store_ln34            (store            ) [ 00000000]
store_ln35            (store            ) [ 00000000]
store_ln35            (store            ) [ 00000000]
store_ln36            (store            ) [ 00000000]
c_6_load              (load             ) [ 00000000]
add_ln34_1            (add              ) [ 00000000]
select_ln34_1         (select           ) [ 00000000]
zext_ln34             (zext             ) [ 01000110]
select_ln34_5_cast    (zext             ) [ 00000000]
mul_ln35              (mul              ) [ 01000100]
empty_1355            (mul              ) [ 00000000]
zext_ln36             (zext             ) [ 01000100]
store_ln34            (store            ) [ 00000000]
zext_ln36_2           (zext             ) [ 00000000]
add_ln45              (add              ) [ 00000000]
zext_ln45             (zext             ) [ 00000000]
add_ln45_1            (add              ) [ 00000000]
sext_ln45             (sext             ) [ 00000000]
add_ln45_2            (add              ) [ 01000010]
empty_1353            (mul              ) [ 01000001]
zext_ln36_1           (zext             ) [ 01000001]
sext_ln45_1           (sext             ) [ 00000000]
zext_ln45_1           (zext             ) [ 00000000]
mul_ln45              (mul              ) [ 00000000]
tmp                   (partselect       ) [ 00000000]
zext_ln45_2           (zext             ) [ 00000000]
Conv4_out_img_addr    (getelementptr    ) [ 01000001]
Conv4_out_img_1_addr  (getelementptr    ) [ 01000001]
Conv4_out_img_2_addr  (getelementptr    ) [ 01000001]
Conv4_out_img_3_addr  (getelementptr    ) [ 01000001]
Conv4_out_img_4_addr  (getelementptr    ) [ 01000001]
Conv4_out_img_5_addr  (getelementptr    ) [ 01000001]
Conv4_out_img_6_addr  (getelementptr    ) [ 01000001]
Conv4_out_img_7_addr  (getelementptr    ) [ 01000001]
Conv4_out_img_8_addr  (getelementptr    ) [ 01000001]
Conv4_out_img_9_addr  (getelementptr    ) [ 01000001]
Conv4_out_img_10_addr (getelementptr    ) [ 01000001]
Conv4_out_img_11_addr (getelementptr    ) [ 01000001]
Conv4_out_img_12_addr (getelementptr    ) [ 01000001]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
p_cast38              (zext             ) [ 00000000]
specpipeline_ln37     (specpipeline     ) [ 00000000]
icmp_ln39             (icmp             ) [ 00000000]
icmp_ln39_1           (icmp             ) [ 00000000]
or_ln39               (or               ) [ 00000000]
or_ln39_1             (or               ) [ 00000000]
or_ln39_2             (or               ) [ 00000000]
add_ln41              (add              ) [ 00000000]
add_ln41_1            (add              ) [ 00000000]
zext_ln41             (zext             ) [ 00000000]
Pad4_out_img_addr     (getelementptr    ) [ 00000000]
icmp_ln45             (icmp             ) [ 00000000]
add_ln45_3            (add              ) [ 00000000]
select_ln45           (select           ) [ 00000000]
Conv4_out_img_load    (load             ) [ 00000000]
Conv4_out_img_1_load  (load             ) [ 00000000]
Conv4_out_img_2_load  (load             ) [ 00000000]
Conv4_out_img_3_load  (load             ) [ 00000000]
Conv4_out_img_4_load  (load             ) [ 00000000]
Conv4_out_img_5_load  (load             ) [ 00000000]
Conv4_out_img_6_load  (load             ) [ 00000000]
Conv4_out_img_7_load  (load             ) [ 00000000]
Conv4_out_img_8_load  (load             ) [ 00000000]
Conv4_out_img_9_load  (load             ) [ 00000000]
Conv4_out_img_10_load (load             ) [ 00000000]
Conv4_out_img_11_load (load             ) [ 00000000]
Conv4_out_img_12_load (load             ) [ 00000000]
tmp_s                 (sparsemux        ) [ 00000000]
storemerge73          (select           ) [ 00000000]
store_ln39            (store            ) [ 00000000]
br_ln36               (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Pad4_out_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pad4_out_img"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Conv4_out_img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Conv4_out_img_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Conv4_out_img_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Conv4_out_img_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Conv4_out_img_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Conv4_out_img_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Conv4_out_img_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Conv4_out_img_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Conv4_out_img_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Conv4_out_img_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Conv4_out_img_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Conv4_out_img_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Conv4_out_img_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv4_out_img_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.13float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="j_3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten59_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten59/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="c_6_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_6/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten72_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten72/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Conv4_out_img_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="61" slack="0"/>
<pin id="144" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_addr/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="Conv4_out_img_1_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="61" slack="0"/>
<pin id="151" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_1_addr/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="Conv4_out_img_2_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="61" slack="0"/>
<pin id="158" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_2_addr/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="Conv4_out_img_3_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="61" slack="0"/>
<pin id="165" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_3_addr/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="Conv4_out_img_4_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="61" slack="0"/>
<pin id="172" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_4_addr/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="Conv4_out_img_5_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="61" slack="0"/>
<pin id="179" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_5_addr/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="Conv4_out_img_6_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="61" slack="0"/>
<pin id="186" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_6_addr/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="Conv4_out_img_7_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="61" slack="0"/>
<pin id="193" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_7_addr/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="Conv4_out_img_8_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="61" slack="0"/>
<pin id="200" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_8_addr/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="Conv4_out_img_9_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="61" slack="0"/>
<pin id="207" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_9_addr/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="Conv4_out_img_10_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="61" slack="0"/>
<pin id="214" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_10_addr/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="Conv4_out_img_11_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="61" slack="0"/>
<pin id="221" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_11_addr/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="Conv4_out_img_12_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="61" slack="0"/>
<pin id="228" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv4_out_img_12_addr/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_load/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_1_load/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_2_load/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="13" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_3_load/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="13" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_4_load/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="13" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_5_load/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_6_load/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_7_load/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_8_load/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_9_load/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_10_load/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="13" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_11_load/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="13" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv4_out_img_12_load/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="Pad4_out_img_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="17" slack="0"/>
<pin id="313" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Pad4_out_img_addr/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln39_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="17" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="mul_ln45_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="66" slack="0"/>
<pin id="325" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln0_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="17" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln34_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="9" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln0_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln35_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln36_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="indvar_flatten72_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="17" slack="1"/>
<pin id="354" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten72_load/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln34_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="17" slack="0"/>
<pin id="357" dir="0" index="1" bw="17" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln34_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="17" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="j_3_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3_load/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="indvar_flatten59_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten59_load/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln35_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="6" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln34_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="4" slack="0"/>
<pin id="386" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="xor_ln34_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln36_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="and_ln34_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln35_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="empty_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="j_3_mid2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_3_mid2/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln35_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln35_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="cmp9_i39_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp9_i39/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_shl_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="4" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="empty_1354_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_1354/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="cmp10_i40_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="0" index="1" bw="4" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp10_i40/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln36_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln35_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln35_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="8" slack="0"/>
<pin id="482" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln34_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="17" slack="0"/>
<pin id="488" dir="0" index="1" bw="17" slack="1"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln35_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="1"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln35_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="1"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln36_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="1"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="c_6_load_load_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="3"/>
<pin id="508" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_6_load/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln34_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="9" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln34_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="2"/>
<pin id="517" dir="0" index="1" bw="9" slack="0"/>
<pin id="518" dir="0" index="2" bw="9" slack="0"/>
<pin id="519" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln34_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln34_5_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln34_5_cast/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="mul_ln35_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="0"/>
<pin id="532" dir="0" index="1" bw="9" slack="0"/>
<pin id="533" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln34_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="0" index="1" bw="9" slack="3"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln36_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="3"/>
<pin id="543" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln45_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln45_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="0"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln45_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln45_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="0" index="1" bw="16" slack="0"/>
<pin id="560" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_2/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln36_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="4"/>
<pin id="565" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln45_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="17" slack="1"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_1/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln45_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="17" slack="0"/>
<pin id="571" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="61" slack="0"/>
<pin id="576" dir="0" index="1" bw="129" slack="0"/>
<pin id="577" dir="0" index="2" bw="8" slack="0"/>
<pin id="578" dir="0" index="3" bw="9" slack="0"/>
<pin id="579" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln45_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="61" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/6 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_cast38_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="5"/>
<pin id="603" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast38/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln39_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="5"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln39_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="5"/>
<pin id="611" dir="0" index="1" bw="4" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_1/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="or_ln39_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="5"/>
<pin id="616" dir="0" index="1" bw="1" slack="5"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="or_ln39_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_1/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="or_ln39_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_2/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln41_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="17" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln41_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="17" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln45_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="5"/>
<pin id="642" dir="0" index="1" bw="4" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln45_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="5"/>
<pin id="647" dir="0" index="1" bw="3" slack="0"/>
<pin id="648" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_3/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln45_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="4" slack="5"/>
<pin id="653" dir="0" index="2" bw="4" slack="0"/>
<pin id="654" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_s_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="4" slack="0"/>
<pin id="660" dir="0" index="2" bw="32" slack="0"/>
<pin id="661" dir="0" index="3" bw="4" slack="0"/>
<pin id="662" dir="0" index="4" bw="32" slack="0"/>
<pin id="663" dir="0" index="5" bw="4" slack="0"/>
<pin id="664" dir="0" index="6" bw="32" slack="0"/>
<pin id="665" dir="0" index="7" bw="4" slack="0"/>
<pin id="666" dir="0" index="8" bw="32" slack="0"/>
<pin id="667" dir="0" index="9" bw="4" slack="0"/>
<pin id="668" dir="0" index="10" bw="32" slack="0"/>
<pin id="669" dir="0" index="11" bw="4" slack="0"/>
<pin id="670" dir="0" index="12" bw="32" slack="0"/>
<pin id="671" dir="0" index="13" bw="4" slack="0"/>
<pin id="672" dir="0" index="14" bw="32" slack="0"/>
<pin id="673" dir="0" index="15" bw="4" slack="0"/>
<pin id="674" dir="0" index="16" bw="32" slack="0"/>
<pin id="675" dir="0" index="17" bw="4" slack="0"/>
<pin id="676" dir="0" index="18" bw="32" slack="0"/>
<pin id="677" dir="0" index="19" bw="4" slack="0"/>
<pin id="678" dir="0" index="20" bw="32" slack="0"/>
<pin id="679" dir="0" index="21" bw="4" slack="0"/>
<pin id="680" dir="0" index="22" bw="32" slack="0"/>
<pin id="681" dir="0" index="23" bw="4" slack="0"/>
<pin id="682" dir="0" index="24" bw="32" slack="0"/>
<pin id="683" dir="0" index="25" bw="4" slack="0"/>
<pin id="684" dir="0" index="26" bw="32" slack="0"/>
<pin id="685" dir="0" index="27" bw="32" slack="0"/>
<pin id="686" dir="0" index="28" bw="4" slack="0"/>
<pin id="687" dir="1" index="29" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="717" class="1004" name="storemerge73_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="0" index="2" bw="32" slack="0"/>
<pin id="721" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge73/7 "/>
</bind>
</comp>

<comp id="726" class="1007" name="grp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="0"/>
<pin id="728" dir="0" index="1" bw="4" slack="0"/>
<pin id="729" dir="0" index="2" bw="16" slack="0"/>
<pin id="730" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_1355/2 zext_ln36/4 add_ln45/4 "/>
</bind>
</comp>

<comp id="735" class="1007" name="grp_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="0" index="2" bw="4" slack="0"/>
<pin id="739" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_1353/4 add_ln41/6 "/>
</bind>
</comp>

<comp id="744" class="1005" name="j_3_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="0"/>
<pin id="746" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="751" class="1005" name="i_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="0"/>
<pin id="753" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="758" class="1005" name="indvar_flatten59_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten59 "/>
</bind>
</comp>

<comp id="765" class="1005" name="c_6_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="0"/>
<pin id="767" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="c_6 "/>
</bind>
</comp>

<comp id="772" class="1005" name="indvar_flatten72_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="17" slack="0"/>
<pin id="774" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten72 "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln34_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="4"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="783" class="1005" name="icmp_ln35_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="2"/>
<pin id="785" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="788" class="1005" name="j_3_mid2_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="3"/>
<pin id="790" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="j_3_mid2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="zext_ln35_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="1"/>
<pin id="801" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="804" class="1005" name="cmp9_i39_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="5"/>
<pin id="806" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="cmp9_i39 "/>
</bind>
</comp>

<comp id="809" class="1005" name="empty_1354_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="5"/>
<pin id="811" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="empty_1354 "/>
</bind>
</comp>

<comp id="814" class="1005" name="cmp10_i40_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="5"/>
<pin id="816" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="cmp10_i40 "/>
</bind>
</comp>

<comp id="819" class="1005" name="zext_ln34_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="17" slack="1"/>
<pin id="821" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="824" class="1005" name="mul_ln35_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="1"/>
<pin id="826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35 "/>
</bind>
</comp>

<comp id="829" class="1005" name="add_ln45_2_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="17" slack="1"/>
<pin id="831" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln45_2 "/>
</bind>
</comp>

<comp id="834" class="1005" name="zext_ln36_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="17" slack="1"/>
<pin id="836" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36_1 "/>
</bind>
</comp>

<comp id="839" class="1005" name="Conv4_out_img_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="13" slack="1"/>
<pin id="841" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_addr "/>
</bind>
</comp>

<comp id="844" class="1005" name="Conv4_out_img_1_addr_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="13" slack="1"/>
<pin id="846" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_1_addr "/>
</bind>
</comp>

<comp id="849" class="1005" name="Conv4_out_img_2_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="13" slack="1"/>
<pin id="851" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_2_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="Conv4_out_img_3_addr_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="13" slack="1"/>
<pin id="856" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_3_addr "/>
</bind>
</comp>

<comp id="859" class="1005" name="Conv4_out_img_4_addr_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="13" slack="1"/>
<pin id="861" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_4_addr "/>
</bind>
</comp>

<comp id="864" class="1005" name="Conv4_out_img_5_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="13" slack="1"/>
<pin id="866" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_5_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="Conv4_out_img_6_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="13" slack="1"/>
<pin id="871" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_6_addr "/>
</bind>
</comp>

<comp id="874" class="1005" name="Conv4_out_img_7_addr_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="13" slack="1"/>
<pin id="876" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_7_addr "/>
</bind>
</comp>

<comp id="879" class="1005" name="Conv4_out_img_8_addr_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="13" slack="1"/>
<pin id="881" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_8_addr "/>
</bind>
</comp>

<comp id="884" class="1005" name="Conv4_out_img_9_addr_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="13" slack="1"/>
<pin id="886" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_9_addr "/>
</bind>
</comp>

<comp id="889" class="1005" name="Conv4_out_img_10_addr_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="13" slack="1"/>
<pin id="891" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_10_addr "/>
</bind>
</comp>

<comp id="894" class="1005" name="Conv4_out_img_11_addr_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="13" slack="1"/>
<pin id="896" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_11_addr "/>
</bind>
</comp>

<comp id="899" class="1005" name="Conv4_out_img_12_addr_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="13" slack="1"/>
<pin id="901" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv4_out_img_12_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="74" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="74" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="74" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="74" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="74" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="74" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="74" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="74" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="74" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="74" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="74" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="74" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="140" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="147" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="154" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="161" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="168" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="175" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="182" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="189" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="196" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="203" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="210" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="217" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="224" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="74" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="32" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="352" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="40" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="370" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="376" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="367" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="46" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="390" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="382" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="402" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="376" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="36" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="367" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="402" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="408" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="382" pin="3"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="428" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="50" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="428" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="36" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="436" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="428" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="420" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="48" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="373" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="56" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="376" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="56" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="472" pin="2"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="361" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="478" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="428" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="466" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="58" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="506" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="525"><net_src comp="515" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="515" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="62" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="515" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="551"><net_src comp="541" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="64" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="544" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="572"><net_src comp="566" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="580"><net_src comp="68" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="322" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="70" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="72" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="587"><net_src comp="574" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="593"><net_src comp="584" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="595"><net_src comp="584" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="596"><net_src comp="584" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="597"><net_src comp="584" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="598"><net_src comp="584" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="599"><net_src comp="584" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="600"><net_src comp="584" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="608"><net_src comp="36" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="52" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="622"><net_src comp="604" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="609" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="614" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="601" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="644"><net_src comp="52" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="92" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="640" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="688"><net_src comp="94" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="689"><net_src comp="48" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="690"><net_src comp="231" pin="3"/><net_sink comp="657" pin=2"/></net>

<net id="691"><net_src comp="96" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="692"><net_src comp="237" pin="3"/><net_sink comp="657" pin=4"/></net>

<net id="693"><net_src comp="92" pin="0"/><net_sink comp="657" pin=5"/></net>

<net id="694"><net_src comp="243" pin="3"/><net_sink comp="657" pin=6"/></net>

<net id="695"><net_src comp="98" pin="0"/><net_sink comp="657" pin=7"/></net>

<net id="696"><net_src comp="249" pin="3"/><net_sink comp="657" pin=8"/></net>

<net id="697"><net_src comp="100" pin="0"/><net_sink comp="657" pin=9"/></net>

<net id="698"><net_src comp="255" pin="3"/><net_sink comp="657" pin=10"/></net>

<net id="699"><net_src comp="102" pin="0"/><net_sink comp="657" pin=11"/></net>

<net id="700"><net_src comp="261" pin="3"/><net_sink comp="657" pin=12"/></net>

<net id="701"><net_src comp="104" pin="0"/><net_sink comp="657" pin=13"/></net>

<net id="702"><net_src comp="267" pin="3"/><net_sink comp="657" pin=14"/></net>

<net id="703"><net_src comp="106" pin="0"/><net_sink comp="657" pin=15"/></net>

<net id="704"><net_src comp="273" pin="3"/><net_sink comp="657" pin=16"/></net>

<net id="705"><net_src comp="108" pin="0"/><net_sink comp="657" pin=17"/></net>

<net id="706"><net_src comp="279" pin="3"/><net_sink comp="657" pin=18"/></net>

<net id="707"><net_src comp="110" pin="0"/><net_sink comp="657" pin=19"/></net>

<net id="708"><net_src comp="285" pin="3"/><net_sink comp="657" pin=20"/></net>

<net id="709"><net_src comp="112" pin="0"/><net_sink comp="657" pin=21"/></net>

<net id="710"><net_src comp="291" pin="3"/><net_sink comp="657" pin=22"/></net>

<net id="711"><net_src comp="114" pin="0"/><net_sink comp="657" pin=23"/></net>

<net id="712"><net_src comp="297" pin="3"/><net_sink comp="657" pin=24"/></net>

<net id="713"><net_src comp="36" pin="0"/><net_sink comp="657" pin=25"/></net>

<net id="714"><net_src comp="303" pin="3"/><net_sink comp="657" pin=26"/></net>

<net id="715"><net_src comp="116" pin="0"/><net_sink comp="657" pin=27"/></net>

<net id="716"><net_src comp="650" pin="3"/><net_sink comp="657" pin=28"/></net>

<net id="722"><net_src comp="624" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="118" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="657" pin="29"/><net_sink comp="717" pin=2"/></net>

<net id="725"><net_src comp="717" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="731"><net_src comp="436" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="54" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="530" pin="2"/><net_sink comp="726" pin=2"/></net>

<net id="734"><net_src comp="726" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="740"><net_src comp="522" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="60" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="563" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="743"><net_src comp="735" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="747"><net_src comp="120" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="754"><net_src comp="124" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="761"><net_src comp="128" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="768"><net_src comp="132" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="775"><net_src comp="136" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="782"><net_src comp="355" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="376" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="791"><net_src comp="420" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="795"><net_src comp="788" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="797"><net_src comp="788" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="798"><net_src comp="788" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="802"><net_src comp="436" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="807"><net_src comp="440" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="812"><net_src comp="454" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="817"><net_src comp="460" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="822"><net_src comp="522" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="827"><net_src comp="530" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="832"><net_src comp="557" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="837"><net_src comp="563" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="842"><net_src comp="140" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="847"><net_src comp="147" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="852"><net_src comp="154" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="857"><net_src comp="161" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="862"><net_src comp="168" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="867"><net_src comp="175" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="872"><net_src comp="182" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="877"><net_src comp="189" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="882"><net_src comp="196" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="887"><net_src comp="203" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="892"><net_src comp="210" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="897"><net_src comp="217" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="902"><net_src comp="224" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="303" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Pad4_out_img | {7 }
 - Input state : 
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_1 | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_2 | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_3 | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_4 | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_5 | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_6 | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_7 | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_8 | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_9 | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_10 | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_11 | {6 7 }
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32 : Conv4_out_img_12 | {6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln34 : 1
		store_ln0 : 1
		store_ln35 : 1
		store_ln36 : 1
	State 2
		icmp_ln34 : 1
		add_ln34 : 1
		br_ln34 : 2
		icmp_ln35 : 1
		select_ln34 : 2
		xor_ln34 : 2
		icmp_ln36 : 1
		and_ln34 : 2
		add_ln35 : 3
		empty : 2
		j_3_mid2 : 2
		select_ln35 : 2
		zext_ln35 : 3
		cmp9_i39 : 3
		p_shl : 3
		empty_1354 : 4
		cmp10_i40 : 3
		empty_1355 : 4
		add_ln36 : 3
		add_ln35_1 : 1
		select_ln35_1 : 2
		store_ln34 : 2
		store_ln35 : 3
		store_ln35 : 3
		store_ln36 : 4
	State 3
	State 4
		add_ln34_1 : 1
		select_ln34_1 : 2
		zext_ln34 : 3
		empty_1353 : 4
		select_ln34_5_cast : 3
		mul_ln35 : 4
		zext_ln36 : 1
		add_ln45 : 5
		store_ln34 : 3
	State 5
		zext_ln45 : 1
		add_ln45_1 : 1
		sext_ln45 : 2
		add_ln45_2 : 3
	State 6
		add_ln41 : 1
		zext_ln45_1 : 1
		mul_ln45 : 2
		tmp : 3
		zext_ln45_2 : 4
		Conv4_out_img_addr : 5
		Conv4_out_img_1_addr : 5
		Conv4_out_img_2_addr : 5
		Conv4_out_img_3_addr : 5
		Conv4_out_img_4_addr : 5
		Conv4_out_img_5_addr : 5
		Conv4_out_img_6_addr : 5
		Conv4_out_img_7_addr : 5
		Conv4_out_img_8_addr : 5
		Conv4_out_img_9_addr : 5
		Conv4_out_img_10_addr : 5
		Conv4_out_img_11_addr : 5
		Conv4_out_img_12_addr : 5
		Conv4_out_img_load : 6
		Conv4_out_img_1_load : 6
		Conv4_out_img_2_load : 6
		Conv4_out_img_3_load : 6
		Conv4_out_img_4_load : 6
		Conv4_out_img_5_load : 6
		Conv4_out_img_6_load : 6
		Conv4_out_img_7_load : 6
		Conv4_out_img_8_load : 6
		Conv4_out_img_9_load : 6
		Conv4_out_img_10_load : 6
		Conv4_out_img_11_load : 6
		Conv4_out_img_12_load : 6
	State 7
		or_ln39_1 : 1
		or_ln39_2 : 1
		add_ln41_1 : 1
		zext_ln41 : 2
		Pad4_out_img_addr : 3
		select_ln45 : 1
		tmp_s : 2
		storemerge73 : 3
		store_ln39 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln34_fu_361      |    0    |    0    |    24   |
|          |      add_ln35_fu_408      |    0    |    0    |    12   |
|          |      add_ln36_fu_466      |    0    |    0    |    12   |
|          |     add_ln35_1_fu_472     |    0    |    0    |    15   |
|    add   |     add_ln34_1_fu_509     |    0    |    0    |    16   |
|          |     add_ln45_1_fu_547     |    0    |    0    |    12   |
|          |     add_ln45_2_fu_557     |    0    |    0    |    23   |
|          |     add_ln41_1_fu_630     |    0    |    0    |    24   |
|          |     add_ln45_3_fu_645     |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln45_fu_322      |    16   |    0    |    51   |
|          |      mul_ln35_fu_530      |    0    |    0    |    50   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln34_fu_355     |    0    |    0    |    24   |
|          |      icmp_ln35_fu_376     |    0    |    0    |    15   |
|          |      icmp_ln36_fu_396     |    0    |    0    |    12   |
|   icmp   |      cmp9_i39_fu_440      |    0    |    0    |    12   |
|          |      cmp10_i40_fu_460     |    0    |    0    |    12   |
|          |      icmp_ln39_fu_604     |    0    |    0    |    12   |
|          |     icmp_ln39_1_fu_609    |    0    |    0    |    12   |
|          |      icmp_ln45_fu_640     |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln34_fu_382    |    0    |    0    |    4    |
|          |      j_3_mid2_fu_420      |    0    |    0    |    4    |
|          |     select_ln35_fu_428    |    0    |    0    |    4    |
|  select  |    select_ln35_1_fu_478   |    0    |    0    |    8    |
|          |    select_ln34_1_fu_515   |    0    |    0    |    9    |
|          |     select_ln45_fu_650    |    0    |    0    |    4    |
|          |    storemerge73_fu_717    |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
| sparsemux|        tmp_s_fu_657       |    0    |    0    |    65   |
|----------|---------------------------|---------|---------|---------|
|    sub   |     empty_1354_fu_454     |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |        empty_fu_414       |    0    |    0    |    2    |
|    or    |       or_ln39_fu_614      |    0    |    0    |    2    |
|          |      or_ln39_1_fu_618     |    0    |    0    |    2    |
|          |      or_ln39_2_fu_624     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln34_fu_390      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    and   |      and_ln34_fu_402      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_726        |    1    |    0    |    0    |
|          |         grp_fu_735        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln35_fu_436     |    0    |    0    |    0    |
|          |      zext_ln34_fu_522     |    0    |    0    |    0    |
|          | select_ln34_5_cast_fu_526 |    0    |    0    |    0    |
|          |     zext_ln36_2_fu_541    |    0    |    0    |    0    |
|   zext   |      zext_ln45_fu_544     |    0    |    0    |    0    |
|          |     zext_ln36_1_fu_563    |    0    |    0    |    0    |
|          |     zext_ln45_1_fu_569    |    0    |    0    |    0    |
|          |     zext_ln45_2_fu_584    |    0    |    0    |    0    |
|          |      p_cast38_fu_601      |    0    |    0    |    0    |
|          |      zext_ln41_fu_635     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        p_shl_fu_446       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |      sext_ln45_fu_553     |    0    |    0    |    0    |
|          |     sext_ln45_1_fu_566    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|         tmp_fu_574        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    18   |    0    |   519   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|Conv4_out_img_10_addr_reg_889|   13   |
|Conv4_out_img_11_addr_reg_894|   13   |
|Conv4_out_img_12_addr_reg_899|   13   |
| Conv4_out_img_1_addr_reg_844|   13   |
| Conv4_out_img_2_addr_reg_849|   13   |
| Conv4_out_img_3_addr_reg_854|   13   |
| Conv4_out_img_4_addr_reg_859|   13   |
| Conv4_out_img_5_addr_reg_864|   13   |
| Conv4_out_img_6_addr_reg_869|   13   |
| Conv4_out_img_7_addr_reg_874|   13   |
| Conv4_out_img_8_addr_reg_879|   13   |
| Conv4_out_img_9_addr_reg_884|   13   |
|  Conv4_out_img_addr_reg_839 |   13   |
|      add_ln45_2_reg_829     |   17   |
|         c_6_reg_765         |    9   |
|      cmp10_i40_reg_814      |    1   |
|       cmp9_i39_reg_804      |    1   |
|      empty_1354_reg_809     |    8   |
|          i_reg_751          |    4   |
|      icmp_ln34_reg_779      |    1   |
|      icmp_ln35_reg_783      |    1   |
|   indvar_flatten59_reg_758  |    8   |
|   indvar_flatten72_reg_772  |   17   |
|       j_3_mid2_reg_788      |    4   |
|         j_3_reg_744         |    4   |
|       mul_ln35_reg_824      |   16   |
|      zext_ln34_reg_819      |   17   |
|      zext_ln35_reg_799      |    8   |
|     zext_ln36_1_reg_834     |   17   |
+-----------------------------+--------+
|            Total            |   302  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_231 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_237 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_243 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_249 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_255 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_261 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_267 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_273 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_279 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_285 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_291 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_297 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_303 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|     grp_fu_726    |  p0  |   3  |   4  |   12   ||    0    ||    14   |
|     grp_fu_735    |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|     grp_fu_735    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   384  ||  6.881  ||    0    ||   149   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   519  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   149  |
|  Register |    -   |    -   |   302  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |    6   |   302  |   668  |
+-----------+--------+--------+--------+--------+
