<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MTB CAT1 Peripheral driver library: Enumerated Types</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MTB CAT1 Peripheral driver library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__group__autanalog__dac__enums.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">Enumerated Types<div class="ingroups"><a class="el" href="group__group__autanalog.html">AUTONOMOUS ANALOG (Autonomous Analog Block)</a> &raquo; <a class="el" href="group__group__autanalog__dac.html">CT DAC  (Continuous Time Digital to Analog Converter)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gadf18ff8fe6bc7017c4690f6690570b39"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__enums.html#gadf18ff8fe6bc7017c4690f6690570b39">cy_en_autanalog_dac_topo_cfg_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadf18ff8fe6bc7017c4690f6690570b39aaf0ab171d1195acc01be1bb3166c2416">CY_AUTANALOG_DAC_TOPO_DIRECT</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadf18ff8fe6bc7017c4690f6690570b39a63b84c2f225bbf35562703b5b9580f06">CY_AUTANALOG_DAC_TOPO_DIRECT_WITH_TRACK_CAP</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadf18ff8fe6bc7017c4690f6690570b39aa4ffbd4aa0bfe47266ce4b1b0e41b0e1">CY_AUTANALOG_DAC_TOPO_DIRECT_WITH_TRACK_HOLD_CAP</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadf18ff8fe6bc7017c4690f6690570b39a2e50e21ee529b01d3965c34d5a04c3b3">CY_AUTANALOG_DAC_TOPO_BUFFERED_INTERNAL</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadf18ff8fe6bc7017c4690f6690570b39ad94c126119708a6707f588247a05941a">CY_AUTANALOG_DAC_TOPO_BUFFERED_EXTERNAL</a> = 4UL
<br />
 }<tr class="memdesc:gadf18ff8fe6bc7017c4690f6690570b39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the connection topology for the DAC, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__dac__enums.html#gadf18ff8fe6bc7017c4690f6690570b39">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gadf18ff8fe6bc7017c4690f6690570b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f770740f1eb74af3dd7610a8294df8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__enums.html#gad9f770740f1eb74af3dd7610a8294df8">cy_en_autanalog_dac_vref_sel_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggad9f770740f1eb74af3dd7610a8294df8a333a926bb2d42718c6b63632c438fb49">CY_AUTANALOG_DAC_VREF_MUX_OUT</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggad9f770740f1eb74af3dd7610a8294df8a9484064995023e1e47b11cd59aebd008">CY_AUTANALOG_DAC_VREF_VDDA</a> = 1UL
<br />
 }<tr class="memdesc:gad9f770740f1eb74af3dd7610a8294df8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the source of the reference voltage for the DAC, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__dac__enums.html#gad9f770740f1eb74af3dd7610a8294df8">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gad9f770740f1eb74af3dd7610a8294df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9fd3e2d70bd7da9c0fe319be0ca833"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__enums.html#gadb9fd3e2d70bd7da9c0fe319be0ca833">cy_en_autanalog_dac_buf_pwr_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadb9fd3e2d70bd7da9c0fe319be0ca833ae7a4636b5b5cf777ecb39753695aff88">CY_AUTANALOG_DAC_BUF_PWR_OFF</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadb9fd3e2d70bd7da9c0fe319be0ca833ad259b7de5e99da118320f5bd59eafc41">CY_AUTANALOG_DAC_BUF_PWR_ULTRA_LOW</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadb9fd3e2d70bd7da9c0fe319be0ca833a1aeb6f83d95c1a3e2abad654a49d3644">CY_AUTANALOG_DAC_BUF_PWR_ULTRA_LOW_RAIL</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadb9fd3e2d70bd7da9c0fe319be0ca833adee9e56c33303085ec7007316a0c7219">CY_AUTANALOG_DAC_BUF_PWR_LOW_RAIL</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadb9fd3e2d70bd7da9c0fe319be0ca833a28e1682398e4d9332fb3fc4b08b0734f">CY_AUTANALOG_DAC_BUF_PWR_MEDIUM_RAIL</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadb9fd3e2d70bd7da9c0fe319be0ca833ac7680d5376cf5413b0ff961789ddd17d">CY_AUTANALOG_DAC_BUF_PWR_HIGH_RAIL</a> = 8UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggadb9fd3e2d70bd7da9c0fe319be0ca833afc673514eaca73d0ea4d1c30174835f1">CY_AUTANALOG_DAC_BUF_PWR_ULTRA_HIGH_RAIL</a> = 10UL
<br />
 }<tr class="memdesc:gadb9fd3e2d70bd7da9c0fe319be0ca833"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines Power mode for the reference buffer and the output buffer.  <a href="group__group__autanalog__dac__enums.html#gadb9fd3e2d70bd7da9c0fe319be0ca833">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gadb9fd3e2d70bd7da9c0fe319be0ca833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e5862fddcb1a280cb4732f583ba932"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__enums.html#ga19e5862fddcb1a280cb4732f583ba932">cy_en_autanalog_dac_vref_mux_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga19e5862fddcb1a280cb4732f583ba932a7a836559265c90f66513eea5c4bfe3f9">CY_AUTANALOG_DAC_VREF_MUX_VBGR</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga19e5862fddcb1a280cb4732f583ba932adc759d69f0904a9f4247fd9c1e5c6cd7">CY_AUTANALOG_DAC_VREF_MUX_CTB0_OA0</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga19e5862fddcb1a280cb4732f583ba932ae24b248c3ab000d285eb875b5bf44c92">CY_AUTANALOG_DAC_VREF_MUX_CTB0_OA1</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga19e5862fddcb1a280cb4732f583ba932a21ea0064fe09600d5954a6351e2bf885">CY_AUTANALOG_DAC_VREF_MUX_CTB1_OA0</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga19e5862fddcb1a280cb4732f583ba932a6e7cfbff1b6074c6360ba01e93bed6ba">CY_AUTANALOG_DAC_VREF_MUX_CTB1_OA1</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga19e5862fddcb1a280cb4732f583ba932ac6d05caaf51b70774e7db108cfc965f4">CY_AUTANALOG_DAC_VREF_MUX_PRB_VREF0</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga19e5862fddcb1a280cb4732f583ba932a4dda55c091897f24dd315fd44b3dc513">CY_AUTANALOG_DAC_VREF_MUX_PRB_VREF1</a> = 7UL
<br />
 }<tr class="memdesc:ga19e5862fddcb1a280cb4732f583ba932"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the multiplexed reference voltage to be used for the DAC, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__dac__enums.html#ga19e5862fddcb1a280cb4732f583ba932">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga19e5862fddcb1a280cb4732f583ba932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c62cdae0aa74d8a1ea07bb5064e36b2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__enums.html#ga2c62cdae0aa74d8a1ea07bb5064e36b2">cy_en_autanalog_dac_oper_mode_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga2c62cdae0aa74d8a1ea07bb5064e36b2aebd6dbc7931fb79224b835f5fd4e10de">CY_AUTANALOG_DAC_LUT_OS_ONE_QUAD</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga2c62cdae0aa74d8a1ea07bb5064e36b2aa662aeb16a83cde53eb142bcfbc9f2c9">CY_AUTANALOG_DAC_LUT_OS_TWO_QUAD</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga2c62cdae0aa74d8a1ea07bb5064e36b2abed297efb3ddfb350222731339f1d79c">CY_AUTANALOG_DAC_LUT_OS_FOUR_QUAD</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga2c62cdae0aa74d8a1ea07bb5064e36b2a7a885bc46d843568de0aababa7dba21a">CY_AUTANALOG_DAC_LUT_CONT_ONE_QUAD</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga2c62cdae0aa74d8a1ea07bb5064e36b2a518257d46f21d05529e28dad6087ef66">CY_AUTANALOG_DAC_LUT_CONT_TWO_QUAD</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga2c62cdae0aa74d8a1ea07bb5064e36b2a751e93c7cbff9190143581c31c2d15ea">CY_AUTANALOG_DAC_LUT_CONT_FOUR_QUAD</a> = 5UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga2c62cdae0aa74d8a1ea07bb5064e36b2ac69a201370ae5b7bffb261b8f40e6492">CY_AUTANALOG_DAC_WAVEFORM_MODE_ADDR</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga2c62cdae0aa74d8a1ea07bb5064e36b2a3d8f6c2d2022bcbca8b5d245635e068a">CY_AUTANALOG_DAC_WAVEFORM_MODE_DATA</a> = 7UL
<br />
 }<tr class="memdesc:ga2c62cdae0aa74d8a1ea07bb5064e36b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the operating mode of the DAC, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_mode">Operating Mode</a>.  <a href="group__group__autanalog__dac__enums.html#ga2c62cdae0aa74d8a1ea07bb5064e36b2">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga2c62cdae0aa74d8a1ea07bb5064e36b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f354bd33ca133fb79b3ebb15b471c93"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__enums.html#ga4f354bd33ca133fb79b3ebb15b471c93">cy_en_autanalog_dac_step_sel_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga4f354bd33ca133fb79b3ebb15b471c93a4aaa83edb79f28100c7503e64c148bfc">CY_AUTANALOG_DAC_STEP_SEL_DISABLED</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga4f354bd33ca133fb79b3ebb15b471c93ab7e86a99149488cca4bc6b92698ff53d">CY_AUTANALOG_DAC_STEP_SEL_0</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga4f354bd33ca133fb79b3ebb15b471c93a8238ab9c7d85b38441cd299dbba1cbde">CY_AUTANALOG_DAC_STEP_SEL_1</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga4f354bd33ca133fb79b3ebb15b471c93ab90e00d13ad60c06d179116ce05d1009">CY_AUTANALOG_DAC_STEP_SEL_2</a> = 3UL
<br />
 }<tr class="memdesc:ga4f354bd33ca133fb79b3ebb15b471c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">The step selector for the DAC, defines the selected step movement in the LUT.  <a href="group__group__autanalog__dac__enums.html#ga4f354bd33ca133fb79b3ebb15b471c93">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga4f354bd33ca133fb79b3ebb15b471c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05fba5dfa81d090fa68f77248b22e04"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__enums.html#gab05fba5dfa81d090fa68f77248b22e04">cy_en_autanalog_dac_stat_sel_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggab05fba5dfa81d090fa68f77248b22e04a329d6379e8d0116b2a3f4fd3006997ad">CY_AUTANALOG_DAC_STATUS_SEL_DISABLED</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggab05fba5dfa81d090fa68f77248b22e04a7e74d45806e9c57b60eb186f8c8108cc">CY_AUTANALOG_DAC_STATUS_SEL_0</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggab05fba5dfa81d090fa68f77248b22e04ac715655717649746f17d3e4974dd7b4a">CY_AUTANALOG_DAC_STATUS_SEL_1</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggab05fba5dfa81d090fa68f77248b22e04a202c1e50130326b1d76affb24a47def5">CY_AUTANALOG_DAC_STATUS_SEL_2</a> = 3UL
<br />
 }<tr class="memdesc:gab05fba5dfa81d090fa68f77248b22e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">The DAC range status selector, defines the selected range conditions for the DAC output value.  <a href="group__group__autanalog__dac__enums.html#gab05fba5dfa81d090fa68f77248b22e04">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gab05fba5dfa81d090fa68f77248b22e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac77ea9db84a24c7741551e92022a7083"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__enums.html#gac77ea9db84a24c7741551e92022a7083">cy_en_autanalog_dac_out_drive_mode_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggac77ea9db84a24c7741551e92022a7083a3d7742ed147c4fa7c8f8dba38c207795">CY_AUTANALOG_DAC_OUT_DRIVE_MODE_EN</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggac77ea9db84a24c7741551e92022a7083ae37423b389df8a40df3896a388167b3e">CY_AUTANALOG_DAC_OUT_DRIVE_MODE_HIZ</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#ggac77ea9db84a24c7741551e92022a7083a89fe1c2e5256f282131780b978dd3142">CY_AUTANALOG_DAC_OUT_DRIVE_MODE_VREF</a> = 2UL
<br />
 }<tr class="memdesc:gac77ea9db84a24c7741551e92022a7083"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the drive mode for the DAC output, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__dac__enums.html#gac77ea9db84a24c7741551e92022a7083">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gac77ea9db84a24c7741551e92022a7083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe34911a518f56ab789ec68b904d489"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__enums.html#ga4fe34911a518f56ab789ec68b904d489">cy_en_autanalog_dac_limit_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga4fe34911a518f56ab789ec68b904d489afca70fe6905eba41a7f60e6081f0c1ac">CY_AUTANALOG_DAC_CH_LIMIT_BELOW</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga4fe34911a518f56ab789ec68b904d489a39db9fe757e676b637d3e67b00570dcf">CY_AUTANALOG_DAC_CH_LIMIT_INSIDE</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga4fe34911a518f56ab789ec68b904d489a2530371b333e8e7bd9c8935098ba322f">CY_AUTANALOG_DAC_CH_LIMIT_ABOVE</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga4fe34911a518f56ab789ec68b904d489a44b696fd63fc6a52bbedc1a73fd017c3">CY_AUTANALOG_DAC_CH_LIMIT_OUTSIDE</a> = 3UL
<br />
 }<tr class="memdesc:ga4fe34911a518f56ab789ec68b904d489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the range detection conditions for the DAC output, refer to <a class="el" href="structcy__stc__autanalog__dac__ch__limit__t.html" title="The channel range detection configuration structure. ">cy_stc_autanalog_dac_ch_limit_t</a>.  <a href="group__group__autanalog__dac__enums.html#ga4fe34911a518f56ab789ec68b904d489">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga4fe34911a518f56ab789ec68b904d489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8b4ad5057800a141753126211afaa9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__enums.html#ga6d8b4ad5057800a141753126211afaa9">cy_en_autanalog_stt_dac_dir_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga6d8b4ad5057800a141753126211afaa9a3ccf5698d6f0ec4ab1d810a81a8ffe65">CY_AUTANALOG_DAC_DIRECTION_DISABLED</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga6d8b4ad5057800a141753126211afaa9afb2a2df0d88cc2e471235b2a5532d56b">CY_AUTANALOG_DAC_DIRECTION_FORWARD</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__dac__enums.html#gga6d8b4ad5057800a141753126211afaa9a650a3d07b45f9fd979d33a781541c7ed">CY_AUTANALOG_DAC_DIRECTION_REVERSE</a> = 2UL
<br />
 }<tr class="memdesc:ga6d8b4ad5057800a141753126211afaa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the direction of movement in the LUT or the increment/decrement of the DAC value using the State Transition table, refer to <a class="el" href="structcy__stc__autanalog__stt__dac__t.html" title="The DAC section in the State Transition Table state. ">cy_stc_autanalog_stt_dac_t</a>.  <a href="group__group__autanalog__dac__enums.html#ga6d8b4ad5057800a141753126211afaa9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga6d8b4ad5057800a141753126211afaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gadf18ff8fe6bc7017c4690f6690570b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf18ff8fe6bc7017c4690f6690570b39">&#9670;&nbsp;</a></span>cy_en_autanalog_dac_topo_cfg_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__dac__enums.html#gadf18ff8fe6bc7017c4690f6690570b39">cy_en_autanalog_dac_topo_cfg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the connection topology for the DAC, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggadf18ff8fe6bc7017c4690f6690570b39aaf0ab171d1195acc01be1bb3166c2416"></a>CY_AUTANALOG_DAC_TOPO_DIRECT&#160;</td><td class="fielddoc"><p>The DAC drives the output directly. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadf18ff8fe6bc7017c4690f6690570b39a63b84c2f225bbf35562703b5b9580f06"></a>CY_AUTANALOG_DAC_TOPO_DIRECT_WITH_TRACK_CAP&#160;</td><td class="fielddoc"><p>The DAC drives the output directly with a Ctrack capacitor at the output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadf18ff8fe6bc7017c4690f6690570b39aa4ffbd4aa0bfe47266ce4b1b0e41b0e1"></a>CY_AUTANALOG_DAC_TOPO_DIRECT_WITH_TRACK_HOLD_CAP&#160;</td><td class="fielddoc"><p>The DAC drives output directly with Ctrack and Chold capacitors at the output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadf18ff8fe6bc7017c4690f6690570b39a2e50e21ee529b01d3965c34d5a04c3b3"></a>CY_AUTANALOG_DAC_TOPO_BUFFERED_INTERNAL&#160;</td><td class="fielddoc"><p>The output of the DAC is buffered (for internal connections only) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadf18ff8fe6bc7017c4690f6690570b39ad94c126119708a6707f588247a05941a"></a>CY_AUTANALOG_DAC_TOPO_BUFFERED_EXTERNAL&#160;</td><td class="fielddoc"><p>The output of the DAC is buffered for internal or external connections. </p>
</td></tr>
</table>

</div>
</div>
<a id="gad9f770740f1eb74af3dd7610a8294df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9f770740f1eb74af3dd7610a8294df8">&#9670;&nbsp;</a></span>cy_en_autanalog_dac_vref_sel_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__dac__enums.html#gad9f770740f1eb74af3dd7610a8294df8">cy_en_autanalog_dac_vref_sel_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the source of the reference voltage for the DAC, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad9f770740f1eb74af3dd7610a8294df8a333a926bb2d42718c6b63632c438fb49"></a>CY_AUTANALOG_DAC_VREF_MUX_OUT&#160;</td><td class="fielddoc"><p>The DAC reference is driven by the reference multiplexer, see <a class="el" href="group__group__autanalog__dac__enums.html#ga19e5862fddcb1a280cb4732f583ba932">cy_en_autanalog_dac_vref_mux_t</a>. </p>
<p>This option requires that <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a952b17e30c779e7b04d872d21713b6f3">cy_stc_autanalog_dac_sta_t::refBuffPwr</a> be set to a value other than OFF </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad9f770740f1eb74af3dd7610a8294df8a9484064995023e1e47b11cd59aebd008"></a>CY_AUTANALOG_DAC_VREF_VDDA&#160;</td><td class="fielddoc"><p>The DAC reference is driven directly from the Vdda. </p>
<p>As this path does not use the DAC reference buffer, <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a952b17e30c779e7b04d872d21713b6f3">cy_stc_autanalog_dac_sta_t::refBuffPwr</a> should be set to OFF </p>
</td></tr>
</table>

</div>
</div>
<a id="gadb9fd3e2d70bd7da9c0fe319be0ca833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb9fd3e2d70bd7da9c0fe319be0ca833">&#9670;&nbsp;</a></span>cy_en_autanalog_dac_buf_pwr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__dac__enums.html#gadb9fd3e2d70bd7da9c0fe319be0ca833">cy_en_autanalog_dac_buf_pwr_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines Power mode for the reference buffer and the output buffer. </p>
<p>Each power setting consumes different levels of the current and supports a different input range and gain bandwidth. The charge pump is used to increase the input range to the rails.<br />
For more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggadb9fd3e2d70bd7da9c0fe319be0ca833ae7a4636b5b5cf777ecb39753695aff88"></a>CY_AUTANALOG_DAC_BUF_PWR_OFF&#160;</td><td class="fielddoc"><p>The power mode for the buffer is OFF,<br />
 the buffer is disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadb9fd3e2d70bd7da9c0fe319be0ca833ad259b7de5e99da118320f5bd59eafc41"></a>CY_AUTANALOG_DAC_BUF_PWR_ULTRA_LOW&#160;</td><td class="fielddoc"><p>The power mode for the buffer is ULTRA LOW,<br />
 the charge pump is OFF<br />
 and the buffer quiescent current is 15uA. </p>
<p>If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is INTERNAL<br />
 the gain bandwidth is 30kHz;<br />
 If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is EXTERNAL<br />
 the gain bandwidth is 100kHz;<br />
 and the output drive capability is 10uA; </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadb9fd3e2d70bd7da9c0fe319be0ca833a1aeb6f83d95c1a3e2abad654a49d3644"></a>CY_AUTANALOG_DAC_BUF_PWR_ULTRA_LOW_RAIL&#160;</td><td class="fielddoc"><p>The power mode for the buffer is ULTRA LOW,<br />
 the charge pump is ON<br />
 and the buffer quiescent current is 35uA. </p>
<p>If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is INTERNAL<br />
 the gain bandwidth is 30kHz;<br />
 If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is EXTERNAL<br />
 the gain bandwidth is 100kHz;<br />
 and the output drive capability is 10uA; </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadb9fd3e2d70bd7da9c0fe319be0ca833adee9e56c33303085ec7007316a0c7219"></a>CY_AUTANALOG_DAC_BUF_PWR_LOW_RAIL&#160;</td><td class="fielddoc"><p>The power mode for the buffer is LOW,<br />
 the charge pump is ON<br />
 and the buffer quiescent current is 150uA. </p>
<p>If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is INTERNAL<br />
 the gain bandwidth is 350kHz;<br />
 If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is EXTERNAL<br />
 the gain bandwidth is 1.2MHz;<br />
 and the output drive capability is 100uA; </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadb9fd3e2d70bd7da9c0fe319be0ca833a28e1682398e4d9332fb3fc4b08b0734f"></a>CY_AUTANALOG_DAC_BUF_PWR_MEDIUM_RAIL&#160;</td><td class="fielddoc"><p>The power mode for the buffer is MEDIUM,<br />
 the charge pump is ON<br />
 and the buffer quiescent current is 200uA. </p>
<p>If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is INTERNAL<br />
 the gain bandwidth is 700kHz;<br />
 If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is EXTERNAL<br />
 the gain bandwidth is 2.4MHz;<br />
 and the output drive capability is 1mA; </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadb9fd3e2d70bd7da9c0fe319be0ca833ac7680d5376cf5413b0ff961789ddd17d"></a>CY_AUTANALOG_DAC_BUF_PWR_HIGH_RAIL&#160;</td><td class="fielddoc"><p>The power mode for the buffer is HIGH,<br />
 the charge pump is ON<br />
 and the buffer quiescent current is 600uA. </p>
<p>If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is INTERNAL<br />
 the gain bandwidth is 1.75MHz;<br />
 If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is EXTERNAL<br />
 the gain bandwidth is 6MHz;<br />
 and the output drive capability is 1mA; </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadb9fd3e2d70bd7da9c0fe319be0ca833afc673514eaca73d0ea4d1c30174835f1"></a>CY_AUTANALOG_DAC_BUF_PWR_ULTRA_HIGH_RAIL&#160;</td><td class="fielddoc"><p>The power mode for the buffer is ULTRA HIGH,<br />
 the charge pump is ON<br />
 and the buffer quiescent current is 800uA. </p>
<p>If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is INTERNAL<br />
 the gain bandwidth is 2.8MHz;<br />
 If <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#ab7db669095f13f204aed495e11b80950" title="The power mode of the output voltage buffer, for more details, refer to Topology chapter. ">cy_stc_autanalog_dac_sta_t::outBuffPwr</a> is EXTERNAL<br />
 the gain bandwidth is 7.5MHz;<br />
 and the output drive capability is 10mA; </p>
</td></tr>
</table>

</div>
</div>
<a id="ga19e5862fddcb1a280cb4732f583ba932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19e5862fddcb1a280cb4732f583ba932">&#9670;&nbsp;</a></span>cy_en_autanalog_dac_vref_mux_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__dac__enums.html#ga19e5862fddcb1a280cb4732f583ba932">cy_en_autanalog_dac_vref_mux_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the multiplexed reference voltage to be used for the DAC, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga19e5862fddcb1a280cb4732f583ba932a7a836559265c90f66513eea5c4bfe3f9"></a>CY_AUTANALOG_DAC_VREF_MUX_VBGR&#160;</td><td class="fielddoc"><p>The DAC reference is VBGR. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19e5862fddcb1a280cb4732f583ba932adc759d69f0904a9f4247fd9c1e5c6cd7"></a>CY_AUTANALOG_DAC_VREF_MUX_CTB0_OA0&#160;</td><td class="fielddoc"><p>The DAC reference is driven by the Opamp0 output in the CTB0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19e5862fddcb1a280cb4732f583ba932ae24b248c3ab000d285eb875b5bf44c92"></a>CY_AUTANALOG_DAC_VREF_MUX_CTB0_OA1&#160;</td><td class="fielddoc"><p>The DAC reference is driven by the Opamp1 output in the CTB0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19e5862fddcb1a280cb4732f583ba932a21ea0064fe09600d5954a6351e2bf885"></a>CY_AUTANALOG_DAC_VREF_MUX_CTB1_OA0&#160;</td><td class="fielddoc"><p>The DAC reference is driven by the Opamp0 output in the CTB1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19e5862fddcb1a280cb4732f583ba932a6e7cfbff1b6074c6360ba01e93bed6ba"></a>CY_AUTANALOG_DAC_VREF_MUX_CTB1_OA1&#160;</td><td class="fielddoc"><p>The DAC reference is driven by the Opamp1 output in the CTB1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19e5862fddcb1a280cb4732f583ba932ac6d05caaf51b70774e7db108cfc965f4"></a>CY_AUTANALOG_DAC_VREF_MUX_PRB_VREF0&#160;</td><td class="fielddoc"><p>The DAC reference is Vref0 from the PRB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19e5862fddcb1a280cb4732f583ba932a4dda55c091897f24dd315fd44b3dc513"></a>CY_AUTANALOG_DAC_VREF_MUX_PRB_VREF1&#160;</td><td class="fielddoc"><p>The DAC reference is Vref1 from the PRB. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2c62cdae0aa74d8a1ea07bb5064e36b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c62cdae0aa74d8a1ea07bb5064e36b2">&#9670;&nbsp;</a></span>cy_en_autanalog_dac_oper_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__dac__enums.html#ga2c62cdae0aa74d8a1ea07bb5064e36b2">cy_en_autanalog_dac_oper_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the operating mode of the DAC, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_mode">Operating Mode</a>. </p>
<p>For more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2c62cdae0aa74d8a1ea07bb5064e36b2aebd6dbc7931fb79224b835f5fd4e10de"></a>CY_AUTANALOG_DAC_LUT_OS_ONE_QUAD&#160;</td><td class="fielddoc"><p>The LUT mode is One Shot One Quadrant. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2c62cdae0aa74d8a1ea07bb5064e36b2aa662aeb16a83cde53eb142bcfbc9f2c9"></a>CY_AUTANALOG_DAC_LUT_OS_TWO_QUAD&#160;</td><td class="fielddoc"><p>The LUT mode is One Shot Two Quadrant. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2c62cdae0aa74d8a1ea07bb5064e36b2abed297efb3ddfb350222731339f1d79c"></a>CY_AUTANALOG_DAC_LUT_OS_FOUR_QUAD&#160;</td><td class="fielddoc"><p>The LUT mode is One Shot Four Quadrant. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2c62cdae0aa74d8a1ea07bb5064e36b2a7a885bc46d843568de0aababa7dba21a"></a>CY_AUTANALOG_DAC_LUT_CONT_ONE_QUAD&#160;</td><td class="fielddoc"><p>The LUT mode is Continuous One Quadrant. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2c62cdae0aa74d8a1ea07bb5064e36b2a518257d46f21d05529e28dad6087ef66"></a>CY_AUTANALOG_DAC_LUT_CONT_TWO_QUAD&#160;</td><td class="fielddoc"><p>The LUT mode is Continuous Two Quadrant. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2c62cdae0aa74d8a1ea07bb5064e36b2a751e93c7cbff9190143581c31c2d15ea"></a>CY_AUTANALOG_DAC_LUT_CONT_FOUR_QUAD&#160;</td><td class="fielddoc"><p>The LUT mode is Continuous Four Quadrant. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2c62cdae0aa74d8a1ea07bb5064e36b2ac69a201370ae5b7bffb261b8f40e6492"></a>CY_AUTANALOG_DAC_WAVEFORM_MODE_ADDR&#160;</td><td class="fielddoc"><p>The LUT operates in Address mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2c62cdae0aa74d8a1ea07bb5064e36b2a3d8f6c2d2022bcbca8b5d245635e068a"></a>CY_AUTANALOG_DAC_WAVEFORM_MODE_DATA&#160;</td><td class="fielddoc"><p>The LUT operates in Data mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4f354bd33ca133fb79b3ebb15b471c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f354bd33ca133fb79b3ebb15b471c93">&#9670;&nbsp;</a></span>cy_en_autanalog_dac_step_sel_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__dac__enums.html#ga4f354bd33ca133fb79b3ebb15b471c93">cy_en_autanalog_dac_step_sel_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The step selector for the DAC, defines the selected step movement in the LUT. </p>
<p>For more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4f354bd33ca133fb79b3ebb15b471c93a4aaa83edb79f28100c7503e64c148bfc"></a>CY_AUTANALOG_DAC_STEP_SEL_DISABLED&#160;</td><td class="fielddoc"><p>The selector is not used, the step value is 1 by default. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4f354bd33ca133fb79b3ebb15b471c93ab7e86a99149488cca4bc6b92698ff53d"></a>CY_AUTANALOG_DAC_STEP_SEL_0&#160;</td><td class="fielddoc"><p>The step value stored in the array <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a3a8db1e5c64f687296f07d640611fda0" title="The DAC step value. ">cy_stc_autanalog_dac_sta_t::stepVal</a> at index zero is used. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4f354bd33ca133fb79b3ebb15b471c93a8238ab9c7d85b38441cd299dbba1cbde"></a>CY_AUTANALOG_DAC_STEP_SEL_1&#160;</td><td class="fielddoc"><p>The step value stored in the array <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a3a8db1e5c64f687296f07d640611fda0" title="The DAC step value. ">cy_stc_autanalog_dac_sta_t::stepVal</a> at index one is used. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4f354bd33ca133fb79b3ebb15b471c93ab90e00d13ad60c06d179116ce05d1009"></a>CY_AUTANALOG_DAC_STEP_SEL_2&#160;</td><td class="fielddoc"><p>The step value stored in the array <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a3a8db1e5c64f687296f07d640611fda0" title="The DAC step value. ">cy_stc_autanalog_dac_sta_t::stepVal</a> at index two is used. </p>
</td></tr>
</table>

</div>
</div>
<a id="gab05fba5dfa81d090fa68f77248b22e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05fba5dfa81d090fa68f77248b22e04">&#9670;&nbsp;</a></span>cy_en_autanalog_dac_stat_sel_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__dac__enums.html#gab05fba5dfa81d090fa68f77248b22e04">cy_en_autanalog_dac_stat_sel_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The DAC range status selector, defines the selected range conditions for the DAC output value. </p>
<p>For more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab05fba5dfa81d090fa68f77248b22e04a329d6379e8d0116b2a3f4fd3006997ad"></a>CY_AUTANALOG_DAC_STATUS_SEL_DISABLED&#160;</td><td class="fielddoc"><p>The selector is not used, the DAC output is not validated for compliance with the range conditions. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab05fba5dfa81d090fa68f77248b22e04a7e74d45806e9c57b60eb186f8c8108cc"></a>CY_AUTANALOG_DAC_STATUS_SEL_0&#160;</td><td class="fielddoc"><p>The DAC output range stored in the array <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a2ddf643f1ca5472e8002154f6b9c6a8b" title="The array of pointers to the configuration structures for the DAC output range detection, a NULL element means that the range detection is not configured. ">cy_stc_autanalog_dac_sta_t::chLimitCfg</a> at index zero is used for validation. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab05fba5dfa81d090fa68f77248b22e04ac715655717649746f17d3e4974dd7b4a"></a>CY_AUTANALOG_DAC_STATUS_SEL_1&#160;</td><td class="fielddoc"><p>The DAC output range stored in the array <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a2ddf643f1ca5472e8002154f6b9c6a8b" title="The array of pointers to the configuration structures for the DAC output range detection, a NULL element means that the range detection is not configured. ">cy_stc_autanalog_dac_sta_t::chLimitCfg</a> at index one is used for validation. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab05fba5dfa81d090fa68f77248b22e04a202c1e50130326b1d76affb24a47def5"></a>CY_AUTANALOG_DAC_STATUS_SEL_2&#160;</td><td class="fielddoc"><p>The DAC output range stored in the array <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a2ddf643f1ca5472e8002154f6b9c6a8b" title="The array of pointers to the configuration structures for the DAC output range detection, a NULL element means that the range detection is not configured. ">cy_stc_autanalog_dac_sta_t::chLimitCfg</a> at index two is used for validation. </p>
</td></tr>
</table>

</div>
</div>
<a id="gac77ea9db84a24c7741551e92022a7083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac77ea9db84a24c7741551e92022a7083">&#9670;&nbsp;</a></span>cy_en_autanalog_dac_out_drive_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__dac__enums.html#gac77ea9db84a24c7741551e92022a7083">cy_en_autanalog_dac_out_drive_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the drive mode for the DAC output, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac77ea9db84a24c7741551e92022a7083a3d7742ed147c4fa7c8f8dba38c207795"></a>CY_AUTANALOG_DAC_OUT_DRIVE_MODE_EN&#160;</td><td class="fielddoc"><p>The DAC output is enabled (outputs appropriate value) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac77ea9db84a24c7741551e92022a7083ae37423b389df8a40df3896a388167b3e"></a>CY_AUTANALOG_DAC_OUT_DRIVE_MODE_HIZ&#160;</td><td class="fielddoc"><p>The DAC output is disabled (output is tri-state) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac77ea9db84a24c7741551e92022a7083a89fe1c2e5256f282131780b978dd3142"></a>CY_AUTANALOG_DAC_OUT_DRIVE_MODE_VREF&#160;</td><td class="fielddoc"><p>The DAC output is disabled (output is Vssa or Vref, depends on parameter <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a830f895bcbe36c73eb2d79d77e4583fa">cy_stc_autanalog_dac_sta_t::bottomSel</a>) </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4fe34911a518f56ab789ec68b904d489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fe34911a518f56ab789ec68b904d489">&#9670;&nbsp;</a></span>cy_en_autanalog_dac_limit_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__dac__enums.html#ga4fe34911a518f56ab789ec68b904d489">cy_en_autanalog_dac_limit_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the range detection conditions for the DAC output, refer to <a class="el" href="structcy__stc__autanalog__dac__ch__limit__t.html" title="The channel range detection configuration structure. ">cy_stc_autanalog_dac_ch_limit_t</a>. </p>
<p>For more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4fe34911a518f56ab789ec68b904d489afca70fe6905eba41a7f60e6081f0c1ac"></a>CY_AUTANALOG_DAC_CH_LIMIT_BELOW&#160;</td><td class="fielddoc"><p>The DAC Value/Address must satisfy the following:<br />
 Value &lt; <a class="el" href="structcy__stc__autanalog__dac__ch__limit__t.html#aba6a1ce51bfe2dd45dfee121a4bd8987" title="Low threshold for range detection. ">cy_stc_autanalog_dac_ch_limit_t::low</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4fe34911a518f56ab789ec68b904d489a39db9fe757e676b637d3e67b00570dcf"></a>CY_AUTANALOG_DAC_CH_LIMIT_INSIDE&#160;</td><td class="fielddoc"><p>The DAC Value/Address must satisfy the following:<br />
 (<a class="el" href="structcy__stc__autanalog__dac__ch__limit__t.html#aba6a1ce51bfe2dd45dfee121a4bd8987" title="Low threshold for range detection. ">cy_stc_autanalog_dac_ch_limit_t::low</a> &lt;= Value/Address) AND (Value/Address &lt; <a class="el" href="structcy__stc__autanalog__dac__ch__limit__t.html#ad648553b7275b61a009a6b13c10bf9cf" title="High threshold for range detection. ">cy_stc_autanalog_dac_ch_limit_t::high</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4fe34911a518f56ab789ec68b904d489a2530371b333e8e7bd9c8935098ba322f"></a>CY_AUTANALOG_DAC_CH_LIMIT_ABOVE&#160;</td><td class="fielddoc"><p>The DAC Value/Address must satisfy the following:<br />
 Value &gt; <a class="el" href="structcy__stc__autanalog__dac__ch__limit__t.html#ad648553b7275b61a009a6b13c10bf9cf" title="High threshold for range detection. ">cy_stc_autanalog_dac_ch_limit_t::high</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4fe34911a518f56ab789ec68b904d489a44b696fd63fc6a52bbedc1a73fd017c3"></a>CY_AUTANALOG_DAC_CH_LIMIT_OUTSIDE&#160;</td><td class="fielddoc"><p>The DAC Value/Address must satisfy the following:<br />
 (Value &lt; <a class="el" href="structcy__stc__autanalog__dac__ch__limit__t.html#aba6a1ce51bfe2dd45dfee121a4bd8987" title="Low threshold for range detection. ">cy_stc_autanalog_dac_ch_limit_t::low</a>) OR (Value/Address &gt;= <a class="el" href="structcy__stc__autanalog__dac__ch__limit__t.html#ad648553b7275b61a009a6b13c10bf9cf" title="High threshold for range detection. ">cy_stc_autanalog_dac_ch_limit_t::high</a>) </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6d8b4ad5057800a141753126211afaa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d8b4ad5057800a141753126211afaa9">&#9670;&nbsp;</a></span>cy_en_autanalog_stt_dac_dir_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__dac__enums.html#ga6d8b4ad5057800a141753126211afaa9">cy_en_autanalog_stt_dac_dir_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the direction of movement in the LUT or the increment/decrement of the DAC value using the State Transition table, refer to <a class="el" href="structcy__stc__autanalog__stt__dac__t.html" title="The DAC section in the State Transition Table state. ">cy_stc_autanalog_stt_dac_t</a>. </p>
<p>For more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6d8b4ad5057800a141753126211afaa9a3ccf5698d6f0ec4ab1d810a81a8ffe65"></a>CY_AUTANALOG_DAC_DIRECTION_DISABLED&#160;</td><td class="fielddoc"><p>Direction is NOT selected. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6d8b4ad5057800a141753126211afaa9afb2a2df0d88cc2e471235b2a5532d56b"></a>CY_AUTANALOG_DAC_DIRECTION_FORWARD&#160;</td><td class="fielddoc"><p>Forward/Increment. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6d8b4ad5057800a141753126211afaa9a650a3d07b45f9fd979d33a781541c7ed"></a>CY_AUTANALOG_DAC_DIRECTION_REVERSE&#160;</td><td class="fielddoc"><p>Backward/Decrement. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>MTB CAT1 Peripheral driver library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
