parent_name	,	V_15
magic	,	V_29
ENOMEM	,	V_24
clk_register	,	F_21
tegra_clk_periph_regs	,	V_18
__iomem	,	T_2
enable_refcnt	,	V_9
clk_num	,	V_10
clk_init_data	,	V_20
hw	,	V_2
pregs	,	V_19
to_clk_periph_gate	,	F_2
TEGRA_PERIPH_MANUAL_RESET	,	V_11
tegra_read_chipid	,	F_13
state	,	V_5
clk_periph_is_enabled	,	F_1
write_enb_clr	,	F_14
init	,	V_21
clk	,	V_13
tegra_clk_register_periph_gate	,	F_17
write_rst_clr	,	F_11
spin_unlock_irqrestore	,	F_8
TEGRA_PERIPH_ON_APB	,	V_12
ops	,	V_27
periph_clk_to_bit	,	F_4
spin_lock_irqsave	,	F_7
tegra_clk_periph_gate_ops	,	V_28
__func__	,	V_23
name	,	V_14
pr_err	,	F_19
GFP_KERNEL	,	V_22
"%s: could not allocate periph gate clk\n"	,	L_1
kfree	,	F_23
periph_ref_lock	,	V_8
flags	,	V_6
kzalloc	,	F_18
gate_flags	,	V_16
write_enb_set	,	F_9
clk_hw	,	V_1
TEGRA_PERIPH_NO_RESET	,	V_7
u8	,	T_1
read_rst	,	F_5
tegra_periph_reset	,	F_15
regs	,	V_31
clk_periph_enable	,	F_6
write_rst_set	,	F_16
num_parents	,	V_26
tegra_clk_periph_gate	,	V_3
parent_names	,	V_25
udelay	,	F_10
clk_base	,	V_17
gate	,	V_4
TEGRA_CLK_PERIPH_GATE_MAGIC	,	V_30
clk_periph_disable	,	F_12
read_enb	,	F_3
ERR_PTR	,	F_20
IS_ERR	,	F_22
