// Seed: 2063752157
module module_0 ();
  wire id_1;
  assign module_2.id_0 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd86
) (
    input  wand  _id_0,
    output logic id_1
);
  always begin : LABEL_0
    if (-1) id_1 = 1;
    else #id_3 id_3 = 1;
  end
  assign id_1 = -1'b0;
  assign id_1 = id_0;
  supply0 [-1 : 1 'b0] id_4;
  assign id_4 = -1;
  specify
    (id_5 => id_6) = 1;
  endspecify
  logic id_7 = id_7[id_0];
  logic [7:0] id_8;
  id_9 :
  assert property (@(posedge id_4 or negedge 1) id_5)
  else;
  assign id_8[id_0] = id_0;
  module_0 modCall_1 ();
  logic [id_0 : id_0] id_10;
  ;
endmodule
