WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2503129 heartbeat IPC: 3.995 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5003129 heartbeat IPC: 4 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 37 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_88.champsimtrace.xz")
Warmup finished CPU 0 instructions: 25000003 cycles: 6256137 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6256137 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 9332836 heartbeat IPC: 2.31 cumulative IPC: 1.625 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 17359990 heartbeat IPC: 1.246 cumulative IPC: 1.351 (Simulation time: 00 hr 01 min 41 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_88.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000004 cycles: 24219702 heartbeat IPC: 1.458 cumulative IPC: 1.392 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 31649554 heartbeat IPC: 1.346 cumulative IPC: 1.378 (Simulation time: 00 hr 02 min 53 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_88.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 39219565 heartbeat IPC: 1.321 cumulative IPC: 1.365 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 46212489 heartbeat IPC: 1.43 cumulative IPC: 1.377 (Simulation time: 00 hr 04 min 04 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_88.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 53868988 heartbeat IPC: 1.306 cumulative IPC: 1.365 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 60914576 heartbeat IPC: 1.419 cumulative IPC: 1.372 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 68599972 heartbeat IPC: 1.301 cumulative IPC: 1.363 (Simulation time: 00 hr 05 min 53 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_88.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000001 cycles: 75278448 heartbeat IPC: 1.497 cumulative IPC: 1.376 (Simulation time: 00 hr 06 min 28 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 72950131 cumulative IPC: 1.371 (Simulation time: 00 hr 06 min 46 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 72950131 cumulative IPC: 1.371 (Simulation time: 00 hr 06 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_88.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.371 instructions: 100000001 cycles: 72950131
CPU 0 Branch Prediction Accuracy: 85.14% MPKI: 20 Average ROB Occupancy at Mispredict: 39.18
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0385
BRANCH_CONDITIONAL: 20
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00145
BRANCH_RETURN: 8e-05

LLC TOTAL        ACCESS:     763097 HIT:     305695 MISS:     457402
LLC LOAD         ACCESS:     142260 HIT:        542 MISS:     141718
LLC RFO          ACCESS:     315834 HIT:        300 MISS:     315534
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     304845 HIT:     304835 MISS:         10
LLC TRANSLATION  ACCESS:        158 HIT:         18 MISS:        140
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 210 cycles
cpu0_DTLB TOTAL        ACCESS:   23973535 HIT:   23957344 MISS:      16191
cpu0_DTLB LOAD         ACCESS:   23973535 HIT:   23957344 MISS:      16191
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.624 cycles
cpu0_ITLB TOTAL        ACCESS:       6166 HIT:       5853 MISS:        313
cpu0_ITLB LOAD         ACCESS:       6166 HIT:       5853 MISS:        313
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 23.21 cycles
cpu0_L1D TOTAL        ACCESS:   29728313 HIT:   24544151 MISS:    5184162
cpu0_L1D LOAD         ACCESS:   20344209 HIT:   19461564 MISS:     882645
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9379436 HIT:    5078403 MISS:    4301033
cpu0_L1D TRANSLATION  ACCESS:       4668 HIT:       4184 MISS:        484
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 12.93 cycles
cpu0_L1I TOTAL        ACCESS:       7007 HIT:       6507 MISS:        500
cpu0_L1I LOAD         ACCESS:       7007 HIT:       6507 MISS:        500
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 192.5 cycles
cpu0_L2C TOTAL        ACCESS:     800105 HIT:     341845 MISS:     458260
cpu0_L2C LOAD         ACCESS:     176404 HIT:      34144 MISS:     142260
cpu0_L2C RFO          ACCESS:     316360 HIT:        526 MISS:     315834
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     306857 HIT:     306849 MISS:          8
cpu0_L2C TRANSLATION  ACCESS:        484 HIT:        326 MISS:        158
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 230.6 cycles
cpu0_STLB TOTAL        ACCESS:       8175 HIT:       3507 MISS:       4668
cpu0_STLB LOAD         ACCESS:       8175 HIT:       3507 MISS:       4668
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 27.48 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      88244
  ROW_BUFFER_MISS:     369147
 AVG DBUS CONGESTED CYCLE: 3.94
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:     138373
  FULL:     164808
