`timescale 1ns / 1ps

module program_counter(
input clk,rst,
input pc_write,
input [31:0]pc_in,
output reg [31:0] pc_out);

always@ (posedge clk)begin
    if(rst)
        pc_out <= 32'd0;

    else if(pc_write)
        pc_out <= pc_in;
end

endmodule
