/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_64z = !(celloutsig_0_63z ? celloutsig_0_21z[0] : celloutsig_0_4z);
  assign celloutsig_1_3z = !(celloutsig_1_0z[3] ? celloutsig_1_0z[1] : celloutsig_1_1z[2]);
  assign celloutsig_0_14z = !(in_data[73] ? celloutsig_0_10z[4] : celloutsig_0_3z);
  assign celloutsig_0_7z = celloutsig_0_1z[2] ^ in_data[36];
  assign celloutsig_1_12z = celloutsig_1_1z[0] ^ celloutsig_1_3z;
  assign celloutsig_0_63z = ~(celloutsig_0_12z ^ celloutsig_0_15z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z ^ celloutsig_1_0z[0]);
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z } >= { celloutsig_1_2z[3:0], celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[15], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z } >= celloutsig_0_11z[17:5];
  assign celloutsig_0_17z = { in_data[56:47], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_8z } >= { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z } > { celloutsig_1_2z[3:1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_1z[3], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } && { celloutsig_0_8z[4:3], celloutsig_0_1z };
  assign celloutsig_0_5z = ! in_data[58:33];
  assign celloutsig_0_3z = celloutsig_0_1z[4:2] || celloutsig_0_0z[4:2];
  assign celloutsig_1_6z = celloutsig_1_2z[3] & ~(celloutsig_1_2z[5]);
  assign celloutsig_0_0z = in_data[54:50] % { 1'h1, in_data[20:17] };
  assign celloutsig_1_9z = { in_data[137:136], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z } % { 1'h1, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_21z = { celloutsig_0_8z[1:0], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_7z } % { 1'h1, celloutsig_0_0z[2], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_6z = in_data[19:9] * { celloutsig_0_0z[3:0], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_2z = - celloutsig_0_1z[5:1];
  assign celloutsig_0_15z = celloutsig_0_11z[18:2] !== { celloutsig_0_11z[17:2], celloutsig_0_7z };
  assign celloutsig_1_0z = ~ in_data[183:180];
  assign celloutsig_0_11z = ~ { in_data[92:86], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_4z = | { in_data[144:143], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_4z = ~^ { in_data[62:60], celloutsig_0_3z };
  assign celloutsig_1_1z = celloutsig_1_0z >> celloutsig_1_0z;
  assign celloutsig_1_8z = { in_data[161:156], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z } >> { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[16:11] >> { in_data[58], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[163:158] - in_data[190:185];
  assign celloutsig_1_18z = { celloutsig_1_1z[2:1], celloutsig_1_12z } - { celloutsig_1_9z[9:8], celloutsig_1_10z };
  assign celloutsig_1_19z = celloutsig_1_9z[22:13] ~^ { in_data[175:172], celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_2z[4:1], celloutsig_0_3z } ~^ celloutsig_0_6z[7:3];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_8z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_8z = celloutsig_0_1z[5:1];
  assign celloutsig_0_16z = ~((celloutsig_0_9z & celloutsig_0_14z) | (in_data[72] & celloutsig_0_4z));
  assign { out_data[130:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
