Search.setIndex({"docnames": ["fpga_prototype", "index"], "filenames": ["fpga_prototype.md", "index.rst"], "titles": ["FPGA Prototype", "Welcome to FPGA Prototype\u2019s documentation!"], "terms": {"It": 0, "w_icon": 0, "follow": 0, "chang": 0, "limit": 0, "regist": 0, "file": 0, "size": 0, "i": 0, "greatli": 0, "reduc": 0, "integr": 0, "onli": 0, "4": 0, "stimul": 0, "channel": 0, "paramet": 0, "analog": 0, "macro": 0, "replac": 0, "synthes": 0, "imit": 0, "behavior": 0, "all": 0, "64": 0, "each": 0, "gener": 0, "distinct": 0, "constant": 0, "valu": 0, "can": 0, "easili": 0, "recogniz": 0, "ch0": 0, "31": 0, "18": 0, "h0720": 0, "2": 0, "b10": 0, "idx": 0, "0": 0, "ch31": 0, "h0920": 0, "3": 0, "h0320": 0, "Not": 0, "avail": 0, "No": 0, "output": 0, "observ": 0, "logic": 0, "includ": 0, "author": 0, "creat": 0, "ali": 0, "zeinolabedin": 0, "02": 0, "09": 0, "2024": 0, "latest": 0, "updat": 0, "03": 0, "28": 0, "board": 0, "arti": 0, "a7": 0, "link": 0, "bit": 0, "here": 0, "cadenc": 0, "unit": 0, "w_icons_top": 0, "vivado": 0, "export": 0, "pin": 0, "detail": 0, "The": 0, "verifi": 0, "spi": 0, "cabl": 0, "c232hm": 0, "ddhsl": 0, "A": 0, "python": 0, "librari": 0, "develop": 0, "ar": 0, "back": 0, "enabl": 0, "ch1": 0, "ch32": 0}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"fpga": [0, 1], "prototyp": [0, 1], "architectur": 0, "test": 0, "real": 0, "measur": 0, "us": 0, "read": 0, "chip": 0, "id": 0, "write": 0, "data": 0, "address": 0, "0x12345678": 0, "0xc": 0, "adc": 0, "record": 0, "dure": 0, "simul": 0, "welcom": 1, "": 1, "document": 1, "descripton": 1}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 60}, "alltitles": {"FPGA Prototype": [[0, "fpga-prototype"]], "FPGA Architecture": [[0, "fpga-architecture"]], "FPGA Prototype test": [[0, "fpga-prototype-test"]], "Real measurement using FPGA prototype": [[0, "real-measurement-using-fpga-prototype"]], "Reading Chip ID": [[0, "reading-chip-id"]], "Write Data/Address": [[0, "write-data-address"]], "Write data (0x12345678)": [[0, "write-data-0x12345678"]], "Write address (0xc):": [[0, "write-address-0xc"]], "Read Data": [[0, "read-data"]], "Read address (0xc):": [[0, "read-address-0xc"]], "Read Data (0x12345678):": [[0, "read-data-0x12345678"]], "ADC Recording:": [[0, "adc-recording"]], "Recording during the simulation": [[0, "recording-during-the-simulation"]], "Welcome to FPGA Prototype\u2019s documentation!": [[1, "welcome-to-fpga-prototype-s-documentation"]], "Descripton:": [[1, null]]}, "indexentries": {}})