{
    "url": "https://en.wikipedia.org/wiki/Parallel_computing",
    "title": "Parallel computing",
    "html": "<!DOCTYPE html>\n<html class=\"client-nojs\" dir=\"ltr\" lang=\"en\">\n<head>\n<meta charset=\"utf-8\"/>\n<title>Parallel computing - Wikipedia</title>\n<script>document.documentElement.className=\"client-js\";RLCONF={\"wgBreakFrames\":!1,\"wgSeparatorTransformTable\":[\"\",\"\"],\"wgDigitTransformTable\":[\"\",\"\"],\"wgDefaultDateFormat\":\"dmy\",\"wgMonthNames\":[\"\",\"January\",\"February\",\"March\",\"April\",\"May\",\"June\",\"July\",\"August\",\"September\",\"October\",\"November\",\"December\"],\"wgRequestId\":\"08885452-59da-4cbe-84cc-d331165d05c5\",\"wgCSPNonce\":!1,\"wgCanonicalNamespace\":\"\",\"wgCanonicalSpecialPageName\":!1,\"wgNamespaceNumber\":0,\"wgPageName\":\"Parallel_computing\",\"wgTitle\":\"Parallel computing\",\"wgCurRevisionId\":1024774842,\"wgRevisionId\":1024774842,\"wgArticleId\":145162,\"wgIsArticle\":!0,\"wgIsRedirect\":!1,\"wgAction\":\"view\",\"wgUserName\":null,\"wgUserGroups\":[\"*\"],\"wgCategories\":[\"Webarchive template wayback links\",\"CS1: long volume value\",\"Articles with short description\",\"Short description is different from Wikidata\",\"Articles with hAudio microformats\",\"Spoken articles\",\"Articles with Curlie links\",\"Featured articles\",\"Wikipedia articles with LCCN identifiers\",\n\"Wikipedia articles with MA identifiers\",\"Wikipedia articles with multiple identifiers\",\"Parallel computing\",\"Concurrent computing\",\"Distributed computing\"],\"wgPageContentLanguage\":\"en\",\"wgPageContentModel\":\"wikitext\",\"wgRelevantPageName\":\"Parallel_computing\",\"wgRelevantArticleId\":145162,\"wgIsProbablyEditable\":!0,\"wgRelevantPageIsProbablyEditable\":!0,\"wgRestrictionEdit\":[],\"wgRestrictionMove\":[],\"wgFlaggedRevsParams\":{\"tags\":{\"status\":{\"levels\":-1}}},\"wgMediaViewerOnClick\":!0,\"wgMediaViewerEnabledByDefault\":!0,\"wgPopupsFlags\":10,\"wgVisualEditor\":{\"pageLanguageCode\":\"en\",\"pageLanguageDir\":\"ltr\",\"pageVariantFallbacks\":\"en\"},\"wgMFDisplayWikibaseDescriptions\":{\"search\":!0,\"nearby\":!0,\"watchlist\":!0,\"tagline\":!1},\"wgWMESchemaEditAttemptStepOversample\":!1,\"wgULSCurrentAutonym\":\"English\",\"wgNoticeProject\":\"wikipedia\",\"wgCentralAuthMobileDomain\":!1,\"wgEditSubmitButtonLabelPublish\":!0,\"wgULSPosition\":\"interlanguage\",\"wgGENewcomerTasksGuidanceEnabled\":!0,\n\"wgGEAskQuestionEnabled\":!1,\"wgGELinkRecommendationsFrontendEnabled\":!1,\"wgWikibaseItemId\":\"Q232661\"};RLSTATE={\"ext.globalCssJs.user.styles\":\"ready\",\"site.styles\":\"ready\",\"noscript\":\"ready\",\"user.styles\":\"ready\",\"ext.globalCssJs.user\":\"ready\",\"user\":\"ready\",\"user.options\":\"loading\",\"ext.cite.styles\":\"ready\",\"ext.math.styles\":\"ready\",\"ext.tmh.thumbnail.styles\":\"ready\",\"skins.vector.styles.legacy\":\"ready\",\"jquery.makeCollapsible.styles\":\"ready\",\"ext.visualEditor.desktopArticleTarget.noscript\":\"ready\",\"ext.uls.interlanguage\":\"ready\",\"ext.wikimediaBadges\":\"ready\",\"wikibase.client.init\":\"ready\"};RLPAGEMODULES=[\"ext.cite.ux-enhancements\",\"ext.math.scripts\",\"mw.MediaWikiPlayer.loader\",\"mw.PopUpMediaTransform\",\"mw.TMHGalleryHook.js\",\"site\",\"mediawiki.page.ready\",\"jquery.makeCollapsible\",\"mediawiki.toc\",\"skins.vector.legacy.js\",\"ext.gadget.ReferenceTooltips\",\"ext.gadget.charinsert\",\"ext.gadget.extra-toolbar-buttons\",\"ext.gadget.refToolbar\",\"ext.gadget.switcher\",\n\"ext.centralauth.centralautologin\",\"mmv.head\",\"mmv.bootstrap.autostart\",\"ext.popups\",\"ext.visualEditor.desktopArticleTarget.init\",\"ext.visualEditor.targetLoader\",\"ext.eventLogging\",\"ext.wikimediaEvents\",\"ext.navigationTiming\",\"ext.uls.compactlinks\",\"ext.uls.interface\",\"ext.cx.eventlogging.campaigns\",\"ext.centralNotice.geoIP\",\"ext.centralNotice.startUp\",\"ext.growthExperiments.SuggestedEditSession\"];</script>\n<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement(\"user.options@1hzgi\",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({\"patrolToken\":\"+\\\\\",\"watchToken\":\"+\\\\\",\"csrfToken\":\"+\\\\\"});\n});});</script>\n<link href=\"/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.math.styles%7Cext.tmh.thumbnail.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector\" rel=\"stylesheet\"/>\n<script async=\"\" src=\"/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector\"></script>\n<meta content=\"\" name=\"ResourceLoaderDynamicStyles\"/>\n<link href=\"/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector\" rel=\"stylesheet\"/>\n<meta content=\"MediaWiki 1.37.0-wmf.9\" name=\"generator\"/>\n<meta content=\"origin\" name=\"referrer\"/>\n<meta content=\"origin-when-crossorigin\" name=\"referrer\"/>\n<meta content=\"origin-when-cross-origin\" name=\"referrer\"/>\n<meta content=\"https://upload.wikimedia.org/wikipedia/commons/thumb/d/d3/IBM_Blue_Gene_P_supercomputer.jpg/1200px-IBM_Blue_Gene_P_supercomputer.jpg\" property=\"og:image\"/>\n<meta content=\"Parallel computing - Wikipedia\" property=\"og:title\"/>\n<meta content=\"website\" property=\"og:type\"/>\n<link href=\"//upload.wikimedia.org\" rel=\"preconnect\"/>\n<link href=\"//en.m.wikipedia.org/wiki/Parallel_computing\" media=\"only screen and (max-width: 720px)\" rel=\"alternate\"/>\n<link href=\"/w/index.php?title=Parallel_computing&amp;action=edit\" rel=\"alternate\" title=\"Edit this page\" type=\"application/x-wiki\"/>\n<link href=\"/w/index.php?title=Parallel_computing&amp;action=edit\" rel=\"edit\" title=\"Edit this page\"/>\n<link href=\"/static/apple-touch/wikipedia.png\" rel=\"apple-touch-icon\"/>\n<link href=\"/static/favicon/wikipedia.ico\" rel=\"shortcut icon\"/>\n<link href=\"/w/opensearch_desc.php\" rel=\"search\" title=\"Wikipedia (en)\" type=\"application/opensearchdescription+xml\"/>\n<link href=\"//en.wikipedia.org/w/api.php?action=rsd\" rel=\"EditURI\" type=\"application/rsd+xml\"/>\n<link href=\"//creativecommons.org/licenses/by-sa/3.0/\" rel=\"license\"/>\n<link href=\"https://en.wikipedia.org/wiki/Parallel_computing\" rel=\"canonical\"/>\n<link href=\"//login.wikimedia.org\" rel=\"dns-prefetch\"/>\n<link href=\"//meta.wikimedia.org\" rel=\"dns-prefetch\"/>\n</head>\n<body class=\"mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Parallel_computing rootpage-Parallel_computing skin-vector action-view skin-vector-legacy\"><div class=\"noprint\" id=\"mw-page-base\"></div>\n<div class=\"noprint\" id=\"mw-head-base\"></div>\n<div class=\"mw-body\" id=\"content\" role=\"main\">\n<a id=\"top\"></a>\n<div id=\"siteNotice\"><!-- CentralNotice --></div>\n<div class=\"mw-indicators\">\n<div class=\"mw-indicator\" id=\"mw-indicator-featured-star\"><a href=\"/wiki/Wikipedia:Featured_articles\" title=\"This is a featured article. Click here for more information.\"><img alt=\"This is a featured article. Click here for more information.\" data-file-height=\"438\" data-file-width=\"462\" decoding=\"async\" height=\"19\" src=\"//upload.wikimedia.org/wikipedia/en/thumb/e/e7/Cscr-featured.svg/20px-Cscr-featured.svg.png\" srcset=\"//upload.wikimedia.org/wikipedia/en/thumb/e/e7/Cscr-featured.svg/30px-Cscr-featured.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/e/e7/Cscr-featured.svg/40px-Cscr-featured.svg.png 2x\" width=\"20\"/></a></div>\n<div class=\"mw-indicator\" id=\"mw-indicator-spoken-icon\"><a href=\"/wiki/File:En-Parallel_computing.ogg\" title=\"Listen to this article\"><img alt=\"Listen to this article\" data-file-height=\"96\" data-file-width=\"128\" decoding=\"async\" height=\"15\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/20px-Sound-icon.svg.png\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/30px-Sound-icon.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/40px-Sound-icon.svg.png 2x\" width=\"20\"/></a></div>\n</div>\n<h1 class=\"firstHeading\" id=\"firstHeading\">Parallel computing</h1>\n<div class=\"vector-body\" id=\"bodyContent\">\n<div class=\"noprint\" id=\"siteSub\">From Wikipedia, the free encyclopedia</div>\n<div id=\"contentSub\"></div>\n<div id=\"contentSub2\"></div>\n<div id=\"jump-to-nav\"></div>\n<a class=\"mw-jump-link\" href=\"#mw-head\">Jump to navigation</a>\n<a class=\"mw-jump-link\" href=\"#searchInput\">Jump to search</a>\n<div class=\"mw-body-content mw-content-ltr\" dir=\"ltr\" id=\"mw-content-text\" lang=\"en\"><div class=\"mw-parser-output\"><div class=\"hatnote navigation-not-searchable\" role=\"note\">\"Parallelization\" redirects here. For parallelization of manifolds, see <a href=\"/wiki/Parallelization_(mathematics)\" title=\"Parallelization (mathematics)\">Parallelization (mathematics)</a>.</div>\n<div class=\"shortdescription nomobile noexcerpt noprint searchaux\" style=\"display:none\">Programming paradigm in which many processes are executed simultaneously</div>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:302px;\"><a class=\"image\" href=\"/wiki/File:IBM_Blue_Gene_P_supercomputer.jpg\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"1391\" data-file-width=\"2100\" decoding=\"async\" height=\"199\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/d/d3/IBM_Blue_Gene_P_supercomputer.jpg/300px-IBM_Blue_Gene_P_supercomputer.jpg\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/d/d3/IBM_Blue_Gene_P_supercomputer.jpg/450px-IBM_Blue_Gene_P_supercomputer.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d3/IBM_Blue_Gene_P_supercomputer.jpg/600px-IBM_Blue_Gene_P_supercomputer.jpg 2x\" width=\"300\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:IBM_Blue_Gene_P_supercomputer.jpg\" title=\"Enlarge\"></a></div>IBM's <a class=\"mw-redirect\" href=\"/wiki/Blue_Gene\" title=\"Blue Gene\">Blue Gene/P</a> <a href=\"/wiki/Massively_parallel\" title=\"Massively parallel\">massively parallel</a> <a href=\"/wiki/Supercomputer\" title=\"Supercomputer\">supercomputer</a></div></div></div>\n<p><b>Parallel computing</b> is a type of <a href=\"/wiki/Computing\" title=\"Computing\">computation</a> in which many calculations or <a href=\"/wiki/Process_(computing)\" title=\"Process (computing)\">processes</a> are carried out simultaneously.<sup class=\"reference\" id=\"cite_ref-1\"><a href=\"#cite_note-1\">[1]</a></sup> Large problems can often be divided into smaller ones, which can then be solved at the same time. There are several different forms of parallel computing: <a href=\"/wiki/Bit-level_parallelism\" title=\"Bit-level parallelism\">bit-level</a>, <a href=\"/wiki/Instruction-level_parallelism\" title=\"Instruction-level parallelism\">instruction-level</a>, <a href=\"/wiki/Data_parallelism\" title=\"Data parallelism\">data</a>, and <a href=\"/wiki/Task_parallelism\" title=\"Task parallelism\">task parallelism</a>. Parallelism has long been employed in <a class=\"mw-redirect\" href=\"/wiki/High-performance_computing\" title=\"High-performance computing\">high-performance computing</a>, but has gained broader interest due to the physical constraints preventing <a href=\"/wiki/Frequency_scaling\" title=\"Frequency scaling\">frequency scaling</a>.<sup class=\"reference\" id=\"cite_ref-:0_2-0\"><a href=\"#cite_note-:0-2\">[2]</a></sup> As power consumption (and consequently heat generation) by computers has become a concern in recent years,<sup class=\"reference\" id=\"cite_ref-3\"><a href=\"#cite_note-3\">[3]</a></sup> parallel computing has become the dominant paradigm in <a href=\"/wiki/Computer_architecture\" title=\"Computer architecture\">computer architecture</a>, mainly in the form of <a href=\"/wiki/Multi-core_processor\" title=\"Multi-core processor\">multi-core processors</a>.<sup class=\"reference\" id=\"cite_ref-View-Power_4-0\"><a href=\"#cite_note-View-Power-4\">[4]</a></sup>\n</p><p>Parallel computing is closely related to <a href=\"/wiki/Concurrent_computing\" title=\"Concurrent computing\">concurrent computing</a>—they are frequently used together, and often conflated, though the two are distinct: it is possible to have parallelism without concurrency (such as <a href=\"/wiki/Bit-level_parallelism\" title=\"Bit-level parallelism\">bit-level parallelism</a>), and concurrency without parallelism (such as multitasking by <a href=\"/wiki/Time-sharing\" title=\"Time-sharing\">time-sharing</a> on a single-core CPU).<sup class=\"reference\" id=\"cite_ref-waza_5-0\"><a href=\"#cite_note-waza-5\">[5]</a></sup><sup class=\"reference\" id=\"cite_ref-6\"><a href=\"#cite_note-6\">[6]</a></sup> In parallel computing, a computational task is typically broken down into several, often many, very similar sub-tasks that can be processed independently and whose results are combined afterwards, upon completion. In contrast, in concurrent computing, the various processes often do not address related tasks; when they do, as is typical in <a href=\"/wiki/Distributed_computing\" title=\"Distributed computing\">distributed computing</a>, the separate tasks may have a varied nature and often require some <a href=\"/wiki/Inter-process_communication\" title=\"Inter-process communication\">inter-process communication</a> during execution.\n</p><p>Parallel computers can be roughly classified according to the level at which the hardware supports parallelism, with <a class=\"mw-redirect\" href=\"/wiki/Multi-core\" title=\"Multi-core\">multi-core</a> and <a href=\"/wiki/Symmetric_multiprocessing\" title=\"Symmetric multiprocessing\">multi-processor</a> computers having multiple <a class=\"mw-redirect\" href=\"/wiki/Processing_element\" title=\"Processing element\">processing elements</a> within a single machine, while <a href=\"/wiki/Computer_cluster\" title=\"Computer cluster\">clusters</a>, <a class=\"mw-redirect\" href=\"/wiki/Massively_parallel_(computing)\" title=\"Massively parallel (computing)\">MPPs</a>, and <a href=\"/wiki/Grid_computing\" title=\"Grid computing\">grids</a> use multiple computers to work on the same task. Specialized parallel computer architectures are sometimes used alongside traditional processors, for accelerating specific tasks.\n</p><p>In some cases parallelism is transparent to the programmer, such as in bit-level or instruction-level parallelism, but explicitly <a href=\"/wiki/Parallel_algorithm\" title=\"Parallel algorithm\">parallel algorithms</a>, particularly those that use concurrency, are more difficult to write than <a href=\"/wiki/Sequential_algorithm\" title=\"Sequential algorithm\">sequential</a> ones,<sup class=\"reference\" id=\"cite_ref-7\"><a href=\"#cite_note-7\">[7]</a></sup> because concurrency introduces several new classes of potential <a href=\"/wiki/Software_bug\" title=\"Software bug\">software bugs</a>, of which <a href=\"/wiki/Race_condition\" title=\"Race condition\">race conditions</a> are the most common. <a class=\"mw-redirect\" href=\"/wiki/Computer_networking\" title=\"Computer networking\">Communication</a> and <a href=\"/wiki/Synchronization_(computer_science)\" title=\"Synchronization (computer science)\">synchronization</a> between the different subtasks are typically some of the greatest obstacles to getting optimal parallel program performance.\n</p><p>A theoretical <a class=\"mw-redirect\" href=\"/wiki/Upper_bound\" title=\"Upper bound\">upper bound</a> on the <a href=\"/wiki/Speedup\" title=\"Speedup\">speed-up</a> of a single program as a result of parallelization is given by <a href=\"/wiki/Amdahl%27s_law\" title=\"Amdahl's law\">Amdahl's law</a>.\n</p>\n<style data-mw-deduplicate=\"TemplateStyles:r886046785\">.mw-parser-output .toclimit-2 .toclevel-1 ul,.mw-parser-output .toclimit-3 .toclevel-2 ul,.mw-parser-output .toclimit-4 .toclevel-3 ul,.mw-parser-output .toclimit-5 .toclevel-4 ul,.mw-parser-output .toclimit-6 .toclevel-5 ul,.mw-parser-output .toclimit-7 .toclevel-6 ul{display:none}</style><div class=\"toclimit-4\"><div aria-labelledby=\"mw-toc-heading\" class=\"toc\" id=\"toc\" role=\"navigation\"><input class=\"toctogglecheckbox\" id=\"toctogglecheckbox\" role=\"button\" style=\"display:none\" type=\"checkbox\"/><div class=\"toctitle\" dir=\"ltr\" lang=\"en\"><h2 id=\"mw-toc-heading\">Contents</h2><span class=\"toctogglespan\"><label class=\"toctogglelabel\" for=\"toctogglecheckbox\"></label></span></div>\n<ul>\n<li class=\"toclevel-1 tocsection-1\"><a href=\"#Background\"><span class=\"tocnumber\">1</span> <span class=\"toctext\">Background</span></a>\n<ul>\n<li class=\"toclevel-2 tocsection-2\"><a href=\"#Amdahl's_law_and_Gustafson's_law\"><span class=\"tocnumber\">1.1</span> <span class=\"toctext\">Amdahl's law and Gustafson's law</span></a></li>\n<li class=\"toclevel-2 tocsection-3\"><a href=\"#Dependencies\"><span class=\"tocnumber\">1.2</span> <span class=\"toctext\">Dependencies</span></a></li>\n<li class=\"toclevel-2 tocsection-4\"><a href=\"#Race_conditions,_mutual_exclusion,_synchronization,_and_parallel_slowdown\"><span class=\"tocnumber\">1.3</span> <span class=\"toctext\">Race conditions, mutual exclusion, synchronization, and parallel slowdown</span></a></li>\n<li class=\"toclevel-2 tocsection-5\"><a href=\"#Fine-grained,_coarse-grained,_and_embarrassing_parallelism\"><span class=\"tocnumber\">1.4</span> <span class=\"toctext\">Fine-grained, coarse-grained, and embarrassing parallelism</span></a></li>\n<li class=\"toclevel-2 tocsection-6\"><a href=\"#Consistency_models\"><span class=\"tocnumber\">1.5</span> <span class=\"toctext\">Consistency models</span></a></li>\n<li class=\"toclevel-2 tocsection-7\"><a href=\"#Flynn's_taxonomy\"><span class=\"tocnumber\">1.6</span> <span class=\"toctext\">Flynn's taxonomy</span></a></li>\n</ul>\n</li>\n<li class=\"toclevel-1 tocsection-8\"><a href=\"#Types_of_parallelism\"><span class=\"tocnumber\">2</span> <span class=\"toctext\">Types of parallelism</span></a>\n<ul>\n<li class=\"toclevel-2 tocsection-9\"><a href=\"#Bit-level_parallelism\"><span class=\"tocnumber\">2.1</span> <span class=\"toctext\">Bit-level parallelism</span></a></li>\n<li class=\"toclevel-2 tocsection-10\"><a href=\"#Instruction-level_parallelism\"><span class=\"tocnumber\">2.2</span> <span class=\"toctext\">Instruction-level parallelism</span></a></li>\n<li class=\"toclevel-2 tocsection-11\"><a href=\"#Task_parallelism\"><span class=\"tocnumber\">2.3</span> <span class=\"toctext\">Task parallelism</span></a></li>\n<li class=\"toclevel-2 tocsection-12\"><a href=\"#Superword_level_parallelism\"><span class=\"tocnumber\">2.4</span> <span class=\"toctext\">Superword level parallelism</span></a></li>\n</ul>\n</li>\n<li class=\"toclevel-1 tocsection-13\"><a href=\"#Hardware\"><span class=\"tocnumber\">3</span> <span class=\"toctext\">Hardware</span></a>\n<ul>\n<li class=\"toclevel-2 tocsection-14\"><a href=\"#Memory_and_communication\"><span class=\"tocnumber\">3.1</span> <span class=\"toctext\">Memory and communication</span></a></li>\n<li class=\"toclevel-2 tocsection-15\"><a href=\"#Classes_of_parallel_computers\"><span class=\"tocnumber\">3.2</span> <span class=\"toctext\">Classes of parallel computers</span></a>\n<ul>\n<li class=\"toclevel-3 tocsection-16\"><a href=\"#Multi-core_computing\"><span class=\"tocnumber\">3.2.1</span> <span class=\"toctext\">Multi-core computing</span></a></li>\n<li class=\"toclevel-3 tocsection-17\"><a href=\"#Symmetric_multiprocessing\"><span class=\"tocnumber\">3.2.2</span> <span class=\"toctext\">Symmetric multiprocessing</span></a></li>\n<li class=\"toclevel-3 tocsection-18\"><a href=\"#Distributed_computing\"><span class=\"tocnumber\">3.2.3</span> <span class=\"toctext\">Distributed computing</span></a>\n<ul>\n<li class=\"toclevel-4 tocsection-19\"><a href=\"#Cluster_computing\"><span class=\"tocnumber\">3.2.3.1</span> <span class=\"toctext\">Cluster computing</span></a></li>\n<li class=\"toclevel-4 tocsection-20\"><a href=\"#Massively_parallel_computing\"><span class=\"tocnumber\">3.2.3.2</span> <span class=\"toctext\">Massively parallel computing</span></a></li>\n<li class=\"toclevel-4 tocsection-21\"><a href=\"#Grid_computing\"><span class=\"tocnumber\">3.2.3.3</span> <span class=\"toctext\">Grid computing</span></a></li>\n</ul>\n</li>\n<li class=\"toclevel-3 tocsection-22\"><a href=\"#Specialized_parallel_computers\"><span class=\"tocnumber\">3.2.4</span> <span class=\"toctext\">Specialized parallel computers</span></a>\n<ul>\n<li class=\"toclevel-4 tocsection-23\"><a href=\"#Reconfigurable_computing_with_field-programmable_gate_arrays\"><span class=\"tocnumber\">3.2.4.1</span> <span class=\"toctext\">Reconfigurable computing with field-programmable gate arrays</span></a></li>\n<li class=\"toclevel-4 tocsection-24\"><a href=\"#General-purpose_computing_on_graphics_processing_units_(GPGPU)\"><span class=\"tocnumber\">3.2.4.2</span> <span class=\"toctext\">General-purpose computing on graphics processing units (GPGPU)</span></a></li>\n<li class=\"toclevel-4 tocsection-25\"><a href=\"#Application-specific_integrated_circuits\"><span class=\"tocnumber\">3.2.4.3</span> <span class=\"toctext\">Application-specific integrated circuits</span></a></li>\n<li class=\"toclevel-4 tocsection-26\"><a href=\"#Vector_processors\"><span class=\"tocnumber\">3.2.4.4</span> <span class=\"toctext\">Vector processors</span></a></li>\n</ul>\n</li>\n</ul>\n</li>\n</ul>\n</li>\n<li class=\"toclevel-1 tocsection-27\"><a href=\"#Software\"><span class=\"tocnumber\">4</span> <span class=\"toctext\">Software</span></a>\n<ul>\n<li class=\"toclevel-2 tocsection-28\"><a href=\"#Parallel_programming_languages\"><span class=\"tocnumber\">4.1</span> <span class=\"toctext\">Parallel programming languages</span></a></li>\n<li class=\"toclevel-2 tocsection-29\"><a href=\"#Automatic_parallelization\"><span class=\"tocnumber\">4.2</span> <span class=\"toctext\">Automatic parallelization</span></a></li>\n<li class=\"toclevel-2 tocsection-30\"><a href=\"#Application_checkpointing\"><span class=\"tocnumber\">4.3</span> <span class=\"toctext\">Application checkpointing</span></a></li>\n</ul>\n</li>\n<li class=\"toclevel-1 tocsection-31\"><a href=\"#Algorithmic_methods\"><span class=\"tocnumber\">5</span> <span class=\"toctext\">Algorithmic methods</span></a></li>\n<li class=\"toclevel-1 tocsection-32\"><a href=\"#Fault_tolerance\"><span class=\"tocnumber\">6</span> <span class=\"toctext\">Fault tolerance</span></a></li>\n<li class=\"toclevel-1 tocsection-33\"><a href=\"#History\"><span class=\"tocnumber\">7</span> <span class=\"toctext\">History</span></a></li>\n<li class=\"toclevel-1 tocsection-34\"><a href=\"#Biological_brain_as_massively_parallel_computer\"><span class=\"tocnumber\">8</span> <span class=\"toctext\">Biological brain as massively parallel computer</span></a></li>\n<li class=\"toclevel-1 tocsection-35\"><a href=\"#See_also\"><span class=\"tocnumber\">9</span> <span class=\"toctext\">See also</span></a></li>\n<li class=\"toclevel-1 tocsection-36\"><a href=\"#References\"><span class=\"tocnumber\">10</span> <span class=\"toctext\">References</span></a></li>\n<li class=\"toclevel-1 tocsection-37\"><a href=\"#Further_reading\"><span class=\"tocnumber\">11</span> <span class=\"toctext\">Further reading</span></a></li>\n<li class=\"toclevel-1 tocsection-38\"><a href=\"#External_links\"><span class=\"tocnumber\">12</span> <span class=\"toctext\">External links</span></a></li>\n</ul>\n</div>\n</div>\n<h2><span class=\"mw-headline\" id=\"Background\">Background</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=1\" title=\"Edit section: Background\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<p>Traditionally, <a class=\"mw-redirect\" href=\"/wiki/Computer_software\" title=\"Computer software\">computer software</a> has been written for <a class=\"mw-redirect\" href=\"/wiki/Serial_computation\" title=\"Serial computation\">serial computation</a>. To solve a problem, an <a href=\"/wiki/Algorithm\" title=\"Algorithm\">algorithm</a> is constructed and implemented as a serial stream of instructions. These instructions are executed on a <a href=\"/wiki/Central_processing_unit\" title=\"Central processing unit\">central processing unit</a> on one computer. Only one instruction may execute at a time—after that instruction is finished, the next one is executed.<sup class=\"reference\" id=\"cite_ref-llnltut_8-0\"><a href=\"#cite_note-llnltut-8\">[8]</a></sup>\n</p><p>Parallel computing, on the other hand, uses multiple processing elements simultaneously to solve a problem. This is accomplished by breaking the problem into independent parts so that each processing element can execute its part of the algorithm simultaneously with the others. The processing elements can be diverse and include resources such as a single computer with multiple processors, several networked computers, specialized hardware, or any combination of the above.<sup class=\"reference\" id=\"cite_ref-llnltut_8-1\"><a href=\"#cite_note-llnltut-8\">[8]</a></sup> Historically parallel computing was used for scientific computing and the simulation of scientific problems, particularly in the natural and engineering sciences, such as <a href=\"/wiki/Meteorology\" title=\"Meteorology\">meteorology</a>. This led to the design of parallel hardware and software, as well as <a class=\"mw-redirect\" href=\"/wiki/High_performance_computing\" title=\"High performance computing\">high performance computing</a>.<sup class=\"reference\" id=\"cite_ref-9\"><a href=\"#cite_note-9\">[9]</a></sup>\n</p><p><a href=\"/wiki/Frequency_scaling\" title=\"Frequency scaling\">Frequency scaling</a> was the dominant reason for improvements in <a href=\"/wiki/Computer_performance\" title=\"Computer performance\">computer performance</a> from the mid-1980s until 2004. The <a class=\"mw-redirect\" href=\"/wiki/Run_time_(program_lifecycle_phase)\" title=\"Run time (program lifecycle phase)\">runtime</a> of a program is equal to the number of instructions multiplied by the average time per instruction. Maintaining everything else constant, increasing the clock frequency decreases the average time it takes to execute an instruction. An increase in frequency thus decreases runtime for all <a class=\"mw-redirect\" href=\"/wiki/CPU_bound\" title=\"CPU bound\">compute-bound</a> programs.<sup class=\"reference\" id=\"cite_ref-10\"><a href=\"#cite_note-10\">[10]</a></sup> However, power consumption <i>P</i> by a chip is given by the equation <i>P</i> = <i>C</i> × <i>V</i> <sup>2</sup> × <i>F</i>, where <i>C</i> is the <a href=\"/wiki/Capacitance\" title=\"Capacitance\">capacitance</a> being switched per clock cycle (proportional to the number of transistors whose inputs change), <i>V</i> is <a href=\"/wiki/Voltage\" title=\"Voltage\">voltage</a>, and <i>F</i> is the processor frequency (cycles per second).<sup class=\"reference\" id=\"cite_ref-11\"><a href=\"#cite_note-11\">[11]</a></sup> Increases in frequency increase the amount of power used in a processor. Increasing processor power consumption led ultimately to <a href=\"/wiki/Intel\" title=\"Intel\">Intel</a>'s May 8, 2004 cancellation of its <a href=\"/wiki/Tejas_and_Jayhawk\" title=\"Tejas and Jayhawk\">Tejas and Jayhawk</a> processors, which is generally cited as the end of frequency scaling as the dominant computer architecture paradigm.<sup class=\"reference\" id=\"cite_ref-12\"><a href=\"#cite_note-12\">[12]</a></sup>\n</p><p>To deal with the problem of power consumption and overheating the major <a href=\"/wiki/Central_processing_unit\" title=\"Central processing unit\">central processing unit</a> (CPU or processor) manufacturers started to produce power efficient processors with multiple cores. The core is the computing unit of the processor and in multi-core processors each core is independent and can access the same memory concurrently. <a href=\"/wiki/Multi-core_processor\" title=\"Multi-core processor\">Multi-core processors</a> have brought parallel computing to <a class=\"mw-redirect\" href=\"/wiki/Desktop_computers\" title=\"Desktop computers\">desktop computers</a>. Thus parallelisation of serial programmes has become a mainstream programming task. In 2012 quad-core processors became standard for <a class=\"mw-redirect\" href=\"/wiki/Desktop_computers\" title=\"Desktop computers\">desktop computers</a>, while <a href=\"/wiki/Server_(computing)\" title=\"Server (computing)\">servers</a> have 10 and 12 core processors. From <a href=\"/wiki/Moore%27s_law\" title=\"Moore's law\">Moore's law</a> it can be predicted that the number of cores per processor will double every 18–24 months. This could mean that after 2020 a typical processor will have dozens or hundreds of cores.<sup class=\"reference\" id=\"cite_ref-13\"><a href=\"#cite_note-13\">[13]</a></sup>\n</p><p>An <a href=\"/wiki/Operating_system\" title=\"Operating system\">operating system</a> can ensure that different tasks and user programmes are run in parallel on the available cores. However, for a serial software programme to take full advantage of the multi-core architecture the programmer needs to restructure and parallelise the code. A speed-up of application software runtime will no longer be achieved through frequency scaling, instead programmers will need to parallelise their software code to take advantage of the increasing computing power of multicore architectures.<sup class=\"reference\" id=\"cite_ref-14\"><a href=\"#cite_note-14\">[14]</a></sup>\n</p>\n<h3><span id=\"Amdahl.27s_law_and_Gustafson.27s_law\"></span><span class=\"mw-headline\" id=\"Amdahl's_law_and_Gustafson's_law\">Amdahl's law and Gustafson's law</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=2\" title=\"Edit section: Amdahl's law and Gustafson's law\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:302px;\"><a class=\"image\" href=\"/wiki/File:AmdahlsLaw.svg\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"500\" data-file-width=\"640\" decoding=\"async\" height=\"234\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/e/ea/AmdahlsLaw.svg/300px-AmdahlsLaw.svg.png\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/e/ea/AmdahlsLaw.svg/450px-AmdahlsLaw.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ea/AmdahlsLaw.svg/600px-AmdahlsLaw.svg.png 2x\" width=\"300\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:AmdahlsLaw.svg\" title=\"Enlarge\"></a></div>A graphical representation of <a href=\"/wiki/Amdahl%27s_law\" title=\"Amdahl's law\">Amdahl's law</a>. The speedup of a program from parallelization is limited by how much of the program can be parallelized. For example, if 90% of the program can be parallelized, the theoretical maximum speedup using parallel computing would be 10 times no matter how many processors are used.</div></div></div>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:302px;\"><a class=\"image\" href=\"/wiki/File:Optimizing-different-parts.svg\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"250\" data-file-width=\"500\" decoding=\"async\" height=\"150\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/4/40/Optimizing-different-parts.svg/300px-Optimizing-different-parts.svg.png\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/4/40/Optimizing-different-parts.svg/450px-Optimizing-different-parts.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/40/Optimizing-different-parts.svg/600px-Optimizing-different-parts.svg.png 2x\" width=\"300\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:Optimizing-different-parts.svg\" title=\"Enlarge\"></a></div>Assume that a task has two independent parts, <i>A</i> and <i>B</i>. Part <i>B</i> takes roughly 25% of the time of the whole computation. By working very hard, one may be able to make this part 5 times faster, but this only reduces the time for the whole computation by a little. In contrast, one may need to perform less work to make part <i>A</i> be twice as fast. This will make the computation much faster than by optimizing part <i>B</i>, even though part <i>B'</i>s speedup is greater by ratio, (5 times versus 2 times).</div></div></div>\n<p>Optimally, the <a href=\"/wiki/Speedup\" title=\"Speedup\">speedup</a> from parallelization would be linear—doubling the number of processing elements should halve the runtime, and doubling it a second time should again halve the runtime. However, very few parallel algorithms achieve optimal speedup. Most of them have a near-linear speedup for small numbers of processing elements, which flattens out into a constant value for large numbers of processing elements.\n</p><p>The potential speedup of an algorithm on a parallel computing platform is given by <a href=\"/wiki/Amdahl%27s_law\" title=\"Amdahl's law\">Amdahl's law</a><sup class=\"reference\" id=\"cite_ref-15\"><a href=\"#cite_note-15\">[15]</a></sup>\n</p>\n<dl><dd><span class=\"mwe-math-element\"><span class=\"mwe-math-mathml-inline mwe-math-mathml-a11y\" style=\"display: none;\"><math alttext=\"{\\displaystyle S_{\\text{latency}}(s)={\\frac {1}{1-p+{\\frac {p}{s}}}},}\" xmlns=\"http://www.w3.org/1998/Math/MathML\">\n<semantics>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mstyle displaystyle=\"true\" scriptlevel=\"0\">\n<msub>\n<mi>S</mi>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mtext>latency</mtext>\n</mrow>\n</msub>\n<mo stretchy=\"false\">(</mo>\n<mi>s</mi>\n<mo stretchy=\"false\">)</mo>\n<mo>=</mo>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mfrac>\n<mn>1</mn>\n<mrow>\n<mn>1</mn>\n<mo>−<!-- − --></mo>\n<mi>p</mi>\n<mo>+</mo>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mfrac>\n<mi>p</mi>\n<mi>s</mi>\n</mfrac>\n</mrow>\n</mrow>\n</mfrac>\n</mrow>\n<mo>,</mo>\n</mstyle>\n</mrow>\n<annotation encoding=\"application/x-tex\">{\\displaystyle S_{\\text{latency}}(s)={\\frac {1}{1-p+{\\frac {p}{s}}}},}</annotation>\n</semantics>\n</math></span><img alt=\"S_{\\text{latency}}(s)={\\frac {1}{1-p+{\\frac {p}{s}}}},\" aria-hidden=\"true\" class=\"mwe-math-fallback-image-inline\" src=\"https://wikimedia.org/api/rest_v1/media/math/render/svg/e839644b7042451528fa86d608e4ec683acc1173\" style=\"vertical-align: -3.171ex; width:23.975ex; height:6.509ex;\"/></span></dd></dl>\n<p>where\n</p>\n<ul><li><i>S</i><sub>latency</sub> is the potential <a href=\"/wiki/Speedup\" title=\"Speedup\">speedup</a> in <a href=\"/wiki/Latency_(engineering)\" title=\"Latency (engineering)\">latency</a> of the execution of the whole task;</li>\n<li><i>s</i> is the speedup in latency of the execution of the parallelizable part of the task;</li>\n<li><i>p</i> is the percentage of the execution time of the whole task concerning the parallelizable part of the task <i>before parallelization</i>.</li></ul>\n<p>Since <span class=\"nowrap\"><i>S</i><sub>latency</sub> &lt; 1/(1 - <i>p</i>)</span>, it shows that a small part of the program which cannot be parallelized will limit the overall speedup available from parallelization. A program solving a large mathematical or engineering problem will typically consist of several parallelizable parts and several non-parallelizable (serial) parts. If the non-parallelizable part of a program accounts for 10% of the runtime (<i>p</i> = 0.9), we can get no more than a 10 times speedup, regardless of how many processors are added. This puts an upper limit on the usefulness of adding more parallel execution units. \"When a task cannot be partitioned because of sequential constraints, the application of more effort has no effect on the schedule. The bearing of a child takes nine months, no matter how many women are assigned.\"<sup class=\"reference\" id=\"cite_ref-16\"><a href=\"#cite_note-16\">[16]</a></sup>\n</p>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:302px;\"><a class=\"image\" href=\"/wiki/File:Gustafson.png\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"685\" data-file-width=\"976\" decoding=\"async\" height=\"211\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/d/d7/Gustafson.png/300px-Gustafson.png\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/d/d7/Gustafson.png/450px-Gustafson.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d7/Gustafson.png/600px-Gustafson.png 2x\" width=\"300\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:Gustafson.png\" title=\"Enlarge\"></a></div>A graphical representation of <a href=\"/wiki/Gustafson%27s_law\" title=\"Gustafson's law\">Gustafson's law</a></div></div></div>\n<p>Amdahl's law only applies to cases where the problem size is fixed. In practice, as more computing resources become available, they tend to get used on larger problems (larger datasets), and the time spent in the parallelizable part often grows much faster than the inherently serial work.<sup class=\"reference\" id=\"cite_ref-17\"><a href=\"#cite_note-17\">[17]</a></sup> In this case, <a href=\"/wiki/Gustafson%27s_law\" title=\"Gustafson's law\">Gustafson's law</a> gives a less pessimistic and more realistic assessment of parallel performance:<sup class=\"reference\" id=\"cite_ref-18\"><a href=\"#cite_note-18\">[18]</a></sup>\n</p>\n<dl><dd><span class=\"mwe-math-element\"><span class=\"mwe-math-mathml-inline mwe-math-mathml-a11y\" style=\"display: none;\"><math alttext=\"{\\displaystyle S_{\\text{latency}}(s)=1-p+sp.}\" xmlns=\"http://www.w3.org/1998/Math/MathML\">\n<semantics>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mstyle displaystyle=\"true\" scriptlevel=\"0\">\n<msub>\n<mi>S</mi>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mtext>latency</mtext>\n</mrow>\n</msub>\n<mo stretchy=\"false\">(</mo>\n<mi>s</mi>\n<mo stretchy=\"false\">)</mo>\n<mo>=</mo>\n<mn>1</mn>\n<mo>−<!-- − --></mo>\n<mi>p</mi>\n<mo>+</mo>\n<mi>s</mi>\n<mi>p</mi>\n<mo>.</mo>\n</mstyle>\n</mrow>\n<annotation encoding=\"application/x-tex\">{\\displaystyle S_{\\text{latency}}(s)=1-p+sp.}</annotation>\n</semantics>\n</math></span><img alt=\"S_{\\text{latency}}(s)=1-p+sp.\" aria-hidden=\"true\" class=\"mwe-math-fallback-image-inline\" src=\"https://wikimedia.org/api/rest_v1/media/math/render/svg/775939145eec7a39531e83b582fcfcf45f294a7c\" style=\"vertical-align: -1.005ex; width:23.736ex; height:3.009ex;\"/></span></dd></dl>\n<p>Both Amdahl's law and Gustafson's law assume that the running time of the serial part of the program is independent of the number of processors. Amdahl's law assumes that the entire problem is of fixed size so that the total amount of work to be done in parallel is also <i>independent of the number of processors</i>, whereas Gustafson's law assumes that the total amount of work to be done in parallel <i>varies linearly with the number of processors</i>.\n</p>\n<h3><span class=\"mw-headline\" id=\"Dependencies\">Dependencies</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=3\" title=\"Edit section: Dependencies\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<p>Understanding <a href=\"/wiki/Data_dependency\" title=\"Data dependency\">data dependencies</a> is fundamental in implementing <a href=\"/wiki/Parallel_algorithm\" title=\"Parallel algorithm\">parallel algorithms</a>. No program can run more quickly than the longest chain of dependent calculations (known as the <a href=\"/wiki/Critical_path_method\" title=\"Critical path method\">critical path</a>), since calculations that depend upon prior calculations in the chain must be executed in order. However, most algorithms do not consist of just a long chain of dependent calculations; there are usually opportunities to execute independent calculations in parallel.\n</p><p>Let <i>P</i><sub><i>i</i></sub> and <i>P</i><sub><i>j</i></sub> be two program segments. Bernstein's conditions<sup class=\"reference\" id=\"cite_ref-19\"><a href=\"#cite_note-19\">[19]</a></sup> describe when the two are independent and can be executed in parallel. For <i>P</i><sub><i>i</i></sub>, let <i>I</i><sub><i>i</i></sub> be all of the input variables and <i>O</i><sub><i>i</i></sub> the output variables, and likewise for <i>P</i><sub><i>j</i></sub>. <i>P</i><sub><i>i</i></sub> and <i>P</i><sub><i>j</i></sub> are independent if they satisfy\n</p>\n<dl><dd><span class=\"mwe-math-element\"><span class=\"mwe-math-mathml-inline mwe-math-mathml-a11y\" style=\"display: none;\"><math alttext=\"{\\displaystyle I_{j}\\cap O_{i}=\\varnothing ,}\" xmlns=\"http://www.w3.org/1998/Math/MathML\">\n<semantics>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mstyle displaystyle=\"true\" scriptlevel=\"0\">\n<msub>\n<mi>I</mi>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mi>j</mi>\n</mrow>\n</msub>\n<mo>∩<!-- ∩ --></mo>\n<msub>\n<mi>O</mi>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mi>i</mi>\n</mrow>\n</msub>\n<mo>=</mo>\n<mi class=\"MJX-variant\">∅<!-- ∅ --></mi>\n<mo>,</mo>\n</mstyle>\n</mrow>\n<annotation encoding=\"application/x-tex\">{\\displaystyle I_{j}\\cap O_{i}=\\varnothing ,}</annotation>\n</semantics>\n</math></span><img alt=\"I_{j}\\cap O_{i}=\\varnothing ,\" aria-hidden=\"true\" class=\"mwe-math-fallback-image-inline\" src=\"https://wikimedia.org/api/rest_v1/media/math/render/svg/1d0dcfecb17d55baca48e4eaba2b2182f7fbc971\" style=\"vertical-align: -1.005ex; width:12.642ex; height:2.843ex;\"/></span></dd>\n<dd><span class=\"mwe-math-element\"><span class=\"mwe-math-mathml-inline mwe-math-mathml-a11y\" style=\"display: none;\"><math alttext=\"{\\displaystyle I_{i}\\cap O_{j}=\\varnothing ,}\" xmlns=\"http://www.w3.org/1998/Math/MathML\">\n<semantics>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mstyle displaystyle=\"true\" scriptlevel=\"0\">\n<msub>\n<mi>I</mi>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mi>i</mi>\n</mrow>\n</msub>\n<mo>∩<!-- ∩ --></mo>\n<msub>\n<mi>O</mi>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mi>j</mi>\n</mrow>\n</msub>\n<mo>=</mo>\n<mi class=\"MJX-variant\">∅<!-- ∅ --></mi>\n<mo>,</mo>\n</mstyle>\n</mrow>\n<annotation encoding=\"application/x-tex\">{\\displaystyle I_{i}\\cap O_{j}=\\varnothing ,}</annotation>\n</semantics>\n</math></span><img alt=\"I_{i}\\cap O_{j}=\\varnothing ,\" aria-hidden=\"true\" class=\"mwe-math-fallback-image-inline\" src=\"https://wikimedia.org/api/rest_v1/media/math/render/svg/e07eb3cfaf6b5930579d0616b7a5b93bd23ef216\" style=\"vertical-align: -1.005ex; width:12.642ex; height:2.843ex;\"/></span></dd>\n<dd><span class=\"mwe-math-element\"><span class=\"mwe-math-mathml-inline mwe-math-mathml-a11y\" style=\"display: none;\"><math alttext=\"{\\displaystyle O_{i}\\cap O_{j}=\\varnothing .}\" xmlns=\"http://www.w3.org/1998/Math/MathML\">\n<semantics>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mstyle displaystyle=\"true\" scriptlevel=\"0\">\n<msub>\n<mi>O</mi>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mi>i</mi>\n</mrow>\n</msub>\n<mo>∩<!-- ∩ --></mo>\n<msub>\n<mi>O</mi>\n<mrow class=\"MJX-TeXAtom-ORD\">\n<mi>j</mi>\n</mrow>\n</msub>\n<mo>=</mo>\n<mi class=\"MJX-variant\">∅<!-- ∅ --></mi>\n<mo>.</mo>\n</mstyle>\n</mrow>\n<annotation encoding=\"application/x-tex\">{\\displaystyle O_{i}\\cap O_{j}=\\varnothing .}</annotation>\n</semantics>\n</math></span><img alt=\"O_{i}\\cap O_{j}=\\varnothing .\" aria-hidden=\"true\" class=\"mwe-math-fallback-image-inline\" src=\"https://wikimedia.org/api/rest_v1/media/math/render/svg/8f88a5f909aa03587600d57e1475bc51419bfaeb\" style=\"vertical-align: -1.005ex; width:13.392ex; height:2.843ex;\"/></span></dd></dl>\n<p>Violation of the first condition introduces a flow dependency, corresponding to the first segment producing a result used by the second segment. The second condition represents an anti-dependency, when the second segment produces a variable needed by the first segment. The third and final condition represents an output dependency: when two segments write to the same location, the result comes from the logically last executed segment.<sup class=\"reference\" id=\"cite_ref-20\"><a href=\"#cite_note-20\">[20]</a></sup>\n</p><p>Consider the following functions, which demonstrate several kinds of dependencies:\n</p>\n<pre>1: function Dep(a, b)\n2: c := a * b\n3: d := 3 * c\n4: end function\n</pre>\n<p>In this example, instruction 3 cannot be executed before (or even in parallel with) instruction 2, because instruction 3 uses a result from instruction 2. It violates condition 1, and thus introduces a flow dependency.\n</p>\n<pre>1: function NoDep(a, b)\n2: c := a * b\n3: d := 3 * b\n4: e := a + b\n5: end function\n</pre>\n<p>In this example, there are no dependencies between the instructions, so they can all be run in parallel.\n</p><p>Bernstein's conditions do not allow memory to be shared between different processes. For that, some means of enforcing an ordering between accesses is necessary, such as <a href=\"/wiki/Semaphore_(programming)\" title=\"Semaphore (programming)\">semaphores</a>, <a href=\"/wiki/Barrier_(computer_science)\" title=\"Barrier (computer science)\">barriers</a> or some other <a href=\"/wiki/Synchronization_(computer_science)\" title=\"Synchronization (computer science)\">synchronization method</a>.\n</p>\n<h3><span id=\"Race_conditions.2C_mutual_exclusion.2C_synchronization.2C_and_parallel_slowdown\"></span><span class=\"mw-headline\" id=\"Race_conditions,_mutual_exclusion,_synchronization,_and_parallel_slowdown\">Race conditions, mutual exclusion, synchronization, and parallel slowdown</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=4\" title=\"Edit section: Race conditions, mutual exclusion, synchronization, and parallel slowdown\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<p>Subtasks in a parallel program are often called <a href=\"/wiki/Thread_(computing)\" title=\"Thread (computing)\">threads</a>. Some parallel computer architectures use smaller, lightweight versions of threads known as <a href=\"/wiki/Fiber_(computer_science)\" title=\"Fiber (computer science)\">fibers</a>, while others use bigger versions known as <a href=\"/wiki/Process_(computing)\" title=\"Process (computing)\">processes</a>. However, \"threads\" is generally accepted as a generic term for subtasks.<sup class=\"reference\" id=\"cite_ref-21\"><a href=\"#cite_note-21\">[21]</a></sup> Threads will often need <a href=\"/wiki/Synchronization_(computer_science)\" title=\"Synchronization (computer science)\">synchronized</a> access to an <a href=\"/wiki/Object_(computer_science)\" title=\"Object (computer science)\">object</a> or other <a href=\"/wiki/Resource_management_(computing)\" title=\"Resource management (computing)\">resource</a>, for example when they must update a <a class=\"mw-redirect\" href=\"/wiki/Variable_(programming)\" title=\"Variable (programming)\">variable</a> that is shared between them. Without synchronization, the instructions between the two threads may be interleaved in any order. For example, consider the following program:\n</p>\n<table class=\"wikitable\">\n<tbody><tr>\n<td>Thread A\n</td>\n<td>Thread B\n</td></tr>\n<tr>\n<td>1A: Read variable V\n</td>\n<td>1B: Read variable V\n</td></tr>\n<tr>\n<td>2A: Add 1 to variable V\n</td>\n<td>2B: Add 1 to variable V\n</td></tr>\n<tr>\n<td>3A: Write back to variable V\n</td>\n<td>3B: Write back to variable V\n</td></tr></tbody></table>\n<p>If instruction 1B is executed between 1A and 3A, or if instruction 1A is executed between 1B and 3B, the program will produce incorrect data. This is known as a <a href=\"/wiki/Race_condition\" title=\"Race condition\">race condition</a>. The programmer must use a <a href=\"/wiki/Lock_(computer_science)\" title=\"Lock (computer science)\">lock</a> to provide <a href=\"/wiki/Mutual_exclusion\" title=\"Mutual exclusion\">mutual exclusion</a>. A lock is a programming language construct that allows one thread to take control of a variable and prevent other threads from reading or writing it, until that variable is unlocked. The thread holding the lock is free to execute its <a href=\"/wiki/Critical_section\" title=\"Critical section\">critical section</a> (the section of a program that requires exclusive access to some variable), and to unlock the data when it is finished. Therefore, to guarantee correct program execution, the above program can be rewritten to use locks:\n</p>\n<table class=\"wikitable\">\n<tbody><tr>\n<td>Thread A\n</td>\n<td>Thread B\n</td></tr>\n<tr>\n<td>1A: Lock variable V\n</td>\n<td>1B: Lock variable V\n</td></tr>\n<tr>\n<td>2A: Read variable V\n</td>\n<td>2B: Read variable V\n</td></tr>\n<tr>\n<td>3A: Add 1 to variable V\n</td>\n<td>3B: Add 1 to variable V\n</td></tr>\n<tr>\n<td>4A: Write back to variable V\n</td>\n<td>4B: Write back to variable V\n</td></tr>\n<tr>\n<td>5A: Unlock variable V\n</td>\n<td>5B: Unlock variable V\n</td></tr></tbody></table>\n<p>One thread will successfully lock variable V, while the other thread will be <a href=\"/wiki/Software_lockout\" title=\"Software lockout\">locked out</a>—unable to proceed until V is unlocked again. This guarantees correct execution of the program. Locks may be necessary to ensure correct program execution when threads must serialize access to resources, but their use can greatly slow a program and may affect its <a href=\"/wiki/Software_quality#Reliability\" title=\"Software quality\">reliability</a>.<sup class=\"reference\" id=\"cite_ref-22\"><a href=\"#cite_note-22\">[22]</a></sup>\n</p><p>Locking multiple variables using <a class=\"mw-redirect\" href=\"/wiki/Atomic_operation\" title=\"Atomic operation\">non-atomic</a> locks introduces the possibility of program <a href=\"/wiki/Deadlock\" title=\"Deadlock\">deadlock</a>. An <a class=\"mw-redirect\" href=\"/wiki/Atomic_lock\" title=\"Atomic lock\">atomic lock</a> locks multiple variables all at once. If it cannot lock all of them, it does not lock any of them. If two threads each need to lock the same two variables using non-atomic locks, it is possible that one thread will lock one of them and the second thread will lock the second variable. In such a case, neither thread can complete, and deadlock results.<sup class=\"reference\" id=\"cite_ref-23\"><a href=\"#cite_note-23\">[23]</a></sup>\n</p><p>Many parallel programs require that their subtasks <a href=\"/wiki/Synchronization_(computer_science)\" title=\"Synchronization (computer science)\">act in synchrony</a>. This requires the use of a <a href=\"/wiki/Barrier_(computer_science)\" title=\"Barrier (computer science)\">barrier</a>. Barriers are typically implemented using a lock or a <a href=\"/wiki/Semaphore_(programming)\" title=\"Semaphore (programming)\">semaphore</a>.<sup class=\"reference\" id=\"cite_ref-24\"><a href=\"#cite_note-24\">[24]</a></sup> One class of algorithms, known as <a class=\"mw-redirect\" href=\"/wiki/Lock-free_and_wait-free_algorithms\" title=\"Lock-free and wait-free algorithms\">lock-free and wait-free algorithms</a>, altogether avoids the use of locks and barriers. However, this approach is generally difficult to implement and requires correctly designed data structures.<sup class=\"reference\" id=\"cite_ref-25\"><a href=\"#cite_note-25\">[25]</a></sup>\n</p><p>Not all parallelization results in speed-up. Generally, as a task is split up into more and more threads, those threads spend an ever-increasing portion of their time communicating with each other or waiting on each other for access to resources.<sup class=\"reference\" id=\"cite_ref-26\"><a href=\"#cite_note-26\">[26]</a></sup><sup class=\"reference\" id=\"cite_ref-27\"><a href=\"#cite_note-27\">[27]</a></sup> Once the overhead from resource contention or communication dominates the time spent on other computation, further parallelization (that is, splitting the workload over even more threads) increases rather than decreases the amount of time required to finish. This problem, known as <a href=\"/wiki/Parallel_slowdown\" title=\"Parallel slowdown\">parallel slowdown</a>,<sup class=\"reference\" id=\"cite_ref-28\"><a href=\"#cite_note-28\">[28]</a></sup> can be improved in some cases by software analysis and redesign.<sup class=\"reference\" id=\"cite_ref-29\"><a href=\"#cite_note-29\">[29]</a></sup>\n</p>\n<h3><span id=\"Fine-grained.2C_coarse-grained.2C_and_embarrassing_parallelism\"></span><span class=\"mw-headline\" id=\"Fine-grained,_coarse-grained,_and_embarrassing_parallelism\">Fine-grained, coarse-grained, and embarrassing parallelism</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=5\" title=\"Edit section: Fine-grained, coarse-grained, and embarrassing parallelism\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<p>Applications are often classified according to how often their subtasks need to synchronize or communicate with each other. An application exhibits fine-grained parallelism if its subtasks must communicate many times per second; it exhibits coarse-grained parallelism if they do not communicate many times per second, and it exhibits <a href=\"/wiki/Embarrassingly_parallel\" title=\"Embarrassingly parallel\">embarrassing parallelism</a> if they rarely or never have to communicate. Embarrassingly parallel applications are considered the easiest to parallelize.\n</p>\n<h3><span class=\"mw-headline\" id=\"Consistency_models\">Consistency models</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=6\" title=\"Edit section: Consistency models\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Consistency_model\" title=\"Consistency model\">Consistency model</a></div>\n<p>Parallel programming languages and parallel computers must have a <a href=\"/wiki/Consistency_model\" title=\"Consistency model\">consistency model</a> (also known as a memory model). The consistency model defines rules for how operations on <a href=\"/wiki/Computer_data_storage\" title=\"Computer data storage\">computer memory</a> occur and how results are produced.\n</p><p>One of the first consistency models was <a href=\"/wiki/Leslie_Lamport\" title=\"Leslie Lamport\">Leslie Lamport</a>'s <a href=\"/wiki/Sequential_consistency\" title=\"Sequential consistency\">sequential consistency</a> model. Sequential consistency is the property of a parallel program that its parallel execution produces the same results as a sequential program. Specifically, a program is sequentially consistent if \"the results of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program\".<sup class=\"reference\" id=\"cite_ref-30\"><a href=\"#cite_note-30\">[30]</a></sup>\n</p><p><a href=\"/wiki/Software_transactional_memory\" title=\"Software transactional memory\">Software transactional memory</a> is a common type of consistency model. Software transactional memory borrows from <a class=\"mw-redirect\" href=\"/wiki/Database_management_system\" title=\"Database management system\">database theory</a> the concept of <a href=\"/wiki/Atomic_commit\" title=\"Atomic commit\">atomic transactions</a> and applies them to memory accesses.\n</p><p>Mathematically, these models can be represented in several ways. Introduced in 1962, <a href=\"/wiki/Petri_net\" title=\"Petri net\">Petri nets</a> were an early attempt to codify the rules of consistency models. Dataflow theory later built upon these, and <a href=\"/wiki/Dataflow_architecture\" title=\"Dataflow architecture\">Dataflow architectures</a> were created to physically implement the ideas of dataflow theory. Beginning in the late 1970s, <a class=\"mw-redirect\" href=\"/wiki/Process_calculi\" title=\"Process calculi\">process calculi</a> such as <a class=\"mw-redirect\" href=\"/wiki/Calculus_of_Communicating_Systems\" title=\"Calculus of Communicating Systems\">Calculus of Communicating Systems</a> and <a class=\"mw-redirect\" href=\"/wiki/Communicating_Sequential_Processes\" title=\"Communicating Sequential Processes\">Communicating Sequential Processes</a> were developed to permit algebraic reasoning about systems composed of interacting components. More recent additions to the process calculus family, such as the <a class=\"mw-redirect\" href=\"/wiki/Pi_calculus\" title=\"Pi calculus\">π-calculus</a>, have added the capability for reasoning about dynamic topologies. Logics such as Lamport's <a href=\"/wiki/Temporal_logic_of_actions\" title=\"Temporal logic of actions\">TLA+</a>, and mathematical models such as <a href=\"/wiki/Trace_theory\" title=\"Trace theory\">traces</a> and <a href=\"/wiki/Actor_model_theory\" title=\"Actor model theory\">Actor event diagrams</a>, have also been developed to describe the behavior of concurrent systems.\n</p>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">See also: <a href=\"/wiki/Relaxed_sequential\" title=\"Relaxed sequential\">Relaxed sequential</a></div>\n<h3><span id=\"Flynn.27s_taxonomy\"></span><span class=\"mw-headline\" id=\"Flynn's_taxonomy\">Flynn's taxonomy</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=7\" title=\"Edit section: Flynn's taxonomy\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<p><a href=\"/wiki/Michael_J._Flynn\" title=\"Michael J. Flynn\">Michael J. Flynn</a> created one of the earliest classification systems for parallel (and sequential) computers and programs, now known as <a href=\"/wiki/Flynn%27s_taxonomy\" title=\"Flynn's taxonomy\">Flynn's taxonomy</a>. Flynn classified programs and computers by whether they were operating using a single set or multiple sets of instructions, and whether or not those instructions were using a single set or multiple sets of data.\n</p>\n<style data-mw-deduplicate=\"TemplateStyles:r1013635363\">.mw-parser-output .sidebar{width:22em;float:right;clear:right;margin:0.5em 0 1em 1em;background:#f8f9fa;border:1px solid #aaa;padding:0.2em;border-spacing:0.4em 0;text-align:center;line-height:1.4em;font-size:88%;display:table}body.skin-minerva .mw-parser-output .sidebar{display:table!important;float:right!important;margin:0.5em 0 1em 1em!important}.mw-parser-output .sidebar a{white-space:nowrap}.mw-parser-output .sidebar-wraplinks a{white-space:normal}.mw-parser-output .sidebar-subgroup{width:100%;margin:0;border-spacing:0}.mw-parser-output .sidebar-left{float:left;clear:left;margin:0.5em 1em 1em 0}.mw-parser-output .sidebar-none{float:none;clear:both;margin:0.5em 1em 1em 0}.mw-parser-output .sidebar-outer-title{padding-bottom:0.2em;font-size:125%;line-height:1.2em;font-weight:bold}.mw-parser-output .sidebar-top-image{padding:0.4em 0}.mw-parser-output .sidebar-top-caption,.mw-parser-output .sidebar-pretitle-with-top-image,.mw-parser-output .sidebar-caption{padding-top:0.2em;line-height:1.2em}.mw-parser-output .sidebar-pretitle{padding-top:0.4em;line-height:1.2em}.mw-parser-output .sidebar-title,.mw-parser-output .sidebar-title-with-pretitle{padding:0.2em 0.4em;font-size:145%;line-height:1.2em}.mw-parser-output .sidebar-title-with-pretitle{padding-top:0}.mw-parser-output .sidebar-image{padding:0.2em 0 0.4em}.mw-parser-output .sidebar-heading{padding:0.1em}.mw-parser-output .sidebar-content{padding:0 0.1em 0.4em}.mw-parser-output .sidebar-content-with-subgroup{padding:0.1em 0 0.2em}.mw-parser-output .sidebar-above,.mw-parser-output .sidebar-below{padding:0.3em 0.4em;font-weight:bold}.mw-parser-output .sidebar-collapse .sidebar-above,.mw-parser-output .sidebar-collapse .sidebar-below{border-top:1px solid #aaa;border-bottom:1px solid #aaa}.mw-parser-output .sidebar-navbar{text-align:right;font-size:115%}.mw-parser-output .sidebar-collapse .sidebar-navbar{padding-top:0.6em}.mw-parser-output .sidebar-list-title{text-align:left;font-weight:bold;line-height:1.6em;font-size:105%}.mw-parser-output .sidebar-list-title-c{text-align:center;margin:0 3.3em}@media(max-width:720px){body.mediawiki .mw-parser-output .sidebar{width:100%!important;clear:both;float:none!important;margin-left:0!important;margin-right:0!important}}</style><table class=\"sidebar nomobile hlist\"><tbody><tr><th class=\"sidebar-title\"><a href=\"/wiki/Flynn%27s_taxonomy\" title=\"Flynn's taxonomy\">Flynn's taxonomy</a></th></tr><tr><th class=\"sidebar-heading\">\nSingle data stream</th></tr><tr><td class=\"sidebar-content\">\n<ul><li><a href=\"/wiki/SISD\" title=\"SISD\">SISD</a></li>\n<li><a href=\"/wiki/MISD\" title=\"MISD\">MISD</a></li></ul></td>\n</tr><tr><th class=\"sidebar-heading\">\nMultiple data streams</th></tr><tr><td class=\"sidebar-content\">\n<ul><li><a href=\"/wiki/SIMD\" title=\"SIMD\">SIMD</a></li>\n<li><a href=\"/wiki/MIMD\" title=\"MIMD\">MIMD</a></li>\n<li><a href=\"/wiki/SPMD\" title=\"SPMD\">SPMD</a></li>\n<li><a class=\"mw-redirect\" href=\"/wiki/MPMD\" title=\"MPMD\">MPMD</a></li></ul></td>\n</tr></tbody></table>\n<p>The single-instruction-single-data (SISD) classification is equivalent to an entirely sequential program. The single-instruction-multiple-data (SIMD) classification is analogous to doing the same operation repeatedly over a large data set. This is commonly done in <a href=\"/wiki/Signal_processing\" title=\"Signal processing\">signal processing</a> applications. Multiple-instruction-single-data (MISD) is a rarely used classification. While computer architectures to deal with this were devised (such as <a href=\"/wiki/Systolic_array\" title=\"Systolic array\">systolic arrays</a>), few applications that fit this class materialized. Multiple-instruction-multiple-data (MIMD) programs are by far the most common type of parallel programs.\n</p><p>According to <a class=\"mw-redirect\" href=\"/wiki/David_A._Patterson_(scientist)\" title=\"David A. Patterson (scientist)\">David A. Patterson</a> and <a href=\"/wiki/John_L._Hennessy\" title=\"John L. Hennessy\">John L. Hennessy</a>, \"Some machines are hybrids of these categories, of course, but this classic model has survived because it is simple, easy to understand, and gives a good first approximation. It is also—perhaps because of its understandability—the most widely used scheme.\"<sup class=\"reference\" id=\"cite_ref-31\"><a href=\"#cite_note-31\">[31]</a></sup>\n</p>\n<h2><span class=\"mw-headline\" id=\"Types_of_parallelism\">Types of parallelism</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=8\" title=\"Edit section: Types of parallelism\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<h3><span class=\"mw-headline\" id=\"Bit-level_parallelism\">Bit-level parallelism</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=9\" title=\"Edit section: Bit-level parallelism\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Bit-level_parallelism\" title=\"Bit-level parallelism\">Bit-level parallelism</a></div>\n<p>From the advent of <a class=\"mw-redirect\" href=\"/wiki/Very-large-scale_integration\" title=\"Very-large-scale integration\">very-large-scale integration</a> (VLSI) computer-chip fabrication technology in the 1970s until about 1986, speed-up in computer architecture was driven by doubling <a class=\"mw-redirect\" href=\"/wiki/Word_(data_type)\" title=\"Word (data type)\">computer word size</a>—the amount of information the processor can manipulate per cycle.<sup class=\"reference\" id=\"cite_ref-32\"><a href=\"#cite_note-32\">[32]</a></sup> Increasing the word size reduces the number of instructions the processor must execute to perform an operation on variables whose sizes are greater than the length of the word. For example, where an <a class=\"mw-redirect\" href=\"/wiki/8-bit\" title=\"8-bit\">8-bit</a> processor must add two <a class=\"mw-redirect\" href=\"/wiki/16-bit\" title=\"16-bit\">16-bit</a> <a href=\"/wiki/Integer\" title=\"Integer\">integers</a>, the processor must first add the 8 lower-order bits from each integer using the standard addition instruction, then add the 8 higher-order bits using an add-with-carry instruction and the <a class=\"mw-redirect\" href=\"/wiki/Carry_bit\" title=\"Carry bit\">carry bit</a> from the lower order addition; thus, an 8-bit processor requires two instructions to complete a single operation, where a 16-bit processor would be able to complete the operation with a single instruction.\n</p><p>Historically, <a class=\"mw-redirect\" href=\"/wiki/4-bit\" title=\"4-bit\">4-bit</a> microprocessors were replaced with 8-bit, then 16-bit, then 32-bit microprocessors. This trend generally came to an end with the introduction of 32-bit processors, which has been a standard in general-purpose computing for two decades. Not until the early 2000s, with the advent of <a href=\"/wiki/X86-64\" title=\"X86-64\">x86-64</a> architectures, did <a class=\"mw-redirect\" href=\"/wiki/64-bit\" title=\"64-bit\">64-bit</a> processors become commonplace.\n</p>\n<h3><span class=\"mw-headline\" id=\"Instruction-level_parallelism\">Instruction-level parallelism</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=10\" title=\"Edit section: Instruction-level parallelism\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Instruction-level_parallelism\" title=\"Instruction-level parallelism\">Instruction-level parallelism</a></div>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:302px;\"><a class=\"image\" href=\"/wiki/File:Nopipeline.png\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"157\" data-file-width=\"876\" decoding=\"async\" height=\"54\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/2/2c/Nopipeline.png/300px-Nopipeline.png\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/2/2c/Nopipeline.png/450px-Nopipeline.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2c/Nopipeline.png/600px-Nopipeline.png 2x\" width=\"300\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:Nopipeline.png\" title=\"Enlarge\"></a></div>A canonical processor without <a href=\"/wiki/Instruction_pipelining\" title=\"Instruction pipelining\">pipeline</a>. It takes five clock cycles to complete one instruction and thus the processor can issue subscalar performance (<span class=\"nowrap\">IPC = 0.2 &lt; 1</span>).</div></div></div>\n<p>A computer program is, in essence, a stream of instructions executed by a processor. Without instruction-level parallelism, a processor can only issue less than one <a href=\"/wiki/Instructions_per_cycle\" title=\"Instructions per cycle\">instruction per clock cycle</a> (<span class=\"nowrap\">IPC &lt; 1</span>). These processors are known as <i>subscalar</i> processors. These instructions can be <a href=\"/wiki/Out-of-order_execution\" title=\"Out-of-order execution\">re-ordered</a> and combined into groups which are then executed in parallel without changing the result of the program. This is known as instruction-level parallelism. Advances in instruction-level parallelism dominated computer architecture from the mid-1980s until the mid-1990s.<sup class=\"reference\" id=\"cite_ref-33\"><a href=\"#cite_note-33\">[33]</a></sup>\n</p>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:302px;\"><a class=\"image\" href=\"/wiki/File:Fivestagespipeline.png\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"282\" data-file-width=\"972\" decoding=\"async\" height=\"87\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Fivestagespipeline.png/300px-Fivestagespipeline.png\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Fivestagespipeline.png/450px-Fivestagespipeline.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/21/Fivestagespipeline.png/600px-Fivestagespipeline.png 2x\" width=\"300\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:Fivestagespipeline.png\" title=\"Enlarge\"></a></div>A canonical five-stage <a href=\"/wiki/Instruction_pipelining\" title=\"Instruction pipelining\">pipelined</a> processor. In the best case scenario, it takes one clock cycle to complete one instruction and thus the processor can issue scalar performance (<span class=\"nowrap\">IPC = 1</span>).</div></div></div>\n<p>All modern processors have multi-stage <a href=\"/wiki/Instruction_pipelining\" title=\"Instruction pipelining\">instruction pipelines</a>. Each stage in the pipeline corresponds to a different action the processor performs on that instruction in that stage; a processor with an <i>N</i>-stage pipeline can have up to <i>N</i> different instructions at different stages of completion and thus can issue one instruction per clock cycle (<span class=\"nowrap\">IPC = 1</span>). These processors are known as <i>scalar</i> processors. The canonical example of a pipelined processor is a <a class=\"mw-redirect\" href=\"/wiki/Reduced_Instruction_Set_Computer\" title=\"Reduced Instruction Set Computer\">RISC</a> processor, with five stages: instruction fetch (IF), instruction decode (ID), execute (EX), memory access (MEM), and register write back (WB). The <a href=\"/wiki/Pentium_4\" title=\"Pentium 4\">Pentium 4</a> processor had a 35-stage pipeline.<sup class=\"reference\" id=\"cite_ref-34\"><a href=\"#cite_note-34\">[34]</a></sup>\n</p>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:302px;\"><a class=\"image\" href=\"/wiki/File:Superscalarpipeline.svg\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"571\" data-file-width=\"978\" decoding=\"async\" height=\"175\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/4/46/Superscalarpipeline.svg/300px-Superscalarpipeline.svg.png\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/4/46/Superscalarpipeline.svg/450px-Superscalarpipeline.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/46/Superscalarpipeline.svg/600px-Superscalarpipeline.svg.png 2x\" width=\"300\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:Superscalarpipeline.svg\" title=\"Enlarge\"></a></div>A canonical five-stage <a href=\"/wiki/Instruction_pipelining\" title=\"Instruction pipelining\">pipelined</a> processor with two execution units. In the best case scenario, it takes one clock cycle to complete two instructions and thus the processor can issue superscalar performance (<span class=\"nowrap\">IPC = 2 &gt; 1</span>).</div></div></div>\n<p>Most modern processors also have multiple <a href=\"/wiki/Execution_unit\" title=\"Execution unit\">execution units</a>. They usually combine this feature with pipelining and thus can issue more than one instruction per clock cycle (<span class=\"nowrap\">IPC &gt; 1</span>). These processors are known as <i><a class=\"mw-redirect\" href=\"/wiki/Superscalar\" title=\"Superscalar\">superscalar</a></i> processors. Superscalar processors differ from <a href=\"/wiki/Multi-core_processor\" title=\"Multi-core processor\">multi-core processors</a> in that the several execution units are not entire processors (i.e. processing units). Instructions can be grouped together only if there is no <a href=\"/wiki/Data_dependency\" title=\"Data dependency\">data dependency</a> between them. <a href=\"/wiki/Scoreboarding\" title=\"Scoreboarding\">Scoreboarding</a> and the <a href=\"/wiki/Tomasulo_algorithm\" title=\"Tomasulo algorithm\">Tomasulo algorithm</a> (which is similar to scoreboarding but makes use of <a href=\"/wiki/Register_renaming\" title=\"Register renaming\">register renaming</a>) are two of the most common techniques for implementing out-of-order execution and instruction-level parallelism.\n</p>\n<h3><span class=\"mw-headline\" id=\"Task_parallelism\">Task parallelism</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=11\" title=\"Edit section: Task parallelism\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Task_parallelism\" title=\"Task parallelism\">Task parallelism</a></div>\n<p>Task parallelisms is the characteristic of a parallel program that \"entirely different calculations can be performed on either the same or different sets of data\".<sup class=\"reference\" id=\"cite_ref-Culler124_35-0\"><a href=\"#cite_note-Culler124-35\">[35]</a></sup> This contrasts with data parallelism, where the same calculation is performed on the same or different sets of data. Task parallelism involves the decomposition of a task into sub-tasks and then allocating each sub-task to a processor for execution. The processors would then execute these sub-tasks concurrently and often cooperatively. Task parallelism does not usually scale with the size of a problem.<sup class=\"reference\" id=\"cite_ref-Culler125_36-0\"><a href=\"#cite_note-Culler125-36\">[36]</a></sup>\n</p>\n<h3><span class=\"mw-headline\" id=\"Superword_level_parallelism\">Superword level parallelism</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=12\" title=\"Edit section: Superword level parallelism\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<p>Superword level parallelism is a <a href=\"/wiki/Automatic_vectorization\" title=\"Automatic vectorization\">vectorization</a> technique based on <a class=\"mw-redirect\" href=\"/wiki/Loop_unwinding\" title=\"Loop unwinding\">loop unrolling</a> and basic block vectorization. It is distinct from loop vectorization algorithms in that it can exploit <a class=\"mw-redirect\" href=\"/wiki/Parallelism_(computing)\" title=\"Parallelism (computing)\">parallelism</a> of <a class=\"mw-redirect\" href=\"/wiki/Inline_code\" title=\"Inline code\">inline code</a>, such as manipulating coordinates, color channels or in loops unrolled by hand.<sup class=\"reference\" id=\"cite_ref-37\"><a href=\"#cite_note-37\">[37]</a></sup>\n</p>\n<h2><span class=\"mw-headline\" id=\"Hardware\">Hardware</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=13\" title=\"Edit section: Hardware\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<h3><span class=\"mw-headline\" id=\"Memory_and_communication\">Memory and communication</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=14\" title=\"Edit section: Memory and communication\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<p>Main memory in a parallel computer is either <a class=\"mw-redirect\" href=\"/wiki/Shared_memory_(interprocess_communication)\" title=\"Shared memory (interprocess communication)\">shared memory</a> (shared between all processing elements in a single <a href=\"/wiki/Address_space\" title=\"Address space\">address space</a>), or <a href=\"/wiki/Distributed_memory\" title=\"Distributed memory\">distributed memory</a> (in which each processing element has its own local address space).<sup class=\"reference\" id=\"cite_ref-PH713_38-0\"><a href=\"#cite_note-PH713-38\">[38]</a></sup> Distributed memory refers to the fact that the memory is logically distributed, but often implies that it is physically distributed as well. <a href=\"/wiki/Distributed_shared_memory\" title=\"Distributed shared memory\">Distributed shared memory</a> and <a href=\"/wiki/Memory_virtualization\" title=\"Memory virtualization\">memory virtualization</a> combine the two approaches, where the processing element has its own local memory and access to the memory on non-local processors. Accesses to local memory are typically faster than accesses to non-local memory. On the <a class=\"mw-redirect\" href=\"/wiki/Supercomputers\" title=\"Supercomputers\">supercomputers</a>, distributed shared memory space can be implemented using the programming model such as <a href=\"/wiki/Partitioned_global_address_space\" title=\"Partitioned global address space\">PGAS</a>.  This model allows processes on one compute node to transparently access the remote memory of another compute node. All compute nodes are also connected to an external shared memory system via high-speed interconnect, such as <a class=\"mw-redirect\" href=\"/wiki/Infiniband\" title=\"Infiniband\">Infiniband</a>, this external shared memory system is known as <a href=\"/wiki/Burst_buffer\" title=\"Burst buffer\">burst buffer</a>, which is typically built from arrays of <a href=\"/wiki/Non-volatile_memory\" title=\"Non-volatile memory\">non-volatile memory</a> physically distributed across multiple I/O nodes.\n</p>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:402px;\"><a class=\"image\" href=\"/wiki/File:Numa.svg\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"225\" data-file-width=\"569\" decoding=\"async\" height=\"158\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/7/7b/Numa.svg/400px-Numa.svg.png\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/7/7b/Numa.svg/600px-Numa.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/7/7b/Numa.svg/800px-Numa.svg.png 2x\" width=\"400\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:Numa.svg\" title=\"Enlarge\"></a></div>A logical view of a <a href=\"/wiki/Non-uniform_memory_access\" title=\"Non-uniform memory access\">non-uniform memory access</a> (NUMA) architecture. Processors in one directory can access that directory's memory with less latency than they can access memory in the other directory's memory.</div></div></div>\n<p>Computer architectures in which each element of main memory can be accessed with equal <a href=\"/wiki/Memory_latency\" title=\"Memory latency\">latency</a> and <a href=\"/wiki/Bandwidth_(computing)\" title=\"Bandwidth (computing)\">bandwidth</a> are known as <a href=\"/wiki/Uniform_memory_access\" title=\"Uniform memory access\">uniform memory access</a> (UMA) systems. Typically, that can be achieved only by a <a class=\"mw-redirect\" href=\"/wiki/Shared_memory_(interprocess_communication)\" title=\"Shared memory (interprocess communication)\">shared memory</a> system, in which the memory is not physically distributed. A system that does not have this property is known as a <a href=\"/wiki/Non-uniform_memory_access\" title=\"Non-uniform memory access\">non-uniform memory access</a> (NUMA) architecture. Distributed memory systems have non-uniform memory access.\n</p><p>Computer systems make use of <a href=\"/wiki/CPU_cache\" title=\"CPU cache\">caches</a>—small and fast memories located close to the processor which store temporary copies of memory values (nearby in both the physical and logical sense). Parallel computer systems have difficulties with caches that may store the same value in more than one location, with the possibility of incorrect program execution. These computers require a <a class=\"mw-redirect\" href=\"/wiki/Cache_coherency\" title=\"Cache coherency\">cache coherency</a> system, which keeps track of cached values and strategically purges them, thus ensuring correct program execution. <a class=\"mw-redirect\" href=\"/wiki/Bus_sniffing\" title=\"Bus sniffing\">Bus snooping</a> is one of the most common methods for keeping track of which values are being accessed (and thus should be purged). Designing large, high-performance cache coherence systems is a very difficult problem in computer architecture. As a result, shared memory computer architectures do not scale as well as distributed memory systems do.<sup class=\"reference\" id=\"cite_ref-PH713_38-1\"><a href=\"#cite_note-PH713-38\">[38]</a></sup>\n</p><p>Processor–processor and processor–memory communication can be implemented in hardware in several ways, including via shared (either multiported or <a href=\"/wiki/Multiplexing\" title=\"Multiplexing\">multiplexed</a>) memory, a <a href=\"/wiki/Crossbar_switch\" title=\"Crossbar switch\">crossbar switch</a>, a shared <a href=\"/wiki/Bus_(computing)\" title=\"Bus (computing)\">bus</a> or an interconnect network of a myriad of <a href=\"/wiki/Network_topology\" title=\"Network topology\">topologies</a> including <a href=\"/wiki/Star_network\" title=\"Star network\">star</a>, <a href=\"/wiki/Ring_network\" title=\"Ring network\">ring</a>, <a href=\"/wiki/Tree_(graph_theory)\" title=\"Tree (graph theory)\">tree</a>, <a href=\"/wiki/Hypercube_graph\" title=\"Hypercube graph\">hypercube</a>, fat hypercube (a hypercube with more than one processor at a node), or <a href=\"/wiki/Mesh_networking\" title=\"Mesh networking\">n-dimensional mesh</a>.\n</p><p>Parallel computers based on interconnected networks need to have some kind of <a href=\"/wiki/Routing\" title=\"Routing\">routing</a> to enable the passing of messages between nodes that are not directly connected. The medium used for communication between the processors is likely to be hierarchical in large multiprocessor machines.\n</p>\n<h3><span class=\"mw-headline\" id=\"Classes_of_parallel_computers\">Classes of parallel computers</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=15\" title=\"Edit section: Classes of parallel computers\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<p>Parallel computers can be roughly classified according to the level at which the hardware supports parallelism. This classification is broadly analogous to the distance between basic computing nodes. These are not mutually exclusive; for example, clusters of symmetric multiprocessors are relatively common.\n</p>\n<h4><span class=\"mw-headline\" id=\"Multi-core_computing\">Multi-core computing</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=16\" title=\"Edit section: Multi-core computing\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h4>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Multi-core_processor\" title=\"Multi-core processor\">Multi-core processor</a></div>\n<p>A multi-core processor is a processor that includes multiple <a href=\"/wiki/Central_processing_unit\" title=\"Central processing unit\">processing units</a> (called \"cores\") on the same chip. This processor differs from a <a class=\"mw-redirect\" href=\"/wiki/Superscalar\" title=\"Superscalar\">superscalar</a> processor, which includes multiple <a href=\"/wiki/Execution_unit\" title=\"Execution unit\">execution units</a> and can issue multiple instructions per clock cycle from one instruction stream (thread); in contrast, a multi-core processor can issue multiple instructions per clock cycle from multiple instruction streams. <a href=\"/wiki/IBM\" title=\"IBM\">IBM</a>'s <a href=\"/wiki/Cell_(microprocessor)\" title=\"Cell (microprocessor)\">Cell microprocessor</a>, designed for use in the <a href=\"/wiki/Sony\" title=\"Sony\">Sony</a> <a href=\"/wiki/PlayStation_3\" title=\"PlayStation 3\">PlayStation 3</a>, is a prominent multi-core processor. Each core in a multi-core processor can potentially be superscalar as well—that is, on every clock cycle, each core can issue multiple instructions from one thread.\n</p><p><a href=\"/wiki/Simultaneous_multithreading\" title=\"Simultaneous multithreading\">Simultaneous multithreading</a>  (of which Intel's <a class=\"mw-redirect\" href=\"/wiki/Hyper-Threading\" title=\"Hyper-Threading\">Hyper-Threading</a> is the best known) was an early form of pseudo-multi-coreism. A processor capable of concurrent multithreading includes multiple execution units in the same processing unit—that is it has a superscalar architecture—and can issue multiple instructions per clock cycle from <i>multiple</i> threads. <a href=\"/wiki/Temporal_multithreading\" title=\"Temporal multithreading\">Temporal multithreading</a> on the other hand includes a single execution unit in the same processing unit and can issue one instruction at a time from <i>multiple</i> threads.\n</p>\n<h4><span class=\"mw-headline\" id=\"Symmetric_multiprocessing\">Symmetric multiprocessing</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=17\" title=\"Edit section: Symmetric multiprocessing\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h4>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Symmetric_multiprocessing\" title=\"Symmetric multiprocessing\">Symmetric multiprocessing</a></div>\n<p>A symmetric multiprocessor (SMP) is a computer system with multiple identical processors that share memory and connect via a <a href=\"/wiki/Bus_(computing)\" title=\"Bus (computing)\">bus</a>.<sup class=\"reference\" id=\"cite_ref-HP549_39-0\"><a href=\"#cite_note-HP549-39\">[39]</a></sup> <a href=\"/wiki/Bus_contention\" title=\"Bus contention\">Bus contention</a> prevents bus architectures from scaling. As a result, SMPs generally do not comprise more than 32 processors.<sup class=\"reference\" id=\"cite_ref-40\"><a href=\"#cite_note-40\">[40]</a></sup> Because of the small size of the processors and the significant reduction in the requirements for bus bandwidth achieved by large caches, such symmetric multiprocessors are extremely cost-effective, provided that a sufficient amount of memory bandwidth exists.<sup class=\"reference\" id=\"cite_ref-HP549_39-1\"><a href=\"#cite_note-HP549-39\">[39]</a></sup>\n</p>\n<h4><span class=\"mw-headline\" id=\"Distributed_computing\">Distributed computing</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=18\" title=\"Edit section: Distributed computing\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h4>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Distributed_computing\" title=\"Distributed computing\">Distributed computing</a></div>\n<p>A distributed computer (also known as a distributed memory multiprocessor) is a distributed memory computer system in which the processing elements are connected by a network. Distributed computers are highly scalable. The terms \"<a href=\"/wiki/Concurrent_computing\" title=\"Concurrent computing\">concurrent computing</a>\", \"parallel computing\", and \"distributed computing\" have a lot of overlap, and no clear distinction exists between them.<sup class=\"reference\" id=\"cite_ref-41\"><a href=\"#cite_note-41\">[41]</a></sup> The same system may be characterized both as \"parallel\" and \"distributed\"; the processors in a typical distributed system run concurrently in parallel.<sup class=\"reference\" id=\"cite_ref-42\"><a href=\"#cite_note-42\">[42]</a></sup>\n</p>\n<h5><span class=\"mw-headline\" id=\"Cluster_computing\">Cluster computing</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=19\" title=\"Edit section: Cluster computing\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h5>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Computer_cluster\" title=\"Computer cluster\">Computer cluster</a></div>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:172px;\"><a class=\"image\" href=\"/wiki/File:Beowulf.jpg\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"667\" data-file-width=\"500\" decoding=\"async\" height=\"227\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/8/8c/Beowulf.jpg/170px-Beowulf.jpg\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/8/8c/Beowulf.jpg/255px-Beowulf.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8c/Beowulf.jpg/340px-Beowulf.jpg 2x\" width=\"170\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:Beowulf.jpg\" title=\"Enlarge\"></a></div>A <a class=\"mw-redirect\" href=\"/wiki/Beowulf_(computing)\" title=\"Beowulf (computing)\">Beowulf cluster</a></div></div></div>\n<p>A cluster is a group of loosely coupled computers that work together closely, so that in some respects they can be regarded as a single computer.<sup class=\"reference\" id=\"cite_ref-43\"><a href=\"#cite_note-43\">[43]</a></sup> Clusters are composed of multiple standalone machines connected by a network. While machines in a cluster do not have to be symmetric, <a href=\"/wiki/Load_balancing_(computing)\" title=\"Load balancing (computing)\">load balancing</a> is more difficult if they are not. The most common type of cluster is the <a class=\"mw-redirect\" href=\"/wiki/Beowulf_(computing)\" title=\"Beowulf (computing)\">Beowulf cluster</a>, which is a cluster implemented on multiple identical <a href=\"/wiki/Commercial_off-the-shelf\" title=\"Commercial off-the-shelf\">commercial off-the-shelf</a> computers connected with a <a class=\"mw-redirect\" href=\"/wiki/TCP/IP\" title=\"TCP/IP\">TCP/IP</a> <a href=\"/wiki/Ethernet\" title=\"Ethernet\">Ethernet</a> <a href=\"/wiki/Local_area_network\" title=\"Local area network\">local area network</a>.<sup class=\"reference\" id=\"cite_ref-44\"><a href=\"#cite_note-44\">[44]</a></sup> Beowulf technology was originally developed by <a href=\"/wiki/Thomas_Sterling_(computing)\" title=\"Thomas Sterling (computing)\">Thomas Sterling</a> and <a href=\"/wiki/Donald_Becker\" title=\"Donald Becker\">Donald Becker</a>. 87% of all <a href=\"/wiki/TOP500\" title=\"TOP500\">Top500</a> supercomputers are clusters.<sup class=\"reference\" id=\"cite_ref-45\"><a href=\"#cite_note-45\">[45]</a></sup> The remaining are Massively Parallel Processors, explained below.\n</p><p>Because grid computing systems (described below) can easily handle embarrassingly parallel problems, modern clusters are typically designed to handle more difficult problems—problems that require nodes to share intermediate results with each other more often. This requires a high bandwidth and, more importantly, a low-<a href=\"/wiki/Latency_(engineering)\" title=\"Latency (engineering)\">latency</a> interconnection network. Many historic and current supercomputers use customized high-performance network hardware specifically designed for cluster computing, such as the Cray Gemini network.<sup class=\"reference\" id=\"cite_ref-46\"><a href=\"#cite_note-46\">[46]</a></sup> As of 2014, most current supercomputers use some off-the-shelf standard network hardware, often <a href=\"/wiki/Myrinet\" title=\"Myrinet\">Myrinet</a>, <a href=\"/wiki/InfiniBand\" title=\"InfiniBand\">InfiniBand</a>, or <a href=\"/wiki/Gigabit_Ethernet\" title=\"Gigabit Ethernet\">Gigabit Ethernet</a>.\n</p>\n<h5><span class=\"mw-headline\" id=\"Massively_parallel_computing\">Massively parallel computing</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=20\" title=\"Edit section: Massively parallel computing\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h5>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a class=\"mw-redirect\" href=\"/wiki/Massively_parallel_(computing)\" title=\"Massively parallel (computing)\">Massively parallel (computing)</a></div>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:172px;\"><a class=\"image\" href=\"/wiki/File:BlueGeneL_cabinet.jpg\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"1906\" data-file-width=\"1244\" decoding=\"async\" height=\"260\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/a/a7/BlueGeneL_cabinet.jpg/170px-BlueGeneL_cabinet.jpg\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/a/a7/BlueGeneL_cabinet.jpg/255px-BlueGeneL_cabinet.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/a7/BlueGeneL_cabinet.jpg/340px-BlueGeneL_cabinet.jpg 2x\" width=\"170\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:BlueGeneL_cabinet.jpg\" title=\"Enlarge\"></a></div>A cabinet from <a href=\"/wiki/IBM\" title=\"IBM\">IBM</a>'s <a class=\"mw-redirect\" href=\"/wiki/Blue_Gene\" title=\"Blue Gene\">Blue Gene/L</a> massively parallel <a href=\"/wiki/Supercomputer\" title=\"Supercomputer\">supercomputer</a></div></div></div>\n<p>A massively parallel processor (MPP) is a single computer with many networked processors. MPPs have many of the same characteristics as clusters, but MPPs have specialized interconnect networks (whereas clusters use commodity hardware for networking). MPPs also tend to be larger than clusters, typically having \"far more\" than 100 processors.<sup class=\"reference\" id=\"cite_ref-47\"><a href=\"#cite_note-47\">[47]</a></sup> In an MPP, \"each CPU contains its own memory and copy of the operating system and application. Each subsystem communicates with the others via a high-speed interconnect.\"<sup class=\"reference\" id=\"cite_ref-48\"><a href=\"#cite_note-48\">[48]</a></sup>\n</p><p><a href=\"/wiki/IBM\" title=\"IBM\">IBM</a>'s <a class=\"mw-redirect\" href=\"/wiki/Blue_Gene\" title=\"Blue Gene\">Blue Gene/L</a>, the fifth fastest <a href=\"/wiki/Supercomputer\" title=\"Supercomputer\">supercomputer</a> in the world according to the June 2009 <a href=\"/wiki/TOP500\" title=\"TOP500\">TOP500</a> ranking, is an MPP.\n</p>\n<h5><span class=\"mw-headline\" id=\"Grid_computing\">Grid computing</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=21\" title=\"Edit section: Grid computing\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h5>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Grid_computing\" title=\"Grid computing\">Grid computing</a></div>\n<p>Grid computing is the most distributed form of parallel computing. It makes use of computers communicating over the <a href=\"/wiki/Internet\" title=\"Internet\">Internet</a> to work on a given problem. Because of the low bandwidth and extremely high latency available on the Internet, distributed computing typically deals only with <a href=\"/wiki/Embarrassingly_parallel\" title=\"Embarrassingly parallel\">embarrassingly parallel</a> problems. <a href=\"/wiki/List_of_distributed_computing_projects\" title=\"List of distributed computing projects\">Many distributed computing applications</a> have been created, of which <a href=\"/wiki/SETI@home\" title=\"SETI@home\">SETI@home</a> and <a href=\"/wiki/Folding@home\" title=\"Folding@home\">Folding@home</a> are the best-known examples.<sup class=\"reference\" id=\"cite_ref-49\"><a href=\"#cite_note-49\">[49]</a></sup>\n</p><p>Most grid computing applications use <a href=\"/wiki/Middleware\" title=\"Middleware\">middleware</a> (software that sits between the operating system and the application to manage network resources and standardize the software interface). The most common distributed computing middleware is the <a href=\"/wiki/Berkeley_Open_Infrastructure_for_Network_Computing\" title=\"Berkeley Open Infrastructure for Network Computing\">Berkeley Open Infrastructure for Network Computing</a> (BOINC). Often, distributed computing software makes use of \"spare cycles\", performing computations at times when a computer is idling.\n</p>\n<h4><span class=\"mw-headline\" id=\"Specialized_parallel_computers\">Specialized parallel computers</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=22\" title=\"Edit section: Specialized parallel computers\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h4>\n<p>Within parallel computing, there are specialized parallel devices that remain niche areas of interest. While not <a class=\"mw-redirect\" href=\"/wiki/Domain-specific_programming_language\" title=\"Domain-specific programming language\">domain-specific</a>, they tend to be applicable to only a few classes of parallel problems.\n</p>\n<h5><span class=\"mw-headline\" id=\"Reconfigurable_computing_with_field-programmable_gate_arrays\">Reconfigurable computing with field-programmable gate arrays</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=23\" title=\"Edit section: Reconfigurable computing with field-programmable gate arrays\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h5>\n<p><a href=\"/wiki/Reconfigurable_computing\" title=\"Reconfigurable computing\">Reconfigurable computing</a> is the use of a <a href=\"/wiki/Field-programmable_gate_array\" title=\"Field-programmable gate array\">field-programmable gate array</a> (FPGA) as a co-processor to a general-purpose computer. An FPGA is, in essence, a computer chip that can rewire itself for a given task.\n</p><p>FPGAs can be programmed with <a href=\"/wiki/Hardware_description_language\" title=\"Hardware description language\">hardware description languages</a> such as <a href=\"/wiki/VHDL\" title=\"VHDL\">VHDL</a><sup class=\"reference\" id=\"cite_ref-50\"><a href=\"#cite_note-50\">[50]</a></sup> or <a href=\"/wiki/Verilog\" title=\"Verilog\">Verilog</a>.<sup class=\"reference\" id=\"cite_ref-51\"><a href=\"#cite_note-51\">[51]</a></sup> However, programming in these languages can be tedious. Several vendors have created <a href=\"/wiki/C_to_HDL\" title=\"C to HDL\">C to HDL</a> languages that attempt to emulate the syntax and semantics of the <a class=\"mw-redirect\" href=\"/wiki/C_programming_language\" title=\"C programming language\">C programming language</a>, with which most programmers are familiar. The best known C to HDL languages are <a href=\"/wiki/Mitrionics\" title=\"Mitrionics\">Mitrion-C</a>, <a href=\"/wiki/Impulse_C\" title=\"Impulse C\">Impulse C</a>, <a class=\"new\" href=\"/w/index.php?title=DIME-C&amp;action=edit&amp;redlink=1\" title=\"DIME-C (page does not exist)\">DIME-C</a>, and <a href=\"/wiki/Handel-C\" title=\"Handel-C\">Handel-C</a>. Specific subsets of <a href=\"/wiki/SystemC\" title=\"SystemC\">SystemC</a> based on C++ can also be used for this purpose.\n</p><p>AMD's decision to open its <a href=\"/wiki/HyperTransport\" title=\"HyperTransport\">HyperTransport</a> technology to third-party vendors has become the enabling technology for high-performance reconfigurable computing.<sup class=\"reference\" id=\"cite_ref-DAmour_52-0\"><a href=\"#cite_note-DAmour-52\">[52]</a></sup> According to Michael R. D'Amour, Chief Operating Officer of <a class=\"new\" href=\"/w/index.php?title=DRC_Computer_Corporation&amp;action=edit&amp;redlink=1\" title=\"DRC Computer Corporation (page does not exist)\">DRC Computer Corporation</a>, \"when we first walked into AMD, they called us 'the <a href=\"/wiki/CPU_socket\" title=\"CPU socket\">socket</a> stealers.' Now they call us their partners.\"<sup class=\"reference\" id=\"cite_ref-DAmour_52-1\"><a href=\"#cite_note-DAmour-52\">[52]</a></sup>\n</p>\n<h5><span id=\"General-purpose_computing_on_graphics_processing_units_.28GPGPU.29\"></span><span class=\"mw-headline\" id=\"General-purpose_computing_on_graphics_processing_units_(GPGPU)\">General-purpose computing on graphics processing units (GPGPU)</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=24\" title=\"Edit section: General-purpose computing on graphics processing units (GPGPU)\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h5>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a class=\"mw-redirect\" href=\"/wiki/GPGPU\" title=\"GPGPU\">GPGPU</a></div>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:222px;\"><a class=\"image\" href=\"/wiki/File:NvidiaTesla.jpg\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"666\" data-file-width=\"1948\" decoding=\"async\" height=\"75\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/3/32/NvidiaTesla.jpg/220px-NvidiaTesla.jpg\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/3/32/NvidiaTesla.jpg/330px-NvidiaTesla.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/32/NvidiaTesla.jpg/440px-NvidiaTesla.jpg 2x\" width=\"220\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:NvidiaTesla.jpg\" title=\"Enlarge\"></a></div>Nvidia's <a href=\"/wiki/Nvidia_Tesla\" title=\"Nvidia Tesla\">Tesla GPGPU card</a></div></div></div>\n<p>General-purpose computing on <a href=\"/wiki/Graphics_processing_unit\" title=\"Graphics processing unit\">graphics processing units</a> (GPGPU) is a fairly recent trend in computer engineering research. GPUs are co-processors that have been heavily optimized for <a href=\"/wiki/Computer_graphics\" title=\"Computer graphics\">computer graphics</a> processing.<sup class=\"reference\" id=\"cite_ref-53\"><a href=\"#cite_note-53\">[53]</a></sup> Computer graphics processing is a field dominated by data parallel operations—particularly <a href=\"/wiki/Linear_algebra\" title=\"Linear algebra\">linear algebra</a> <a href=\"/wiki/Matrix_(mathematics)\" title=\"Matrix (mathematics)\">matrix</a> operations.\n</p><p>In the early days, GPGPU programs used the normal graphics APIs for executing programs. However, several new programming languages and platforms have been built to do general purpose computation on GPUs with both <a href=\"/wiki/Nvidia\" title=\"Nvidia\">Nvidia</a> and <a class=\"mw-redirect\" href=\"/wiki/AMD\" title=\"AMD\">AMD</a> releasing programming environments with <a href=\"/wiki/CUDA\" title=\"CUDA\">CUDA</a> and <a href=\"/wiki/AMD_FireStream#Software_Development_Kit\" title=\"AMD FireStream\">Stream SDK</a> respectively. Other GPU programming languages include <a href=\"/wiki/BrookGPU\" title=\"BrookGPU\">BrookGPU</a>, <a class=\"mw-redirect\" href=\"/wiki/PeakStream\" title=\"PeakStream\">PeakStream</a>, and <a href=\"/wiki/RapidMind\" title=\"RapidMind\">RapidMind</a>. Nvidia has also released specific products for computation in their <a href=\"/wiki/Nvidia_Tesla\" title=\"Nvidia Tesla\">Tesla series</a>. The technology consortium Khronos Group has released the <a href=\"/wiki/OpenCL\" title=\"OpenCL\">OpenCL</a> specification, which is a framework for writing programs that execute across platforms consisting of CPUs and GPUs. <a class=\"mw-redirect\" href=\"/wiki/AMD\" title=\"AMD\">AMD</a>, <a href=\"/wiki/Apple_Inc.\" title=\"Apple Inc.\">Apple</a>, <a href=\"/wiki/Intel\" title=\"Intel\">Intel</a>, <a href=\"/wiki/Nvidia\" title=\"Nvidia\">Nvidia</a> and others are supporting <a href=\"/wiki/OpenCL\" title=\"OpenCL\">OpenCL</a>.\n</p>\n<h5><span class=\"mw-headline\" id=\"Application-specific_integrated_circuits\">Application-specific integrated circuits</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=25\" title=\"Edit section: Application-specific integrated circuits\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h5>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Application-specific_integrated_circuit\" title=\"Application-specific integrated circuit\">Application-specific integrated circuit</a></div>\n<p>Several <a href=\"/wiki/Application-specific_integrated_circuit\" title=\"Application-specific integrated circuit\">application-specific integrated circuit</a> (ASIC) approaches have been devised for dealing with parallel applications.<sup class=\"reference\" id=\"cite_ref-54\"><a href=\"#cite_note-54\">[54]</a></sup><sup class=\"reference\" id=\"cite_ref-55\"><a href=\"#cite_note-55\">[55]</a></sup><sup class=\"reference\" id=\"cite_ref-56\"><a href=\"#cite_note-56\">[56]</a></sup>\n</p><p>Because an ASIC is (by definition) specific to a given application, it can be fully optimized for that application. As a result, for a given application, an ASIC tends to outperform a general-purpose computer. However, ASICs are created by <a href=\"/wiki/Photolithography\" title=\"Photolithography\">UV photolithography</a>. This process requires a mask set, which can be extremely expensive. A mask set can cost over a million US dollars.<sup class=\"reference\" id=\"cite_ref-57\"><a href=\"#cite_note-57\">[57]</a></sup> (The smaller the transistors required for the chip, the more expensive the mask will be.) Meanwhile, performance increases in general-purpose computing over time (as described by <a href=\"/wiki/Moore%27s_law\" title=\"Moore's law\">Moore's law</a>) tend to wipe out these gains in only one or two chip generations.<sup class=\"reference\" id=\"cite_ref-DAmour_52-2\"><a href=\"#cite_note-DAmour-52\">[52]</a></sup> High initial cost, and the tendency to be overtaken by Moore's-law-driven general-purpose computing, has rendered ASICs unfeasible for most parallel computing applications. However, some have been built. One example is the PFLOPS <a href=\"/wiki/RIKEN_MDGRAPE-3\" title=\"RIKEN MDGRAPE-3\">RIKEN MDGRAPE-3</a> machine which uses custom ASICs for <a href=\"/wiki/Molecular_dynamics\" title=\"Molecular dynamics\">molecular dynamics</a> simulation.\n</p>\n<h5><span class=\"mw-headline\" id=\"Vector_processors\">Vector processors</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=26\" title=\"Edit section: Vector processors\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h5>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Vector_processor\" title=\"Vector processor\">Vector processor</a></div>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:222px;\"><a class=\"image\" href=\"/wiki/File:Cray_1_IMG_9126.jpg\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"3744\" data-file-width=\"5616\" decoding=\"async\" height=\"147\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/6/6e/Cray_1_IMG_9126.jpg/220px-Cray_1_IMG_9126.jpg\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/6/6e/Cray_1_IMG_9126.jpg/330px-Cray_1_IMG_9126.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/6e/Cray_1_IMG_9126.jpg/440px-Cray_1_IMG_9126.jpg 2x\" width=\"220\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:Cray_1_IMG_9126.jpg\" title=\"Enlarge\"></a></div>The <a href=\"/wiki/Cray-1\" title=\"Cray-1\">Cray-1</a> is a vector processor</div></div></div>\n<p>A vector processor is a CPU or computer system that can execute the same instruction on large sets of data. Vector processors have high-level operations that work on linear arrays of numbers or vectors. An example vector operation is <i>A</i> = <i>B</i> × <i>C</i>, where <i>A</i>, <i>B</i>, and <i>C</i> are each 64-element vectors of 64-bit <a class=\"mw-redirect\" href=\"/wiki/Floating-point\" title=\"Floating-point\">floating-point</a> numbers.<sup class=\"reference\" id=\"cite_ref-PH751_58-0\"><a href=\"#cite_note-PH751-58\">[58]</a></sup> They are closely related to Flynn's SIMD classification.<sup class=\"reference\" id=\"cite_ref-PH751_58-1\"><a href=\"#cite_note-PH751-58\">[58]</a></sup>\n</p><p><a href=\"/wiki/Cray\" title=\"Cray\">Cray</a> computers became famous for their vector-processing computers in the 1970s and 1980s. However, vector processors—both as CPUs and as full computer systems—have generally disappeared. Modern <a class=\"mw-redirect\" href=\"/wiki/Instruction_set\" title=\"Instruction set\">processor instruction sets</a> do include some vector processing instructions, such as with <a href=\"/wiki/Freescale_Semiconductor\" title=\"Freescale Semiconductor\">Freescale Semiconductor</a>'s <a href=\"/wiki/AltiVec\" title=\"AltiVec\">AltiVec</a> and <a href=\"/wiki/Intel\" title=\"Intel\">Intel</a>'s <a href=\"/wiki/Streaming_SIMD_Extensions\" title=\"Streaming SIMD Extensions\">Streaming SIMD Extensions</a> (SSE).\n</p>\n<h2><span class=\"mw-headline\" id=\"Software\">Software</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=27\" title=\"Edit section: Software\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<h3><span class=\"mw-headline\" id=\"Parallel_programming_languages\">Parallel programming languages</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=28\" title=\"Edit section: Parallel programming languages\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/List_of_concurrent_and_parallel_programming_languages\" title=\"List of concurrent and parallel programming languages\">List of concurrent and parallel programming languages</a></div>\n<p><a href=\"/wiki/List_of_concurrent_and_parallel_programming_languages\" title=\"List of concurrent and parallel programming languages\">Concurrent programming languages</a>, <a href=\"/wiki/Library_(computing)\" title=\"Library (computing)\">libraries</a>, <a class=\"mw-redirect\" href=\"/wiki/Application_programming_interface\" title=\"Application programming interface\">APIs</a>, and <a href=\"/wiki/Parallel_programming_model\" title=\"Parallel programming model\">parallel programming models</a> (such as <a href=\"/wiki/Algorithmic_skeleton\" title=\"Algorithmic skeleton\">algorithmic skeletons</a>) have been created for programming parallel computers. These can generally be divided into classes based on the assumptions they make about the underlying memory architecture—shared memory, distributed memory, or shared distributed memory. Shared memory programming languages communicate by manipulating shared memory variables. Distributed memory uses <a href=\"/wiki/Message_passing\" title=\"Message passing\">message passing</a>. <a href=\"/wiki/POSIX_Threads\" title=\"POSIX Threads\">POSIX Threads</a> and <a href=\"/wiki/OpenMP\" title=\"OpenMP\">OpenMP</a> are two of the most widely used shared memory APIs, whereas <a href=\"/wiki/Message_Passing_Interface\" title=\"Message Passing Interface\">Message Passing Interface</a> (MPI) is the most widely used message-passing system API.<sup class=\"reference\" id=\"cite_ref-59\"><a href=\"#cite_note-59\">[59]</a></sup> One concept used in programming parallel programs is the <a href=\"/wiki/Futures_and_promises\" title=\"Futures and promises\">future concept</a>, where one part of a program promises to deliver a required datum to another part of a program at some future time.\n</p><p><a class=\"new\" href=\"/w/index.php?title=CAPS_entreprise&amp;action=edit&amp;redlink=1\" title=\"CAPS entreprise (page does not exist)\">CAPS entreprise</a> and <a class=\"new\" href=\"/w/index.php?title=Pathscale&amp;action=edit&amp;redlink=1\" title=\"Pathscale (page does not exist)\">Pathscale</a> are also coordinating their effort to make <a class=\"new\" href=\"/w/index.php?title=Hybrid_multi-core_parallel_programming&amp;action=edit&amp;redlink=1\" title=\"Hybrid multi-core parallel programming (page does not exist)\">hybrid multi-core parallel programming</a> (HMPP) directives an open standard called <a href=\"/wiki/OpenHMPP\" title=\"OpenHMPP\">OpenHMPP</a>. The OpenHMPP directive-based programming model offers a syntax to efficiently offload computations on hardware accelerators and to optimize data movement to/from the hardware memory. OpenHMPP directives describe <a href=\"/wiki/Remote_procedure_call\" title=\"Remote procedure call\">remote procedure call</a> (RPC) on an accelerator device (e.g. GPU) or more generally a set of cores. The directives annotate <a href=\"/wiki/C_(programming_language)\" title=\"C (programming language)\">C</a> or <a href=\"/wiki/Fortran\" title=\"Fortran\">Fortran</a> codes to describe two sets of functionalities: the offloading of procedures (denoted codelets) onto a remote device and the optimization of data transfers between the CPU main memory and the accelerator memory.\n</p><p>The rise of consumer GPUs has led to support for <a href=\"/wiki/Compute_kernel\" title=\"Compute kernel\">compute kernels</a>, either in graphics APIs (referred to as <a class=\"mw-redirect\" href=\"/wiki/Compute_shader\" title=\"Compute shader\">compute shaders</a>), in dedicated APIs (such as <a href=\"/wiki/OpenCL\" title=\"OpenCL\">OpenCL</a>), or in other language extensions.\n</p>\n<h3><span class=\"mw-headline\" id=\"Automatic_parallelization\">Automatic parallelization</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=29\" title=\"Edit section: Automatic parallelization\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Automatic_parallelization\" title=\"Automatic parallelization\">Automatic parallelization</a></div>\n<p>Automatic parallelization of a sequential program by a <a href=\"/wiki/Compiler\" title=\"Compiler\">compiler</a> is the \"holy grail\" of parallel computing, especially with the aforementioned limit of processor frequency. Despite decades of work by compiler researchers, automatic parallelization has had only limited success.<sup class=\"reference\" id=\"cite_ref-60\"><a href=\"#cite_note-60\">[60]</a></sup>\n</p><p>Mainstream parallel programming languages remain either <a href=\"/wiki/Explicit_parallelism\" title=\"Explicit parallelism\">explicitly parallel</a> or (at best) <a href=\"/wiki/Implicit_parallelism\" title=\"Implicit parallelism\">partially implicit</a>, in which a programmer gives the compiler <a href=\"/wiki/Directive_(programming)\" title=\"Directive (programming)\">directives</a> for parallelization. A few fully implicit parallel programming languages exist—<a href=\"/wiki/SISAL\" title=\"SISAL\">SISAL</a>, Parallel <a href=\"/wiki/Haskell_(programming_language)\" title=\"Haskell (programming language)\">Haskell</a>, <a href=\"/wiki/SequenceL\" title=\"SequenceL\">SequenceL</a>, <a href=\"/wiki/SystemC\" title=\"SystemC\">System C</a> (for <a class=\"mw-redirect\" href=\"/wiki/FPGA\" title=\"FPGA\">FPGAs</a>), <a class=\"new\" href=\"/w/index.php?title=Mitrion-C&amp;action=edit&amp;redlink=1\" title=\"Mitrion-C (page does not exist)\">Mitrion-C</a>, <a href=\"/wiki/VHDL\" title=\"VHDL\">VHDL</a>, and <a href=\"/wiki/Verilog\" title=\"Verilog\">Verilog</a>.\n</p>\n<h3><span class=\"mw-headline\" id=\"Application_checkpointing\">Application checkpointing</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=30\" title=\"Edit section: Application checkpointing\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h3>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/Application_checkpointing\" title=\"Application checkpointing\">Application checkpointing</a></div>\n<p>As a computer system grows in complexity, the <a href=\"/wiki/Mean_time_between_failures\" title=\"Mean time between failures\">mean time between failures</a> usually decreases. <a href=\"/wiki/Application_checkpointing\" title=\"Application checkpointing\">Application checkpointing</a> is a technique whereby the computer system takes a \"snapshot\" of the application—a record of all current resource allocations and variable states, akin to a <a href=\"/wiki/Core_dump\" title=\"Core dump\">core dump</a>—; this information can be used to restore the program if the computer should fail. Application checkpointing means that the program has to restart from only its last checkpoint rather than the beginning. While checkpointing provides benefits in a variety of situations, it is especially useful in highly parallel systems with a large number of processors used in <a class=\"mw-redirect\" href=\"/wiki/High_performance_computing\" title=\"High performance computing\">high performance computing</a>.<sup class=\"reference\" id=\"cite_ref-61\"><a href=\"#cite_note-61\">[61]</a></sup>\n</p>\n<h2><span class=\"mw-headline\" id=\"Algorithmic_methods\">Algorithmic methods</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=31\" title=\"Edit section: Algorithmic methods\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<p>As parallel computers become larger and faster, we are now able to solve problems that had previously taken too long to run. Fields as varied as <a href=\"/wiki/Bioinformatics\" title=\"Bioinformatics\">bioinformatics</a> (for <a href=\"/wiki/Protein_folding\" title=\"Protein folding\">protein folding</a> and <a href=\"/wiki/Sequence_analysis\" title=\"Sequence analysis\">sequence analysis</a>) and economics (for <a href=\"/wiki/Mathematical_finance\" title=\"Mathematical finance\">mathematical finance</a>) have taken advantage of parallel computing. Common types of problems in parallel computing applications include:<sup class=\"reference\" id=\"cite_ref-62\"><a href=\"#cite_note-62\">[62]</a></sup>\n</p>\n<ul><li>Dense <a href=\"/wiki/Linear_algebra\" title=\"Linear algebra\">linear algebra</a></li>\n<li>Sparse linear algebra</li>\n<li>Spectral methods (such as <a href=\"/wiki/Cooley%E2%80%93Tukey_FFT_algorithm\" title=\"Cooley–Tukey FFT algorithm\">Cooley–Tukey fast Fourier transform</a>)</li>\n<li><a href=\"/wiki/N-body_problem\" title=\"N-body problem\"><i>N</i>-body problems</a> (such as <a href=\"/wiki/Barnes%E2%80%93Hut_simulation\" title=\"Barnes–Hut simulation\">Barnes–Hut simulation</a>)</li>\n<li><a href=\"/wiki/Regular_grid\" title=\"Regular grid\">structured grid</a> problems (such as <a href=\"/wiki/Lattice_Boltzmann_methods\" title=\"Lattice Boltzmann methods\">Lattice Boltzmann methods</a>)</li>\n<li><a href=\"/wiki/Unstructured_grid\" title=\"Unstructured grid\">Unstructured grid</a> problems (such as found in <a class=\"mw-redirect\" href=\"/wiki/Finite_element_analysis\" title=\"Finite element analysis\">finite element analysis</a>)</li>\n<li><a href=\"/wiki/Monte_Carlo_method\" title=\"Monte Carlo method\">Monte Carlo method</a></li>\n<li><a href=\"/wiki/Combinational_logic\" title=\"Combinational logic\">Combinational logic</a> (such as <a class=\"mw-redirect\" href=\"/wiki/Brute_force_attack\" title=\"Brute force attack\">brute-force cryptographic techniques</a>)</li>\n<li><a href=\"/wiki/Graph_traversal\" title=\"Graph traversal\">Graph traversal</a> (such as <a href=\"/wiki/Sorting_algorithm\" title=\"Sorting algorithm\">sorting algorithms</a>)</li>\n<li><a href=\"/wiki/Dynamic_programming\" title=\"Dynamic programming\">Dynamic programming</a></li>\n<li><a href=\"/wiki/Branch_and_bound\" title=\"Branch and bound\">Branch and bound</a> methods</li>\n<li><a href=\"/wiki/Graphical_model\" title=\"Graphical model\">Graphical models</a> (such as detecting <a href=\"/wiki/Hidden_Markov_model\" title=\"Hidden Markov model\">hidden Markov models</a> and constructing <a href=\"/wiki/Bayesian_network\" title=\"Bayesian network\">Bayesian networks</a>)</li>\n<li><a href=\"/wiki/Finite-state_machine\" title=\"Finite-state machine\">Finite-state machine</a> simulation</li></ul>\n<h2><span class=\"mw-headline\" id=\"Fault_tolerance\">Fault tolerance</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=32\" title=\"Edit section: Fault tolerance\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Further information: <a class=\"mw-redirect\" href=\"/wiki/Fault-tolerant_computer_system\" title=\"Fault-tolerant computer system\">Fault-tolerant computer system</a></div>\n<p>Parallel computing can also be applied to the design of <a class=\"mw-redirect\" href=\"/wiki/Fault-tolerant_computer_system\" title=\"Fault-tolerant computer system\">fault-tolerant computer systems</a>, particularly via <a href=\"/wiki/Lockstep_(computing)\" title=\"Lockstep (computing)\">lockstep</a> systems performing the same operation in parallel. This provides <a href=\"/wiki/Redundancy_(engineering)\" title=\"Redundancy (engineering)\">redundancy</a> in case one component fails, and also allows automatic <a class=\"mw-redirect\" href=\"/wiki/Error_detection\" title=\"Error detection\">error detection</a> and <a class=\"mw-redirect\" href=\"/wiki/Error_correction\" title=\"Error correction\">error correction</a> if the results differ. These methods can be used to help prevent single-event upsets caused by transient errors.<sup class=\"reference\" id=\"cite_ref-63\"><a href=\"#cite_note-63\">[63]</a></sup> Although additional measures may be required in embedded or specialized systems, this method can provide a cost-effective approach to achieve n-modular redundancy in commercial off-the-shelf systems.\n</p>\n<h2><span class=\"mw-headline\" id=\"History\">History</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=33\" title=\"Edit section: History\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<div class=\"hatnote navigation-not-searchable\" role=\"note\">Main article: <a href=\"/wiki/History_of_computing\" title=\"History of computing\">History of computing</a></div>\n<div class=\"thumb tright\"><div class=\"thumbinner\" style=\"width:222px;\"><a class=\"image\" href=\"/wiki/File:ILLIAC_4_parallel_computer.jpg\"><img alt=\"\" class=\"thumbimage\" data-file-height=\"1920\" data-file-width=\"2393\" decoding=\"async\" height=\"177\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/9/91/ILLIAC_4_parallel_computer.jpg/220px-ILLIAC_4_parallel_computer.jpg\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/9/91/ILLIAC_4_parallel_computer.jpg/330px-ILLIAC_4_parallel_computer.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/91/ILLIAC_4_parallel_computer.jpg/440px-ILLIAC_4_parallel_computer.jpg 2x\" width=\"220\"/></a> <div class=\"thumbcaption\"><div class=\"magnify\"><a class=\"internal\" href=\"/wiki/File:ILLIAC_4_parallel_computer.jpg\" title=\"Enlarge\"></a></div><a href=\"/wiki/ILLIAC_IV\" title=\"ILLIAC IV\">ILLIAC IV</a>, \"the most infamous of supercomputers\"<sup class=\"reference\" id=\"cite_ref-infamous_64-0\"><a href=\"#cite_note-infamous-64\">[64]</a></sup></div></div></div>\n<p>The origins of true (MIMD) parallelism go back to <a href=\"/wiki/Luigi_Federico_Menabrea\" title=\"Luigi Federico Menabrea\">Luigi Federico Menabrea</a> and his <i>Sketch of the <a class=\"mw-redirect\" href=\"/wiki/Analytic_Engine\" title=\"Analytic Engine\">Analytic Engine</a> Invented by <a href=\"/wiki/Charles_Babbage\" title=\"Charles Babbage\">Charles Babbage</a></i>.<sup class=\"reference\" id=\"cite_ref-65\"><a href=\"#cite_note-65\">[65]</a></sup><sup class=\"reference\" id=\"cite_ref-PH753_66-0\"><a href=\"#cite_note-PH753-66\">[66]</a></sup><sup class=\"reference\" id=\"cite_ref-67\"><a href=\"#cite_note-67\">[67]</a></sup>\n</p><p>In April 1958, Stanley Gill (Ferranti) discussed parallel programming and the need for branching and waiting.<sup class=\"reference\" id=\"cite_ref-68\"><a href=\"#cite_note-68\">[68]</a></sup> Also in 1958, IBM researchers <a href=\"/wiki/John_Cocke\" title=\"John Cocke\">John Cocke</a> and <a href=\"/wiki/Daniel_Slotnick\" title=\"Daniel Slotnick\">Daniel Slotnick</a> discussed the use of parallelism in numerical calculations for the first time.<sup class=\"reference\" id=\"cite_ref-G_Wilson_69-0\"><a href=\"#cite_note-G_Wilson-69\">[69]</a></sup> <a href=\"/wiki/Burroughs_Corporation\" title=\"Burroughs Corporation\">Burroughs Corporation</a> introduced the D825 in 1962, a four-processor computer that accessed up to 16 memory modules through a <a href=\"/wiki/Crossbar_switch\" title=\"Crossbar switch\">crossbar switch</a>.<sup class=\"reference\" id=\"cite_ref-70\"><a href=\"#cite_note-70\">[70]</a></sup> In 1967, Amdahl and Slotnick published a debate about the feasibility of parallel processing at American Federation of Information Processing Societies Conference.<sup class=\"reference\" id=\"cite_ref-G_Wilson_69-1\"><a href=\"#cite_note-G_Wilson-69\">[69]</a></sup> It was during this debate that <a href=\"/wiki/Amdahl%27s_law\" title=\"Amdahl's law\">Amdahl's law</a> was coined to define the limit of speed-up due to parallelism.\n</p><p>In 1969, <a href=\"/wiki/Honeywell\" title=\"Honeywell\">Honeywell</a> introduced its first <a href=\"/wiki/Multics\" title=\"Multics\">Multics</a> system, a symmetric multiprocessor system capable of running up to eight processors in parallel.<sup class=\"reference\" id=\"cite_ref-G_Wilson_69-2\"><a href=\"#cite_note-G_Wilson-69\">[69]</a></sup> <a href=\"/wiki/C.mmp\" title=\"C.mmp\">C.mmp</a>, a multi-processor project at <a href=\"/wiki/Carnegie_Mellon_University\" title=\"Carnegie Mellon University\">Carnegie Mellon University</a> in the 1970s, was among the first multiprocessors with more than a few processors. The first bus-connected multiprocessor with snooping caches was the <a class=\"new\" href=\"/w/index.php?title=Synapse_N%2B1&amp;action=edit&amp;redlink=1\" title=\"Synapse N+1 (page does not exist)\">Synapse N+1</a> in 1984.<sup class=\"reference\" id=\"cite_ref-PH753_66-1\"><a href=\"#cite_note-PH753-66\">[66]</a></sup>\n</p><p>SIMD parallel computers can be traced back to the 1970s. The motivation behind early SIMD computers was to amortize the <a href=\"/wiki/Propagation_delay\" title=\"Propagation delay\">gate delay</a> of the processor's <a href=\"/wiki/Control_unit\" title=\"Control unit\">control unit</a> over multiple instructions.<sup class=\"reference\" id=\"cite_ref-71\"><a href=\"#cite_note-71\">[71]</a></sup> In 1964, Slotnick had proposed building a massively parallel computer for the <a href=\"/wiki/Lawrence_Livermore_National_Laboratory\" title=\"Lawrence Livermore National Laboratory\">Lawrence Livermore National Laboratory</a>.<sup class=\"reference\" id=\"cite_ref-G_Wilson_69-3\"><a href=\"#cite_note-G_Wilson-69\">[69]</a></sup> His design was funded by the <a class=\"mw-redirect\" href=\"/wiki/US_Air_Force\" title=\"US Air Force\">US Air Force</a>, which was the earliest SIMD parallel-computing effort, <a href=\"/wiki/ILLIAC_IV\" title=\"ILLIAC IV\">ILLIAC IV</a>.<sup class=\"reference\" id=\"cite_ref-G_Wilson_69-4\"><a href=\"#cite_note-G_Wilson-69\">[69]</a></sup> The key to its design was a fairly high parallelism, with up to 256 processors, which allowed the machine to work on large datasets in what would later be known as <a href=\"/wiki/Vector_processor\" title=\"Vector processor\">vector processing</a>. However, ILLIAC IV was called \"the most infamous of supercomputers\", because the project was only one-fourth completed, but took 11 years and cost almost four times the original estimate.<sup class=\"reference\" id=\"cite_ref-infamous_64-1\"><a href=\"#cite_note-infamous-64\">[64]</a></sup> When it was finally ready to run its first real application in 1976, it was outperformed by existing commercial supercomputers such as the <a href=\"/wiki/Cray-1\" title=\"Cray-1\">Cray-1</a>.\n</p>\n<h2><span class=\"mw-headline\" id=\"Biological_brain_as_massively_parallel_computer\">Biological brain as massively parallel computer</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=34\" title=\"Edit section: Biological brain as massively parallel computer\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<p>In the early 1970s, at the <a href=\"/wiki/MIT_Computer_Science_and_Artificial_Intelligence_Laboratory\" title=\"MIT Computer Science and Artificial Intelligence Laboratory\">MIT Computer Science and Artificial Intelligence Laboratory</a>, <a href=\"/wiki/Marvin_Minsky\" title=\"Marvin Minsky\">Marvin Minsky</a> and <a href=\"/wiki/Seymour_Papert\" title=\"Seymour Papert\">Seymour Papert</a> started developing the <i><a href=\"/wiki/Society_of_Mind\" title=\"Society of Mind\">Society of Mind</a></i> theory, which views the biological brain as <a href=\"/wiki/Massively_parallel\" title=\"Massively parallel\">massively parallel computer</a>. In 1986, Minsky published <i>The Society of Mind</i>, which claims that “mind is formed from many little agents, each mindless by itself”.<sup class=\"reference\" id=\"cite_ref-72\"><a href=\"#cite_note-72\">[72]</a></sup> The theory attempts to explain how what we call intelligence could be a product of the interaction of non-intelligent parts. Minsky says that the biggest source of ideas about the theory came from his work in trying to create a machine that uses a robotic arm, a video camera, and a computer to build with children's blocks.<sup class=\"reference\" id=\"cite_ref-73\"><a href=\"#cite_note-73\">[73]</a></sup>\n</p><p>Similar models (which also view the biological brain as a massively parallel computer, i.e., the brain is made up of a constellation of independent or semi-independent agents) were also described by:\n</p>\n<ul><li>Thomas R. Blakeslee,<sup class=\"reference\" id=\"cite_ref-74\"><a href=\"#cite_note-74\">[74]</a></sup></li>\n<li><a href=\"/wiki/Michael_Gazzaniga\" title=\"Michael Gazzaniga\">Michael S. Gazzaniga</a>,<sup class=\"reference\" id=\"cite_ref-75\"><a href=\"#cite_note-75\">[75]</a></sup><sup class=\"reference\" id=\"cite_ref-76\"><a href=\"#cite_note-76\">[76]</a></sup></li>\n<li><a href=\"/wiki/Robert_E._Ornstein\" title=\"Robert E. Ornstein\">Robert E. Ornstein</a>,<sup class=\"reference\" id=\"cite_ref-77\"><a href=\"#cite_note-77\">[77]</a></sup></li>\n<li><a href=\"/wiki/Ernest_Hilgard\" title=\"Ernest Hilgard\">Ernest Hilgard</a>,<sup class=\"reference\" id=\"cite_ref-78\"><a href=\"#cite_note-78\">[78]</a></sup><sup class=\"reference\" id=\"cite_ref-79\"><a href=\"#cite_note-79\">[79]</a></sup></li>\n<li><a href=\"/wiki/Michio_Kaku\" title=\"Michio Kaku\">Michio Kaku</a>,<sup class=\"reference\" id=\"cite_ref-80\"><a href=\"#cite_note-80\">[80]</a></sup></li>\n<li><a href=\"/wiki/George_Gurdjieff\" title=\"George Gurdjieff\">George Ivanovich Gurdjieff</a>,<sup class=\"reference\" id=\"cite_ref-81\"><a href=\"#cite_note-81\">[81]</a></sup></li>\n<li>Neurocluster Brain Model.<sup class=\"reference\" id=\"cite_ref-82\"><a href=\"#cite_note-82\">[82]</a></sup></li></ul>\n<h2><span class=\"mw-headline\" id=\"See_also\">See also</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=35\" title=\"Edit section: See also\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<style data-mw-deduplicate=\"TemplateStyles:r998391716\">.mw-parser-output .div-col{margin-top:0.3em;column-width:30em}.mw-parser-output .div-col-small{font-size:90%}.mw-parser-output .div-col-rules{column-rule:1px solid #aaa}.mw-parser-output .div-col dl,.mw-parser-output .div-col ol,.mw-parser-output .div-col ul{margin-top:0}.mw-parser-output .div-col li,.mw-parser-output .div-col dd{page-break-inside:avoid;break-inside:avoid-column}</style><div class=\"div-col\" style=\"column-width: 25em;\">\n<ul><li><a href=\"/wiki/Computer_multitasking\" title=\"Computer multitasking\">Computer multitasking</a></li>\n<li><a href=\"/wiki/Concurrency_(computer_science)\" title=\"Concurrency (computer science)\">Concurrency (computer science)</a></li>\n<li><a href=\"/wiki/Content_Addressable_Parallel_Processor\" title=\"Content Addressable Parallel Processor\">Content Addressable Parallel Processor</a></li>\n<li><a href=\"/wiki/List_of_distributed_computing_conferences\" title=\"List of distributed computing conferences\">List of distributed computing conferences</a></li>\n<li><a href=\"/wiki/List_of_important_publications_in_concurrent,_parallel,_and_distributed_computing\" title=\"List of important publications in concurrent, parallel, and distributed computing\">List of important publications in concurrent, parallel, and distributed computing</a></li>\n<li><a href=\"/wiki/Dataflow_architecture\" title=\"Dataflow architecture\">Manchester dataflow machine</a></li>\n<li><a class=\"mw-redirect\" href=\"/wiki/Manycore\" title=\"Manycore\">Manycore</a></li>\n<li><a href=\"/wiki/Parallel_programming_model\" title=\"Parallel programming model\">Parallel programming model</a></li>\n<li><a href=\"/wiki/Serializability\" title=\"Serializability\">Serializability</a></li>\n<li><a class=\"mw-redirect\" href=\"/wiki/Synchronous_programming\" title=\"Synchronous programming\">Synchronous programming</a></li>\n<li><a href=\"/wiki/Transputer\" title=\"Transputer\">Transputer</a></li>\n<li><a class=\"mw-redirect\" href=\"/wiki/Vector_processing\" title=\"Vector processing\">Vector processing</a></li></ul>\n</div>\n<h2><span class=\"mw-headline\" id=\"References\">References</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=36\" title=\"Edit section: References\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<style data-mw-deduplicate=\"TemplateStyles:r1011085734\">.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class=\"reflist reflist-columns references-column-width\" style=\"column-width: 30em;\">\n<ol class=\"references\">\n<li id=\"cite_note-1\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-1\">^</a></b></span> <span class=\"reference-text\"><style data-mw-deduplicate=\"TemplateStyles:r999302996\">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:\"\\\"\"\"\\\"\"\"'\"\"'\"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:linear-gradient(transparent,transparent),url(\"//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg\")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:linear-gradient(transparent,transparent),url(\"//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg\")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:linear-gradient(transparent,transparent),url(\"//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg\")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:linear-gradient(transparent,transparent),url(\"//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg\")right 0.1em center/12px no-repeat}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}</style><cite class=\"citation book cs1\" id=\"CITEREFGottliebAlmasi,_George_S.1989\">Gottlieb, Allan; Almasi, George S. (1989). <a class=\"external text\" href=\"http://dl.acm.org/citation.cfm?id=160438\" rel=\"nofollow\"><i>Highly parallel computing</i></a>. Redwood City, Calif.: Benjamin/Cummings. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-0-8053-0177-9\" title=\"Special:BookSources/978-0-8053-0177-9\"><bdi>978-0-8053-0177-9</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Highly+parallel+computing&amp;rft.place=Redwood+City%2C+Calif.&amp;rft.pub=Benjamin%2FCummings&amp;rft.date=1989&amp;rft.isbn=978-0-8053-0177-9&amp;rft.aulast=Gottlieb&amp;rft.aufirst=Allan&amp;rft.au=Almasi%2C+George+S.&amp;rft_id=http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%3D160438&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-:0-2\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-:0_2-0\">^</a></b></span> <span class=\"reference-text\">S.V. Adve <i>et al.</i> (November 2008). <a class=\"external text\" href=\"https://graphics.cs.illinois.edu/sites/default/files/upcrc-wp.pdf\" rel=\"nofollow\">\"Parallel Computing Research at Illinois: The UPCRC Agenda\"</a> <a class=\"external text\" href=\"https://web.archive.org/web/20180111165735/https://graphics.cs.illinois.edu/sites/default/files/upcrc-wp.pdf\" rel=\"nofollow\">Archived</a> 2018-01-11 at the <a href=\"/wiki/Wayback_Machine\" title=\"Wayback Machine\">Wayback Machine</a> (PDF). Parallel@Illinois, University of Illinois at Urbana-Champaign. \"The main techniques for these performance benefits—increased clock frequency and smarter but increasingly complex architectures—are now hitting the so-called power wall. The <a class=\"mw-redirect\" href=\"/wiki/Computer_industry\" title=\"Computer industry\">computer industry</a> has accepted that future performance increases must largely come from increasing the number of processors (or cores) on a die, rather than making a single core go faster.\"</span>\n</li>\n<li id=\"cite_note-3\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-3\">^</a></b></span> <span class=\"reference-text\">Asanovic <i>et al.</i> Old [conventional wisdom]: Power is free, but <a href=\"/wiki/Transistor\" title=\"Transistor\">transistors</a> are expensive. New [conventional wisdom] is [that] power is expensive, but transistors are \"free\".</span>\n</li>\n<li id=\"cite_note-View-Power-4\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-View-Power_4-0\">^</a></b></span> <span class=\"reference-text\">Asanovic, Krste <i>et al.</i> (December 18, 2006). <a class=\"external text\" href=\"http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-183.pdf\" rel=\"nofollow\">\"The Landscape of Parallel Computing Research: A View from Berkeley\"</a> (PDF). University of California, Berkeley. Technical Report No. UCB/EECS-2006-183. \"Old [conventional wisdom]: Increasing clock frequency is the primary method of improving processor performance. New [conventional wisdom]: Increasing parallelism is the primary method of improving processor performance… Even representatives from Intel, a company generally associated with the 'higher clock-speed is better' position, warned that traditional approaches to maximizing performance through maximizing clock speed have been pushed to their limits.\"</span>\n</li>\n<li id=\"cite_note-waza-5\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-waza_5-0\">^</a></b></span> <span class=\"reference-text\">\"Concurrency is not Parallelism\", <i>Waza conference</i> Jan 11, 2012, <a href=\"/wiki/Rob_Pike\" title=\"Rob Pike\">Rob Pike</a> (<a class=\"external text\" href=\"https://talks.golang.org/2012/waza.slide\" rel=\"nofollow\">slides</a> <a class=\"external text\" href=\"https://web.archive.org/web/20150730203124/http://talks.golang.org/2012/waza.slide\" rel=\"nofollow\">Archived</a> 2015-07-30 at the <a href=\"/wiki/Wayback_Machine\" title=\"Wayback Machine\">Wayback Machine</a>) (<a class=\"external text\" href=\"https://vimeo.com/49718712\" rel=\"nofollow\">video</a>)</span>\n</li>\n<li id=\"cite_note-6\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-6\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\"><a class=\"external text\" href=\"https://wiki.haskell.org/Parallelism_vs._Concurrency\" rel=\"nofollow\">\"Parallelism vs. Concurrency\"</a>. <i>Haskell Wiki</i>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Haskell+Wiki&amp;rft.atitle=Parallelism+vs.+Concurrency&amp;rft_id=https%3A%2F%2Fwiki.haskell.org%2FParallelism_vs._Concurrency&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-7\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-7\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFHennessyPatterson,_David_A.Larus,_James_R.1999\"><a href=\"/wiki/John_L._Hennessy\" title=\"John L. Hennessy\">Hennessy, John L.</a>; <a href=\"/wiki/David_Patterson_(computer_scientist)\" title=\"David Patterson (computer scientist)\">Patterson, David A.</a>; <a href=\"/wiki/James_Larus\" title=\"James Larus\">Larus, James R.</a> (1999). <a class=\"external text\" href=\"https://archive.org/details/computerorganiz000henn\" rel=\"nofollow\"><i>Computer organization and design: the hardware/software interface</i></a> (2. ed., 3rd print. ed.). San Francisco: Kaufmann. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-1-55860-428-5\" title=\"Special:BookSources/978-1-55860-428-5\"><bdi>978-1-55860-428-5</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+organization+and+design%3A+the+hardware%2Fsoftware+interface&amp;rft.place=San+Francisco&amp;rft.edition=2.+ed.%2C+3rd+print.&amp;rft.pub=Kaufmann&amp;rft.date=1999&amp;rft.isbn=978-1-55860-428-5&amp;rft.aulast=Hennessy&amp;rft.aufirst=John+L.&amp;rft.au=Patterson%2C+David+A.&amp;rft.au=Larus%2C+James+R.&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fcomputerorganiz000henn&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-llnltut-8\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-llnltut_8-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-llnltut_8-1\"><sup><i><b>b</b></i></sup></a></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\" id=\"CITEREFBarney,_Blaise\">Barney, Blaise. <a class=\"external text\" href=\"http://www.llnl.gov/computing/tutorials/parallel_comp/\" rel=\"nofollow\">\"Introduction to Parallel Computing\"</a>. Lawrence Livermore National Laboratory<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2007-11-09</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Introduction+to+Parallel+Computing&amp;rft.pub=Lawrence+Livermore+National+Laboratory&amp;rft.au=Barney%2C+Blaise&amp;rft_id=http%3A%2F%2Fwww.llnl.gov%2Fcomputing%2Ftutorials%2Fparallel_comp%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-9\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-9\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFThomas_RauberGudula_Rünger2013\">Thomas Rauber; Gudula Rünger (2013). <i>Parallel Programming: for Multicore and Cluster Systems</i>. Springer Science &amp; Business Media. p. 1. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/9783642378010\" title=\"Special:BookSources/9783642378010\"><bdi>9783642378010</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Parallel+Programming%3A+for+Multicore+and+Cluster+Systems&amp;rft.pages=1&amp;rft.pub=Springer+Science+%26+Business+Media&amp;rft.date=2013&amp;rft.isbn=9783642378010&amp;rft.au=Thomas+Rauber&amp;rft.au=Gudula+R%C3%BCnger&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-10\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-10\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFHennessyPatterson,_David_A.2002\">Hennessy, John L.; Patterson, David A. (2002). <i>Computer architecture / a quantitative approach</i> (3rd ed.). San Francisco, Calif.: International Thomson. p. 43. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-1-55860-724-8\" title=\"Special:BookSources/978-1-55860-724-8\"><bdi>978-1-55860-724-8</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+architecture+%2F+a+quantitative+approach.&amp;rft.place=San+Francisco%2C+Calif.&amp;rft.pages=43&amp;rft.edition=3rd&amp;rft.pub=International+Thomson&amp;rft.date=2002&amp;rft.isbn=978-1-55860-724-8&amp;rft.aulast=Hennessy&amp;rft.aufirst=John+L.&amp;rft.au=Patterson%2C+David+A.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-11\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-11\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFRabaey1996\">Rabaey, Jan M. (1996). <i>Digital integrated circuits : a design perspective</i>. Upper Saddle River, N.J.: Prentice-Hall. p. 235. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-0-13-178609-7\" title=\"Special:BookSources/978-0-13-178609-7\"><bdi>978-0-13-178609-7</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Digital+integrated+circuits+%3A+a+design+perspective&amp;rft.place=Upper+Saddle+River%2C+N.J.&amp;rft.pages=235&amp;rft.pub=Prentice-Hall&amp;rft.date=1996&amp;rft.isbn=978-0-13-178609-7&amp;rft.aulast=Rabaey&amp;rft.aufirst=Jan+M.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-12\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-12\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation news cs1\" id=\"CITEREFFlynn2004\">Flynn, Laurie J. (8 May 2004). <a class=\"external text\" href=\"https://www.nytimes.com/2004/05/08/business/08chip.html?ex=1399348800&amp;en=98cc44ca97b1a562&amp;ei=5007\" rel=\"nofollow\">\"Intel Halts Development Of 2 New Microprocessors\"</a>. <i>New York Times</i><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">5 June</span> 2012</span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=New+York+Times&amp;rft.atitle=Intel+Halts+Development+Of+2+New+Microprocessors&amp;rft.date=2004-05-08&amp;rft.aulast=Flynn&amp;rft.aufirst=Laurie+J.&amp;rft_id=https%3A%2F%2Fwww.nytimes.com%2F2004%2F05%2F08%2Fbusiness%2F08chip.html%3Fex%3D1399348800%26en%3D98cc44ca97b1a562%26ei%3D5007&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-13\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-13\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFThomas_RauberGudula_Rünger2013\">Thomas Rauber; Gudula Rünger (2013). <i>Parallel Programming: for Multicore and Cluster Systems</i>. Springer Science &amp; Business Media. p. 2. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/9783642378010\" title=\"Special:BookSources/9783642378010\"><bdi>9783642378010</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Parallel+Programming%3A+for+Multicore+and+Cluster+Systems&amp;rft.pages=2&amp;rft.pub=Springer+Science+%26+Business+Media&amp;rft.date=2013&amp;rft.isbn=9783642378010&amp;rft.au=Thomas+Rauber&amp;rft.au=Gudula+R%C3%BCnger&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-14\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-14\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFThomas_RauberGudula_Rünger2013\">Thomas Rauber; Gudula Rünger (2013). <i>Parallel Programming: for Multicore and Cluster Systems</i>. Springer Science &amp; Business Media. p. 3. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/9783642378010\" title=\"Special:BookSources/9783642378010\"><bdi>9783642378010</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Parallel+Programming%3A+for+Multicore+and+Cluster+Systems&amp;rft.pages=3&amp;rft.pub=Springer+Science+%26+Business+Media&amp;rft.date=2013&amp;rft.isbn=9783642378010&amp;rft.au=Thomas+Rauber&amp;rft.au=Gudula+R%C3%BCnger&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-15\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-15\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation journal cs1\" id=\"CITEREFAmdahl1967\">Amdahl, Gene M. (1967). <a class=\"external text\" href=\"http://dl.acm.org/citation.cfm?id=160438\" rel=\"nofollow\">\"Validity of the single processor approach to achieving large scale computing capabilities\"</a>. <i>Proceeding AFIPS '67 (Spring) Proceedings of the April 18–20, 1967, Spring Joint Computer Conference</i>: 483–485. <a class=\"mw-redirect\" href=\"/wiki/Doi_(identifier)\" title=\"Doi (identifier)\">doi</a>:<a class=\"external text\" href=\"https://doi.org/10.1145%2F1465482.1465560\" rel=\"nofollow\">10.1145/1465482.1465560</a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Proceeding+AFIPS+%2767+%28Spring%29+Proceedings+of+the+April+18%E2%80%9320%2C+1967%2C+Spring+Joint+Computer+Conference&amp;rft.atitle=Validity+of+the+single+processor+approach+to+achieving+large+scale+computing+capabilities&amp;rft.pages=483-485&amp;rft.date=1967&amp;rft_id=info%3Adoi%2F10.1145%2F1465482.1465560&amp;rft.aulast=Amdahl&amp;rft.aufirst=Gene+M.&amp;rft_id=http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%3D160438&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-16\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-16\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFBrooks1996\">Brooks, Frederick P. (1996). <a class=\"external text\" href=\"https://archive.org/details/mythicalmonth00broo\" rel=\"nofollow\"><i>The mythical man month essays on software engineering</i></a> (Anniversary ed., repr. with corr., 5. [Dr.] ed.). Reading, Mass. [u.a.]: Addison-Wesley. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-0-201-83595-3\" title=\"Special:BookSources/978-0-201-83595-3\"><bdi>978-0-201-83595-3</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+mythical+man+month+essays+on+software+engineering&amp;rft.place=Reading%2C+Mass.+%5Bu.a.%5D&amp;rft.edition=Anniversary+ed.%2C+repr.+with+corr.%2C+5.+%5BDr.%5D&amp;rft.pub=Addison-Wesley&amp;rft.date=1996&amp;rft.isbn=978-0-201-83595-3&amp;rft.aulast=Brooks&amp;rft.aufirst=Frederick+P.&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fmythicalmonth00broo&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-17\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-17\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFMichael_McCoolJames_ReindersArch_Robison2013\">Michael McCool; James Reinders; Arch Robison (2013). <i>Structured Parallel Programming: Patterns for Efficient Computation</i>. Elsevier. p. 61.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Structured+Parallel+Programming%3A+Patterns+for+Efficient+Computation&amp;rft.pages=61&amp;rft.pub=Elsevier&amp;rft.date=2013&amp;rft.au=Michael+McCool&amp;rft.au=James+Reinders&amp;rft.au=Arch+Robison&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-18\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-18\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation journal cs1\" id=\"CITEREFGustafson1988\">Gustafson, John L. (May 1988). <a class=\"external text\" href=\"https://web.archive.org/web/20070927040654/http://www.scl.ameslab.gov/Publications/Gus/AmdahlsLaw/Amdahls.html\" rel=\"nofollow\">\"Reevaluating Amdahl's law\"</a>. <i>Communications of the ACM</i>. <b>31</b> (5): 532–533. <a class=\"mw-redirect\" href=\"/wiki/CiteSeerX_(identifier)\" title=\"CiteSeerX (identifier)\">CiteSeerX</a> <span class=\"cs1-lock-free\" title=\"Freely accessible\"><a class=\"external text\" href=\"//citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.509.6892\" rel=\"nofollow\">10.1.1.509.6892</a></span>. <a class=\"mw-redirect\" href=\"/wiki/Doi_(identifier)\" title=\"Doi (identifier)\">doi</a>:<a class=\"external text\" href=\"https://doi.org/10.1145%2F42411.42415\" rel=\"nofollow\">10.1145/42411.42415</a>. <a class=\"mw-redirect\" href=\"/wiki/S2CID_(identifier)\" title=\"S2CID (identifier)\">S2CID</a> <a class=\"external text\" href=\"https://api.semanticscholar.org/CorpusID:33937392\" rel=\"nofollow\">33937392</a>. Archived from <a class=\"external text\" href=\"http://www.scl.ameslab.gov/Publications/Gus/AmdahlsLaw/Amdahls.html\" rel=\"nofollow\">the original</a> on 2007-09-27.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Communications+of+the+ACM&amp;rft.atitle=Reevaluating+Amdahl%27s+law&amp;rft.volume=31&amp;rft.issue=5&amp;rft.pages=532-533&amp;rft.date=1988-05&amp;rft_id=%2F%2Fciteseerx.ist.psu.edu%2Fviewdoc%2Fsummary%3Fdoi%3D10.1.1.509.6892%23id-name%3DCiteSeerX&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A33937392%23id-name%3DS2CID&amp;rft_id=info%3Adoi%2F10.1145%2F42411.42415&amp;rft.aulast=Gustafson&amp;rft.aufirst=John+L.&amp;rft_id=http%3A%2F%2Fwww.scl.ameslab.gov%2FPublications%2FGus%2FAmdahlsLaw%2FAmdahls.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-19\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-19\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation journal cs1\" id=\"CITEREFBernstein1966\">Bernstein, A. J. (1 October 1966). \"Analysis of Programs for Parallel Processing\". <i>IEEE Transactions on Electronic Computers</i>. EC-15 (5): 757–763. <a class=\"mw-redirect\" href=\"/wiki/Doi_(identifier)\" title=\"Doi (identifier)\">doi</a>:<a class=\"external text\" href=\"https://doi.org/10.1109%2FPGEC.1966.264565\" rel=\"nofollow\">10.1109/PGEC.1966.264565</a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Transactions+on+Electronic+Computers&amp;rft.atitle=Analysis+of+Programs+for+Parallel+Processing&amp;rft.volume=EC-15&amp;rft.issue=5&amp;rft.pages=757-763&amp;rft.date=1966-10-01&amp;rft_id=info%3Adoi%2F10.1109%2FPGEC.1966.264565&amp;rft.aulast=Bernstein&amp;rft.aufirst=A.+J.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-20\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-20\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFRoosta2000\">Roosta, Seyed H. (2000). <i>Parallel processing and parallel algorithms : theory and computation</i>. New York, NY [u.a.]: Springer. p. 114. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-0-387-98716-3\" title=\"Special:BookSources/978-0-387-98716-3\"><bdi>978-0-387-98716-3</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Parallel+processing+and+parallel+algorithms+%3A+theory+and+computation&amp;rft.place=New+York%2C+NY+%5Bu.a.%5D&amp;rft.pages=114&amp;rft.pub=Springer&amp;rft.date=2000&amp;rft.isbn=978-0-387-98716-3&amp;rft.aulast=Roosta&amp;rft.aufirst=Seyed+H.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-21\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-21\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\"><a class=\"external text\" href=\"https://msdn.microsoft.com/en-us/library/windows/desktop/ms684841(v=vs.85).aspx\" rel=\"nofollow\">\"Processes and Threads\"</a>. <i>Microsoft Developer Network</i>. Microsoft Corp. 2018<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2018-05-10</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Microsoft+Developer+Network&amp;rft.atitle=Processes+and+Threads&amp;rft.date=2018&amp;rft_id=https%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fwindows%2Fdesktop%2Fms684841%28v%3Dvs.85%29.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-22\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-22\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\" id=\"CITEREFKrauss2018\">Krauss, Kirk J (2018). <a class=\"external text\" href=\"http://www.developforperformance.com/ThreadSafetyForPerformance.html\" rel=\"nofollow\">\"Thread Safety for Performance\"</a>. <i>Develop for Performance</i><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2018-05-10</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Develop+for+Performance&amp;rft.atitle=Thread+Safety+for+Performance&amp;rft.date=2018&amp;rft.aulast=Krauss&amp;rft.aufirst=Kirk+J&amp;rft_id=http%3A%2F%2Fwww.developforperformance.com%2FThreadSafetyForPerformance.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-23\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-23\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFTanenbaum2002\">Tanenbaum, Andrew S. (2002-02-01). <a class=\"external text\" href=\"http://www.informit.com/articles/article.aspx?p=25193\" rel=\"nofollow\"><i>Introduction to Operating System Deadlocks</i></a>. <i>Informit</i>. Pearson Education, Informit<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2018-05-10</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Introduction+to+Operating+System+Deadlocks&amp;rft.pub=Pearson+Education%2C+Informit&amp;rft.date=2002-02-01&amp;rft.aulast=Tanenbaum&amp;rft.aufirst=Andrew+S.&amp;rft_id=http%3A%2F%2Fwww.informit.com%2Farticles%2Farticle.aspx%3Fp%3D25193&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-24\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-24\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\" id=\"CITEREFCecil2015\">Cecil, David (2015-11-03). <a class=\"external text\" href=\"https://www.embedded.com/design/operating-systems/4440752/Synchronization-internals----the-semaphore\" rel=\"nofollow\">\"Synchronization internals – the semaphore\"</a>. <i>Embedded</i>. AspenCore<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2018-05-10</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Embedded&amp;rft.atitle=Synchronization+internals+%26ndash%3B+the+semaphore&amp;rft.date=2015-11-03&amp;rft.aulast=Cecil&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.embedded.com%2Fdesign%2Foperating-systems%2F4440752%2FSynchronization-internals----the-semaphore&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-25\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-25\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\" id=\"CITEREFPreshing2012\">Preshing, Jeff (2012-06-08). <a class=\"external text\" href=\"http://preshing.com/20120612/an-introduction-to-lock-free-programming/\" rel=\"nofollow\">\"An Introduction to Lock-Free Programming\"</a>. <i>Preshing on Programming</i><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2018-05-10</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Preshing+on+Programming&amp;rft.atitle=An+Introduction+to+Lock-Free+Programming&amp;rft.date=2012-06-08&amp;rft.aulast=Preshing&amp;rft.aufirst=Jeff&amp;rft_id=http%3A%2F%2Fpreshing.com%2F20120612%2Fan-introduction-to-lock-free-programming%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-26\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-26\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\"><a class=\"external text\" href=\"https://stackoverflow.com/questions/806569/whats-the-opposite-of-embarrassingly-parallel\" rel=\"nofollow\">\"What's the opposite of \"embarrassingly parallel\"?\"</a>. <i>StackOverflow</i><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2018-05-10</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=StackOverflow&amp;rft.atitle=What%27s+the+opposite+of+%22embarrassingly+parallel%22%3F&amp;rft_id=https%3A%2F%2Fstackoverflow.com%2Fquestions%2F806569%2Fwhats-the-opposite-of-embarrassingly-parallel&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-27\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-27\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\" id=\"CITEREFSchwartz2011\">Schwartz, David (2011-08-15). <a class=\"external text\" href=\"https://stackoverflow.com/questions/1970345/what-is-thread-contention\" rel=\"nofollow\">\"What is thread contention?\"</a>. <i>StackOverflow</i><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2018-05-10</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=StackOverflow&amp;rft.atitle=What+is+thread+contention%3F&amp;rft.date=2011-08-15&amp;rft.aulast=Schwartz&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fstackoverflow.com%2Fquestions%2F1970345%2Fwhat-is-thread-contention&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-28\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-28\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\" id=\"CITEREFKukanov2008\">Kukanov, Alexey (2008-03-04). <a class=\"external text\" href=\"https://software.intel.com/en-us/blogs/2008/03/04/why-a-simple-test-can-get-parallel-slowdown\" rel=\"nofollow\">\"Why a simple test can get parallel slowdown\"</a><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2015-02-15</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Why+a+simple+test+can+get+parallel+slowdown&amp;rft.date=2008-03-04&amp;rft.aulast=Kukanov&amp;rft.aufirst=Alexey&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fblogs%2F2008%2F03%2F04%2Fwhy-a-simple-test-can-get-parallel-slowdown&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-29\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-29\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\" id=\"CITEREFKrauss2018\">Krauss, Kirk J (2018). <a class=\"external text\" href=\"http://www.developforperformance.com/ThreadingForPerformance.html\" rel=\"nofollow\">\"Threading for Performance\"</a>. <i>Develop for Performance</i><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2018-05-10</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Develop+for+Performance&amp;rft.atitle=Threading+for+Performance&amp;rft.date=2018&amp;rft.aulast=Krauss&amp;rft.aufirst=Kirk+J&amp;rft_id=http%3A%2F%2Fwww.developforperformance.com%2FThreadingForPerformance.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-30\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-30\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation journal cs1\" id=\"CITEREFLamport1979\">Lamport, Leslie (1 September 1979). \"How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs\". <i>IEEE Transactions on Computers</i>. <b>C-28</b> (9): 690–691. <a class=\"mw-redirect\" href=\"/wiki/Doi_(identifier)\" title=\"Doi (identifier)\">doi</a>:<a class=\"external text\" href=\"https://doi.org/10.1109%2FTC.1979.1675439\" rel=\"nofollow\">10.1109/TC.1979.1675439</a>. <a class=\"mw-redirect\" href=\"/wiki/S2CID_(identifier)\" title=\"S2CID (identifier)\">S2CID</a> <a class=\"external text\" href=\"https://api.semanticscholar.org/CorpusID:5679366\" rel=\"nofollow\">5679366</a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Transactions+on+Computers&amp;rft.atitle=How+to+Make+a+Multiprocessor+Computer+That+Correctly+Executes+Multiprocess+Programs&amp;rft.volume=C-28&amp;rft.issue=9&amp;rft.pages=690-691&amp;rft.date=1979-09-01&amp;rft_id=info%3Adoi%2F10.1109%2FTC.1979.1675439&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A5679366%23id-name%3DS2CID&amp;rft.aulast=Lamport&amp;rft.aufirst=Leslie&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-31\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-31\">^</a></b></span> <span class=\"reference-text\">Patterson and Hennessy, p. 748.</span>\n</li>\n<li id=\"cite_note-32\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-32\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFSingh1997\">Singh, David Culler; J.P. (1997). <i>Parallel computer architecture</i> ([Nachdr.] ed.). San Francisco: Morgan Kaufmann Publ. p. 15. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-1-55860-343-1\" title=\"Special:BookSources/978-1-55860-343-1\"><bdi>978-1-55860-343-1</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Parallel+computer+architecture&amp;rft.place=San+Francisco&amp;rft.pages=15&amp;rft.edition=%5BNachdr.%5D&amp;rft.pub=Morgan+Kaufmann+Publ.&amp;rft.date=1997&amp;rft.isbn=978-1-55860-343-1&amp;rft.aulast=Singh&amp;rft.aufirst=David+Culler%3B+J.P.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-33\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-33\">^</a></b></span> <span class=\"reference-text\">Culler et al. p. 15.</span>\n</li>\n<li id=\"cite_note-34\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-34\">^</a></b></span> <span class=\"reference-text\"><a href=\"/wiki/Yale_Patt\" title=\"Yale Patt\">Patt, Yale</a> (April 2004). \"<a class=\"external text\" href=\"http://users.ece.utexas.edu/~patt/Videos/talk_videos/cmu_04-29-04.wmv\" rel=\"nofollow\">The Microprocessor Ten Years From Now: What Are The Challenges, How Do We Meet Them?</a> <a class=\"external text\" href=\"https://web.archive.org/web/20080414141000/http://users.ece.utexas.edu/~patt/Videos/talk_videos/cmu_04-29-04.wmv\" rel=\"nofollow\">Archived</a> 2008-04-14 at the <a href=\"/wiki/Wayback_Machine\" title=\"Wayback Machine\">Wayback Machine</a> (wmv). Distinguished Lecturer talk at <a href=\"/wiki/Carnegie_Mellon_University\" title=\"Carnegie Mellon University\">Carnegie Mellon University</a>. Retrieved on November 7, 2007.</span>\n</li>\n<li id=\"cite_note-Culler124-35\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-Culler124_35-0\">^</a></b></span> <span class=\"reference-text\">Culler et al. p. 124.</span>\n</li>\n<li id=\"cite_note-Culler125-36\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-Culler125_36-0\">^</a></b></span> <span class=\"reference-text\">Culler et al. p. 125.</span>\n</li>\n<li id=\"cite_note-37\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-37\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\" id=\"CITEREFSamuel_LarsenSaman_Amarasinghe\">Samuel Larsen; Saman Amarasinghe. <a class=\"external text\" href=\"http://groups.csail.mit.edu/cag/slp/SLP-PLDI-2000.pdf\" rel=\"nofollow\">\"Exploiting Superword Level Parallelism with Multimedia Instruction Sets\"</a> <span class=\"cs1-format\">(PDF)</span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Exploiting+Superword+Level+Parallelism+with+Multimedia+Instruction+Sets&amp;rft.au=Samuel+Larsen&amp;rft.au=Saman+Amarasinghe&amp;rft_id=http%3A%2F%2Fgroups.csail.mit.edu%2Fcag%2Fslp%2FSLP-PLDI-2000.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-PH713-38\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-PH713_38-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-PH713_38-1\"><sup><i><b>b</b></i></sup></a></span> <span class=\"reference-text\">Patterson and Hennessy, p. 713.</span>\n</li>\n<li id=\"cite_note-HP549-39\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-HP549_39-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-HP549_39-1\"><sup><i><b>b</b></i></sup></a></span> <span class=\"reference-text\">Hennessy and Patterson, p. 549.</span>\n</li>\n<li id=\"cite_note-40\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-40\">^</a></b></span> <span class=\"reference-text\">Patterson and Hennessy, p. 714.</span>\n</li>\n<li id=\"cite_note-41\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-41\">^</a></b></span> <span class=\"reference-text\"><a href=\"/wiki/Distributed_computing#CITEREFGhosh2007\" title=\"Distributed computing\">Ghosh (2007)</a>, p. 10. <a href=\"/wiki/Distributed_computing#CITEREFKeidar2008\" title=\"Distributed computing\">Keidar (2008)</a>.</span>\n</li>\n<li id=\"cite_note-42\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-42\">^</a></b></span> <span class=\"reference-text\"><a href=\"/wiki/Distributed_computing#CITEREFLynch1996\" title=\"Distributed computing\">Lynch (1996)</a>, p. xix, 1–2. <a href=\"/wiki/Distributed_computing#CITEREFPeleg2000\" title=\"Distributed computing\">Peleg (2000)</a>, p. 1.</span>\n</li>\n<li id=\"cite_note-43\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-43\">^</a></b></span> <span class=\"reference-text\"><a class=\"external text\" href=\"http://www.webopedia.com/TERM/c/clustering.html\" rel=\"nofollow\">What is clustering?</a> Webopedia computer dictionary. Retrieved on November 7, 2007.</span>\n</li>\n<li id=\"cite_note-44\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-44\">^</a></b></span> <span class=\"reference-text\"><a class=\"external text\" href=\"https://www.pcmag.com/encyclopedia_term/0,2542,t=Beowulf&amp;i=38548,00.asp\" rel=\"nofollow\">Beowulf definition.</a> <i>PC Magazine</i>. Retrieved on November 7, 2007.</span>\n</li>\n<li id=\"cite_note-45\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-45\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\"><a class=\"external text\" href=\"https://www.top500.org/statistics/list/\" rel=\"nofollow\">\"List Statistics | TOP500 Supercomputer Sites\"</a>. <i>www.top500.org</i><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2018-08-05</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.top500.org&amp;rft.atitle=List+Statistics+%7C+TOP500+Supercomputer+Sites&amp;rft_id=https%3A%2F%2Fwww.top500.org%2Fstatistics%2Flist%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-46\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-46\">^</a></b></span> <span class=\"reference-text\"><a class=\"external text\" href=\"https://www.nersc.gov/users/computational-systems/hopper/configuration/interconnect/\" rel=\"nofollow\">\"Interconnect\"</a> <a class=\"external text\" href=\"https://web.archive.org/web/20150128133120/https://www.nersc.gov/users/computational-systems/hopper/configuration/interconnect/\" rel=\"nofollow\">Archived</a> 2015-01-28 at the <a href=\"/wiki/Wayback_Machine\" title=\"Wayback Machine\">Wayback Machine</a>.</span>\n</li>\n<li id=\"cite_note-47\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-47\">^</a></b></span> <span class=\"reference-text\">Hennessy and Patterson, p. 537.</span>\n</li>\n<li id=\"cite_note-48\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-48\">^</a></b></span> <span class=\"reference-text\"><a class=\"external text\" href=\"https://www.pcmag.com/encyclopedia_term/0,,t=mpp&amp;i=47310,00.asp\" rel=\"nofollow\">MPP Definition.</a> <i>PC Magazine</i>. Retrieved on November 7, 2007.</span>\n</li>\n<li id=\"cite_note-49\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-49\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation journal cs1\" id=\"CITEREFKirkpatrick2003\">Kirkpatrick, Scott (2003). \"COMPUTER SCIENCE: Rough Times Ahead\". <i>Science</i>. <b>299</b> (5607): 668–669. <a class=\"mw-redirect\" href=\"/wiki/Doi_(identifier)\" title=\"Doi (identifier)\">doi</a>:<a class=\"external text\" href=\"https://doi.org/10.1126%2Fscience.1081623\" rel=\"nofollow\">10.1126/science.1081623</a>. <a class=\"mw-redirect\" href=\"/wiki/PMID_(identifier)\" title=\"PMID (identifier)\">PMID</a> <a class=\"external text\" href=\"//pubmed.ncbi.nlm.nih.gov/12560537\" rel=\"nofollow\">12560537</a>. <a class=\"mw-redirect\" href=\"/wiki/S2CID_(identifier)\" title=\"S2CID (identifier)\">S2CID</a> <a class=\"external text\" href=\"https://api.semanticscholar.org/CorpusID:60622095\" rel=\"nofollow\">60622095</a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Science&amp;rft.atitle=COMPUTER+SCIENCE%3A+Rough+Times+Ahead&amp;rft.volume=299&amp;rft.issue=5607&amp;rft.pages=668-669&amp;rft.date=2003&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A60622095%23id-name%3DS2CID&amp;rft_id=info%3Apmid%2F12560537&amp;rft_id=info%3Adoi%2F10.1126%2Fscience.1081623&amp;rft.aulast=Kirkpatrick&amp;rft.aufirst=Scott&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-50\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-50\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation journal cs1\" id=\"CITEREFValuevaValuevSemyonovaLyakhov2019\">Valueva, Maria; Valuev, Georgii; Semyonova, Nataliya; Lyakhov, Pavel; Chervyakov, Nikolay; Kaplun, Dmitry; Bogaevskiy, Danil (2019-06-20). <a class=\"external text\" href=\"https://www.mdpi.com/2079-9292/8/6/694\" rel=\"nofollow\">\"Construction of Residue Number System Using Hardware Efficient Diagonal Function\"</a>. <i>Electronics</i>. <b>8</b> (6): 694. <a class=\"mw-redirect\" href=\"/wiki/Doi_(identifier)\" title=\"Doi (identifier)\">doi</a>:<span class=\"cs1-lock-free\" title=\"Freely accessible\"><a class=\"external text\" href=\"https://doi.org/10.3390%2Felectronics8060694\" rel=\"nofollow\">10.3390/electronics8060694</a></span>. <a class=\"mw-redirect\" href=\"/wiki/ISSN_(identifier)\" title=\"ISSN (identifier)\">ISSN</a> <a class=\"external text\" href=\"//www.worldcat.org/issn/2079-9292\" rel=\"nofollow\">2079-9292</a>. <q>All simulated circuits were described in very high speed integrated circuit (VHSIC) hardware description language (VHDL). Hardware modeling was performed on Xilinx FPGA Artix 7 xc7a200tfbg484-2.</q></cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Electronics&amp;rft.atitle=Construction+of+Residue+Number+System+Using+Hardware+Efficient+Diagonal+Function&amp;rft.volume=8&amp;rft.issue=6&amp;rft.pages=694&amp;rft.date=2019-06-20&amp;rft_id=info%3Adoi%2F10.3390%2Felectronics8060694&amp;rft.issn=2079-9292&amp;rft.aulast=Valueva&amp;rft.aufirst=Maria&amp;rft.au=Valuev%2C+Georgii&amp;rft.au=Semyonova%2C+Nataliya&amp;rft.au=Lyakhov%2C+Pavel&amp;rft.au=Chervyakov%2C+Nikolay&amp;rft.au=Kaplun%2C+Dmitry&amp;rft.au=Bogaevskiy%2C+Danil&amp;rft_id=https%3A%2F%2Fwww.mdpi.com%2F2079-9292%2F8%2F6%2F694&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-51\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-51\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation journal cs1\" id=\"CITEREFGuptaSuneja2020\">Gupta, Ankit; Suneja, Kriti (May 2020). <a class=\"external text\" href=\"https://ieeexplore.ieee.org/document/9121004/\" rel=\"nofollow\">\"Hardware Design of Approximate Matrix Multiplier based on FPGA in Verilog\"</a>. <i>2020 4th International Conference on Intelligent Computing and Control Systems (ICICCS)</i>. Madurai, India: IEEE: 496–498. <a class=\"mw-redirect\" href=\"/wiki/Doi_(identifier)\" title=\"Doi (identifier)\">doi</a>:<a class=\"external text\" href=\"https://doi.org/10.1109%2FICICCS48265.2020.9121004\" rel=\"nofollow\">10.1109/ICICCS48265.2020.9121004</a>. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-1-7281-4876-2\" title=\"Special:BookSources/978-1-7281-4876-2\"><bdi>978-1-7281-4876-2</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=2020+4th+International+Conference+on+Intelligent+Computing+and+Control+Systems+%28ICICCS%29&amp;rft.atitle=Hardware+Design+of+Approximate+Matrix+Multiplier+based+on+FPGA+in+Verilog&amp;rft.pages=496-498&amp;rft.date=2020-05&amp;rft_id=info%3Adoi%2F10.1109%2FICICCS48265.2020.9121004&amp;rft.isbn=978-1-7281-4876-2&amp;rft.aulast=Gupta&amp;rft.aufirst=Ankit&amp;rft.au=Suneja%2C+Kriti&amp;rft_id=https%3A%2F%2Fieeexplore.ieee.org%2Fdocument%2F9121004%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-DAmour-52\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-DAmour_52-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-DAmour_52-1\"><sup><i><b>b</b></i></sup></a> <a href=\"#cite_ref-DAmour_52-2\"><sup><i><b>c</b></i></sup></a></span> <span class=\"reference-text\">D'Amour, Michael R., Chief Operating Officer, <a class=\"new\" href=\"/w/index.php?title=DRC_Computer_Corporation&amp;action=edit&amp;redlink=1\" title=\"DRC Computer Corporation (page does not exist)\">DRC Computer Corporation</a>. \"Standard Reconfigurable Computing\". Invited speaker at the University of Delaware, February 28, 2007.</span>\n</li>\n<li id=\"cite_note-53\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-53\">^</a></b></span> <span class=\"reference-text\">Boggan, Sha'Kia and Daniel M. Pressel (August 2007). <a class=\"external text\" href=\"http://www.arl.army.mil/arlreports/2007/ARL-SR-154.pdf\" rel=\"nofollow\">GPUs: An Emerging Platform for General-Purpose Computation</a> <a class=\"external text\" href=\"https://web.archive.org/web/20161225073248/http://www.arl.army.mil/arlreports/2007/ARL-SR-154.pdf\" rel=\"nofollow\">Archived</a> 2016-12-25 at the <a href=\"/wiki/Wayback_Machine\" title=\"Wayback Machine\">Wayback Machine</a> (PDF). ARL-SR-154, U.S. Army Research Lab. Retrieved on November 7, 2007.</span>\n</li>\n<li id=\"cite_note-54\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-54\">^</a></b></span> <span class=\"reference-text\">Maslennikov, Oleg (2002). <a class=\"external text\" href=\"https://doi.org/10.1007%2F3-540-48086-2_30\" rel=\"nofollow\">\"Systematic Generation of Executing Programs for Processor Elements in Parallel ASIC or FPGA-Based Systems and Their Transformation into VHDL-Descriptions of Processor Element Control Units\".</a> <i>Lecture Notes in Computer Science</i>, <b>2328/2002:</b> p. 272.</span>\n</li>\n<li id=\"cite_note-55\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-55\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation journal cs1\" id=\"CITEREFShimokawaFuwa,_Y.Aramaki,_N.1991\">Shimokawa, Y.; Fuwa, Y.; Aramaki, N. (18–21 November 1991). \"A parallel ASIC VLSI neurocomputer for a large number of neurons and billion connections per second speed\". <i>International Joint Conference on Neural Networks</i>. <b>3</b>: 2162–2167. <a class=\"mw-redirect\" href=\"/wiki/Doi_(identifier)\" title=\"Doi (identifier)\">doi</a>:<a class=\"external text\" href=\"https://doi.org/10.1109%2FIJCNN.1991.170708\" rel=\"nofollow\">10.1109/IJCNN.1991.170708</a>. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-0-7803-0227-3\" title=\"Special:BookSources/978-0-7803-0227-3\"><bdi>978-0-7803-0227-3</bdi></a>. <a class=\"mw-redirect\" href=\"/wiki/S2CID_(identifier)\" title=\"S2CID (identifier)\">S2CID</a> <a class=\"external text\" href=\"https://api.semanticscholar.org/CorpusID:61094111\" rel=\"nofollow\">61094111</a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=International+Joint+Conference+on+Neural+Networks&amp;rft.atitle=A+parallel+ASIC+VLSI+neurocomputer+for+a+large+number+of+neurons+and+billion+connections+per+second+speed&amp;rft.volume=3&amp;rft.pages=2162-2167&amp;rft.date=1991-11-18%2F1991-11-21&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A61094111%23id-name%3DS2CID&amp;rft_id=info%3Adoi%2F10.1109%2FIJCNN.1991.170708&amp;rft.isbn=978-0-7803-0227-3&amp;rft.aulast=Shimokawa&amp;rft.aufirst=Y.&amp;rft.au=Fuwa%2C+Y.&amp;rft.au=Aramaki%2C+N.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-56\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-56\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation journal cs1\" id=\"CITEREFAckenIrwin,_Mary_JaneOwens,_Robert_M.1998\">Acken, Kevin P.; Irwin, Mary Jane; Owens, Robert M. (July 1998). \"A Parallel ASIC Architecture for Efficient Fractal Image Coding\". <i>The Journal of VLSI Signal Processing</i>. <b>19</b> (2): 97–113. <a class=\"mw-redirect\" href=\"/wiki/Doi_(identifier)\" title=\"Doi (identifier)\">doi</a>:<a class=\"external text\" href=\"https://doi.org/10.1023%2FA%3A1008005616596\" rel=\"nofollow\">10.1023/A:1008005616596</a>. <a class=\"mw-redirect\" href=\"/wiki/S2CID_(identifier)\" title=\"S2CID (identifier)\">S2CID</a> <a class=\"external text\" href=\"https://api.semanticscholar.org/CorpusID:2976028\" rel=\"nofollow\">2976028</a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Journal+of+VLSI+Signal+Processing&amp;rft.atitle=A+Parallel+ASIC+Architecture+for+Efficient+Fractal+Image+Coding&amp;rft.volume=19&amp;rft.issue=2&amp;rft.pages=97-113&amp;rft.date=1998-07&amp;rft_id=info%3Adoi%2F10.1023%2FA%3A1008005616596&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A2976028%23id-name%3DS2CID&amp;rft.aulast=Acken&amp;rft.aufirst=Kevin+P.&amp;rft.au=Irwin%2C+Mary+Jane&amp;rft.au=Owens%2C+Robert+M.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-57\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-57\">^</a></b></span> <span class=\"reference-text\">Kahng, Andrew B. (June 21, 2004) \"<a class=\"external text\" href=\"http://www.future-fab.com/documents.asp?grID=353&amp;d_ID=2596\" rel=\"nofollow\">Scoping the Problem of DFM in the Semiconductor Industry</a> <a class=\"external text\" href=\"https://web.archive.org/web/20080131221732/http://www.future-fab.com/documents.asp?grID=353&amp;d_ID=2596\" rel=\"nofollow\">Archived</a> 2008-01-31 at the <a href=\"/wiki/Wayback_Machine\" title=\"Wayback Machine\">Wayback Machine</a>.\" University of California, San Diego. \"Future design for manufacturing (DFM) technology must reduce design [non-recoverable expenditure] cost and directly address manufacturing [non-recoverable expenditures]—the cost of a mask set and probe card—which is well over $1 million at the 90 nm technology node and creates a significant damper on semiconductor-based innovation.\"</span>\n</li>\n<li id=\"cite_note-PH751-58\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-PH751_58-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-PH751_58-1\"><sup><i><b>b</b></i></sup></a></span> <span class=\"reference-text\">Patterson and Hennessy, p. 751.</span>\n</li>\n<li id=\"cite_note-59\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-59\">^</a></b></span> <span class=\"reference-text\">The <a class=\"external text\" href=\"http://awards.computer.org/ana/award/viewPastRecipients.action?id=16\" rel=\"nofollow\">Sidney Fernbach Award given to MPI inventor Bill Gropp</a> <a class=\"external text\" href=\"https://web.archive.org/web/20110725191103/http://awards.computer.org/ana/award/viewPastRecipients.action?id=16\" rel=\"nofollow\">Archived</a> 2011-07-25 at the <a href=\"/wiki/Wayback_Machine\" title=\"Wayback Machine\">Wayback Machine</a> refers to MPI as \"the dominant HPC communications interface\"</span>\n</li>\n<li id=\"cite_note-60\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-60\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFShenMikko_H._Lipasti2004\">Shen, John Paul; Mikko H. Lipasti (2004). <i>Modern processor design : fundamentals of superscalar processors</i> (1st ed.). Dubuque, Iowa: McGraw-Hill. p. 561. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-0-07-057064-1\" title=\"Special:BookSources/978-0-07-057064-1\"><bdi>978-0-07-057064-1</bdi></a>. <q>However, the holy grail of such research—automated parallelization of serial programs—has yet to materialize. While automated parallelization of certain classes of algorithms has been demonstrated, such success has largely been limited to scientific and numeric applications with predictable flow control (e.g., nested loop structures with statically determined iteration counts) and statically analyzable memory access patterns. (e.g., walks over large multidimensional arrays of float-point data).</q></cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Modern+processor+design+%3A+fundamentals+of+superscalar+processors&amp;rft.place=Dubuque%2C+Iowa&amp;rft.pages=561&amp;rft.edition=1st&amp;rft.pub=McGraw-Hill&amp;rft.date=2004&amp;rft.isbn=978-0-07-057064-1&amp;rft.aulast=Shen&amp;rft.aufirst=John+Paul&amp;rft.au=Mikko+H.+Lipasti&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-61\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-61\">^</a></b></span> <span class=\"reference-text\"><i>Encyclopedia of Parallel Computing, Volume 4</i> by David Padua 2011 <link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/0387097651\" title=\"Special:BookSources/0387097651\">0387097651</a> page 265</span>\n</li>\n<li id=\"cite_note-62\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-62\">^</a></b></span> <span class=\"reference-text\">Asanovic, Krste, et al. (December 18, 2006). <a class=\"external text\" href=\"http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-183.pdf\" rel=\"nofollow\">\"The Landscape of Parallel Computing Research: A View from Berkeley\"</a> (PDF). University of California, Berkeley. Technical Report No. UCB/EECS-2006-183. See table on pages 17–19.</span>\n</li>\n<li id=\"cite_note-63\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-63\">^</a></b></span> <span class=\"reference-text\">Dobel, B., Hartig, H., &amp; Engel, M. (2012) \"Operating system support for redundant multithreading\". <i>Proceedings of the Tenth ACM International Conference on Embedded Software</i>, 83–92. <a class=\"mw-redirect\" href=\"/wiki/Doi_(identifier)\" title=\"Doi (identifier)\">doi</a>:<a class=\"external text\" href=\"https://doi.org/10.1145%2F2380356.2380375\" rel=\"nofollow\">10.1145/2380356.2380375</a></span>\n</li>\n<li id=\"cite_note-infamous-64\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-infamous_64-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-infamous_64-1\"><sup><i><b>b</b></i></sup></a></span> <span class=\"reference-text\">Patterson and Hennessy, pp. 749–50: \"Although successful in pushing several technologies useful in later projects, the ILLIAC IV failed as a computer. Costs escalated from the $8 million estimated in 1966 to $31 million by 1972, despite the construction of only a quarter of the planned machine . It was perhaps the most infamous of supercomputers. The project started in 1965 and ran its first real application in 1976.\"</span>\n</li>\n<li id=\"cite_note-65\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-65\">^</a></b></span> <span class=\"reference-text\"><a href=\"/wiki/Luigi_Federico_Menabrea\" title=\"Luigi Federico Menabrea\">Menabrea, L. F.</a> (1842). <a class=\"external text\" href=\"http://www.fourmilab.ch/babbage/sketch.html\" rel=\"nofollow\"><i>Sketch of the Analytic Engine Invented by Charles Babbage</i></a>. Bibliothèque Universelle de Genève. Retrieved on November 7, 2007.\nquote: \"when a long series of identical computations is to be performed, such as those required for the formation of numerical tables, the machine can be brought into play so as to give several results at the same time, which will greatly abridge the whole amount of the processes.\"</span>\n</li>\n<li id=\"cite_note-PH753-66\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-PH753_66-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-PH753_66-1\"><sup><i><b>b</b></i></sup></a></span> <span class=\"reference-text\">Patterson and Hennessy, p. 753.</span>\n</li>\n<li id=\"cite_note-67\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-67\">^</a></b></span> <span class=\"reference-text\">\nR.W. Hockney, C.R. Jesshope. <a class=\"external text\" href=\"https://books.google.com/books?id=6HcBQ67-Fb4C\" rel=\"nofollow\"><i>Parallel Computers 2: Architecture, Programming and Algorithms, Volume 2</i></a>. 1988. p. 8 quote: \"The earliest reference to parallelism in computer design is thought to be in General L. F. Menabrea's publication in… 1842, entitled <i>Sketch of the Analytical Engine Invented by Charles Babbage</i>\".</span>\n</li>\n<li id=\"cite_note-68\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-68\">^</a></b></span> <span class=\"reference-text\">\"Parallel Programming\", S. Gill, <i>The Computer Journal</i> Vol. 1 #1, pp2-10, British Computer Society, April 1958.</span>\n</li>\n<li id=\"cite_note-G_Wilson-69\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-G_Wilson_69-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-G_Wilson_69-1\"><sup><i><b>b</b></i></sup></a> <a href=\"#cite_ref-G_Wilson_69-2\"><sup><i><b>c</b></i></sup></a> <a href=\"#cite_ref-G_Wilson_69-3\"><sup><i><b>d</b></i></sup></a> <a href=\"#cite_ref-G_Wilson_69-4\"><sup><i><b>e</b></i></sup></a></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\" id=\"CITEREFWilson1994\">Wilson, Gregory V. (1994). <a class=\"external text\" href=\"http://ei.cs.vt.edu/~history/Parallel.html\" rel=\"nofollow\">\"The History of the Development of Parallel Computing\"</a>. Virginia Tech/Norfolk State University, Interactive Learning with a Digital Library in Computer Science<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2008-01-08</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+History+of+the+Development+of+Parallel+Computing&amp;rft.pub=Virginia+Tech%2FNorfolk+State+University%2C+Interactive+Learning+with+a+Digital+Library+in+Computer+Science&amp;rft.date=1994&amp;rft.aulast=Wilson&amp;rft.aufirst=Gregory+V.&amp;rft_id=http%3A%2F%2Fei.cs.vt.edu%2F~history%2FParallel.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-70\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-70\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\" id=\"CITEREFAnthes,_Gry2001\">Anthes, Gry (November 19, 2001). <a class=\"external text\" href=\"https://web.archive.org/web/20080131205427/http://www.computerworld.com/action/article.do?command=viewArticleBasic&amp;articleId=65878\" rel=\"nofollow\">\"The Power of Parallelism\"</a>. <i><a href=\"/wiki/Computerworld\" title=\"Computerworld\">Computerworld</a></i>. Archived from <a class=\"external text\" href=\"http://www.computerworld.com/action/article.do?command=viewArticleBasic&amp;articleId=65878\" rel=\"nofollow\">the original</a> on January 31, 2008<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">2008-01-08</span></span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=The+Power+of+Parallelism&amp;rft.date=2001-11-19&amp;rft.au=Anthes%2C+Gry&amp;rft_id=http%3A%2F%2Fwww.computerworld.com%2Faction%2Farticle.do%3Fcommand%3DviewArticleBasic%26articleId%3D65878&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-71\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-71\">^</a></b></span> <span class=\"reference-text\">Patterson and Hennessy, p. 749.</span>\n</li>\n<li id=\"cite_note-72\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-72\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFMinsky1986\">Minsky, Marvin (1986). <a class=\"external text\" href=\"https://archive.org/details/societyofmind00marv/page/17\" rel=\"nofollow\"><i>The Society of Mind</i></a>. New York: Simon &amp; Schuster. pp. <a class=\"external text\" href=\"https://archive.org/details/societyofmind00marv/page/17\" rel=\"nofollow\">17</a>. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-0-671-60740-1\" title=\"Special:BookSources/978-0-671-60740-1\"><bdi>978-0-671-60740-1</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+Society+of+Mind&amp;rft.place=New+York&amp;rft.pages=17&amp;rft.pub=Simon+%26+Schuster&amp;rft.date=1986&amp;rft.isbn=978-0-671-60740-1&amp;rft.aulast=Minsky&amp;rft.aufirst=Marvin&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fsocietyofmind00marv%2Fpage%2F17&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-73\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-73\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFMinsky1986\">Minsky, Marvin (1986). <a class=\"external text\" href=\"https://archive.org/details/societyofmind00marv/page/29\" rel=\"nofollow\"><i>The Society of Mind</i></a>. New York: Simon &amp; Schuster. pp. <a class=\"external text\" href=\"https://archive.org/details/societyofmind00marv/page/29\" rel=\"nofollow\">29</a>. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-0-671-60740-1\" title=\"Special:BookSources/978-0-671-60740-1\"><bdi>978-0-671-60740-1</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+Society+of+Mind&amp;rft.place=New+York&amp;rft.pages=29&amp;rft.pub=Simon+%26+Schuster&amp;rft.date=1986&amp;rft.isbn=978-0-671-60740-1&amp;rft.aulast=Minsky&amp;rft.aufirst=Marvin&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fsocietyofmind00marv%2Fpage%2F29&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-74\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-74\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFBlakeslee1996\"><a class=\"new\" href=\"/w/index.php?title=Thomas_R._Blakeslee&amp;action=edit&amp;redlink=1\" title=\"Thomas R. Blakeslee (page does not exist)\">Blakeslee, Thomas</a> (1996). <span class=\"cs1-lock-registration\" title=\"Free registration required\"><a class=\"external text\" href=\"https://archive.org/details/beyondconsciousm00blak\" rel=\"nofollow\"><i>Beyond the Conscious Mind. Unlocking the Secrets of the Self</i></a></span>. pp. <a class=\"external text\" href=\"https://archive.org/details/beyondconsciousm00blak/page/6\" rel=\"nofollow\">6–7</a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Beyond+the+Conscious+Mind.+Unlocking+the+Secrets+of+the+Self&amp;rft.pages=6-7&amp;rft.date=1996&amp;rft.aulast=Blakeslee&amp;rft.aufirst=Thomas&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fbeyondconsciousm00blak&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-75\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-75\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFGazzanigaLeDoux1978\"><a class=\"mw-redirect\" href=\"/wiki/Michael_S._Gazzaniga\" title=\"Michael S. Gazzaniga\">Gazzaniga, Michael</a>; <a href=\"/wiki/Joseph_E._LeDoux\" title=\"Joseph E. LeDoux\">LeDoux, Joseph</a> (1978). <i>The Integrated Mind</i>. pp. 132–161.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+Integrated+Mind&amp;rft.pages=132-161&amp;rft.date=1978&amp;rft.aulast=Gazzaniga&amp;rft.aufirst=Michael&amp;rft.au=LeDoux%2C+Joseph&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-76\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-76\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFGazzaniga1985\"><a class=\"mw-redirect\" href=\"/wiki/Michael_S._Gazzaniga\" title=\"Michael S. Gazzaniga\">Gazzaniga, Michael</a> (1985). <span class=\"cs1-lock-registration\" title=\"Free registration required\"><a class=\"external text\" href=\"https://archive.org/details/socialbraindisco0000gazz\" rel=\"nofollow\"><i>The Social Brain. Discovering the Networks of the Mind</i></a></span>. pp. <a class=\"external text\" href=\"https://archive.org/details/socialbraindisco0000gazz/page/77\" rel=\"nofollow\">77–79</a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+Social+Brain.+Discovering+the+Networks+of+the+Mind&amp;rft.pages=77-79&amp;rft.date=1985&amp;rft.aulast=Gazzaniga&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fsocialbraindisco0000gazz&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-77\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-77\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFOrnstein1992\"><a class=\"mw-redirect\" href=\"/wiki/Robert_Ornstein\" title=\"Robert Ornstein\">Ornstein, Robert</a> (1992). <span class=\"cs1-lock-registration\" title=\"Free registration required\"><a class=\"external text\" href=\"https://archive.org/details/evolutionofconsc0000orns\" rel=\"nofollow\"><i>Evolution of Consciousness: The Origins of the Way We Think</i></a></span>. pp. <a class=\"external text\" href=\"https://archive.org/details/evolutionofconsc0000orns/page/2\" rel=\"nofollow\">2</a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Evolution+of+Consciousness%3A+The+Origins+of+the+Way+We+Think&amp;rft.pages=2&amp;rft.date=1992&amp;rft.aulast=Ornstein&amp;rft.aufirst=Robert&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fevolutionofconsc0000orns&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-78\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-78\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFHilgard1977\"><a class=\"new\" href=\"/w/index.php?title=Ernest_Ropiequet_%22Jack%22_Hilgard&amp;action=edit&amp;redlink=1\" title='Ernest Ropiequet \"Jack\" Hilgard (page does not exist)'>Hilgard, Ernest</a> (1977). <i>Divided consciousness: multiple controls in human thought and action</i>. New York: Wiley. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-0-471-39602-4\" title=\"Special:BookSources/978-0-471-39602-4\"><bdi>978-0-471-39602-4</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Divided+consciousness%3A+multiple+controls+in+human+thought+and+action.&amp;rft.place=New+York&amp;rft.pub=Wiley&amp;rft.date=1977&amp;rft.isbn=978-0-471-39602-4&amp;rft.aulast=Hilgard&amp;rft.aufirst=Ernest&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-79\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-79\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFHilgard1986\"><a class=\"new\" href=\"/w/index.php?title=Ernest_Ropiequet_%22Jack%22_Hilgard&amp;action=edit&amp;redlink=1\" title='Ernest Ropiequet \"Jack\" Hilgard (page does not exist)'>Hilgard, Ernest</a> (1986). <i>Divided consciousness: multiple controls in human thought and action (expanded edition)</i>. New York: Wiley. <a class=\"mw-redirect\" href=\"/wiki/ISBN_(identifier)\" title=\"ISBN (identifier)\">ISBN</a> <a href=\"/wiki/Special:BookSources/978-0-471-80572-4\" title=\"Special:BookSources/978-0-471-80572-4\"><bdi>978-0-471-80572-4</bdi></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Divided+consciousness%3A+multiple+controls+in+human+thought+and+action+%28expanded+edition%29.&amp;rft.place=New+York&amp;rft.pub=Wiley&amp;rft.date=1986&amp;rft.isbn=978-0-471-80572-4&amp;rft.aulast=Hilgard&amp;rft.aufirst=Ernest&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-80\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-80\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFKaku2014\"><a href=\"/wiki/Michio_Kaku\" title=\"Michio Kaku\">Kaku, Michio</a> (2014). <a href=\"/wiki/The_Future_of_the_Mind\" title=\"The Future of the Mind\"><i>The Future of the Mind</i></a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+Future+of+the+Mind&amp;rft.date=2014&amp;rft.aulast=Kaku&amp;rft.aufirst=Michio&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-81\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-81\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation book cs1\" id=\"CITEREFOuspenskii1992\"><a class=\"mw-redirect\" href=\"/wiki/Pyotr_Demianovich_Ouspenskii\" title=\"Pyotr Demianovich Ouspenskii\">Ouspenskii, Pyotr</a> (1992). \"Chapter 3\". <i>In Search of the Miraculous. Fragments of an Unknown Teaching</i>. pp. 72–83.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Chapter+3&amp;rft.btitle=In+Search+of+the+Miraculous.+Fragments+of+an+Unknown+Teaching&amp;rft.pages=72-83&amp;rft.date=1992&amp;rft.aulast=Ouspenskii&amp;rft.aufirst=Pyotr&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n<li id=\"cite_note-82\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-82\">^</a></b></span> <span class=\"reference-text\"><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation web cs1\"><a class=\"external text\" href=\"http://neuroclusterbrain.com\" rel=\"nofollow\">\"Official Neurocluster Brain Model site\"</a><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">July 22,</span> 2017</span>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Official+Neurocluster+Brain+Model+site&amp;rft_id=http%3A%2F%2Fneuroclusterbrain.com&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></span>\n</li>\n</ol></div>\n<h2><span class=\"mw-headline\" id=\"Further_reading\">Further reading</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=37\" title=\"Edit section: Further reading\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<ul><li><link href=\"mw-data:TemplateStyles:r999302996\" rel=\"mw-deduplicated-inline-style\"/><cite class=\"citation journal cs1\" id=\"CITEREFRodriguezVillagraBaran2008\">Rodriguez, C.; Villagra, M.; Baran, B. (29 August 2008). \"Asynchronous team algorithms for Boolean Satisfiability\". <i>Bio-Inspired Models of Network, Information and Computing Systems, 2007. Bionetics 2007. 2nd</i>: 66–69. <a class=\"mw-redirect\" href=\"/wiki/Doi_(identifier)\" title=\"Doi (identifier)\">doi</a>:<a class=\"external text\" href=\"https://doi.org/10.1109%2FBIMNICS.2007.4610083\" rel=\"nofollow\">10.1109/BIMNICS.2007.4610083</a>. <a class=\"mw-redirect\" href=\"/wiki/S2CID_(identifier)\" title=\"S2CID (identifier)\">S2CID</a> <a class=\"external text\" href=\"https://api.semanticscholar.org/CorpusID:15185219\" rel=\"nofollow\">15185219</a>.</cite><span class=\"Z3988\" title=\"ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Bio-Inspired+Models+of+Network%2C+Information+and+Computing+Systems%2C+2007.+Bionetics+2007.+2nd&amp;rft.atitle=Asynchronous+team+algorithms+for+Boolean+Satisfiability&amp;rft.pages=66-69&amp;rft.date=2008-08-29&amp;rft_id=info%3Adoi%2F10.1109%2FBIMNICS.2007.4610083&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A15185219%23id-name%3DS2CID&amp;rft.aulast=Rodriguez&amp;rft.aufirst=C.&amp;rft.au=Villagra%2C+M.&amp;rft.au=Baran%2C+B.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AParallel+computing\"></span></li>\n<li>Sechin, A.; Parallel Computing in Photogrammetry. GIM International. #1, 2016, pp. 21–23.</li></ul>\n<h2><span class=\"mw-headline\" id=\"External_links\">External links</span><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=Parallel_computing&amp;action=edit&amp;section=38\" title=\"Edit section: External links\">edit</a><span class=\"mw-editsection-bracket\">]</span></span></h2>\n<style data-mw-deduplicate=\"TemplateStyles:r1006640987\">.mw-parser-output .spoken-wikipedia{border:1px solid #a2a9b1;background-color:#f8f9fa;margin:0.5em 0;padding:0.2em;line-height:1.5em;font-size:90%}.mw-parser-output .spoken-wikipedia-header{text-align:center}.mw-parser-output .spoken-wikipedia-listen-to{font-weight:bold}.mw-parser-output .spoken-wikipedia-files{text-align:center;margin-top:10px;margin-bottom:0.4em}.mw-parser-output .spoken-wikipedia-icon{float:left;margin-left:5px;margin-top:10px}.mw-parser-output .spoken-wikipedia-disclaimer{margin-left:60px;margin-top:10px;font-size:95%;line-height:1.6em}.mw-parser-output .spoken-wikipedia-footer{margin-top:10px;text-align:center}@media(min-width:720px){.mw-parser-output .spoken-wikipedia{width:20em;float:right;clear:right;margin-left:1em}}</style><div class=\"spoken-wikipedia sisterproject noprint haudio\"><div class=\"spoken-wikipedia-header\"><span class=\"spoken-wikipedia-listen-to\">Listen to this article</span> (<span class=\"duration\"><span class=\"min\">54</span> minutes</span>)</div><div class=\"spoken-wikipedia-files\"><div class=\"center\"><div class=\"floatnone\"><div class=\"mediaContainer\" style=\"width:200px\"><audio class=\"kskin\" controls=\"\" data-durationhint=\"3255.0690249433\" data-mwprovider=\"wikimediacommons\" data-mwtitle=\"En-Parallel_computing.ogg\" data-startoffset=\"0\" id=\"mwe_player_0\" preload=\"none\" style=\"width:200px\"><source data-bandwidth=\"67738\" data-height=\"0\" data-shorttitle=\"Ogg source\" data-title=\"Original Ogg file (68 kbps)\" data-width=\"0\" src=\"//upload.wikimedia.org/wikipedia/commons/3/3b/En-Parallel_computing.ogg\" type='audio/ogg; codecs=\"vorbis\"'/><source data-bandwidth=\"128968\" data-height=\"0\" data-shorttitle=\"MP3\" data-title=\"MP3\" data-transcodekey=\"mp3\" data-width=\"0\" src=\"//upload.wikimedia.org/wikipedia/commons/transcoded/3/3b/En-Parallel_computing.ogg/En-Parallel_computing.ogg.mp3\" type=\"audio/mpeg\"/></audio></div></div></div>\n</div><div class=\"spoken-wikipedia-icon\"><img alt=\"Spoken Wikipedia icon\" data-file-height=\"96\" data-file-width=\"128\" decoding=\"async\" height=\"34\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/45px-Sound-icon.svg.png\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/68px-Sound-icon.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/90px-Sound-icon.svg.png 2x\" title=\"Spoken Wikipedia\" width=\"45\"/></div><div class=\"spoken-wikipedia-disclaimer\"><a href=\"/wiki/File:En-Parallel_computing.ogg\" title=\"File:En-Parallel computing.ogg\">This audio file</a> was created from a revision of this article dated 21 August 2013<span style=\"display:none\"> (<span class=\"bday dtstart published updated\">2013-08-21</span>)</span>, and does not reflect subsequent edits.</div><div class=\"spoken-wikipedia-footer\">(<a class=\"mw-redirect\" href=\"/wiki/Wikipedia:Media_help\" title=\"Wikipedia:Media help\">Audio help</a> · <a href=\"/wiki/Wikipedia:Spoken_articles\" title=\"Wikipedia:Spoken articles\">More spoken articles</a>)</div></div>\n<table class=\"mbox-small plainlinks sistersitebox\" role=\"presentation\" style=\"background-color:#f9f9f9;border:1px solid #aaa;color:#000\">\n<tbody><tr>\n<td class=\"mbox-image\"><img alt=\"\" class=\"noviewer\" data-file-height=\"400\" data-file-width=\"400\" decoding=\"async\" height=\"40\" src=\"//upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/40px-Wikibooks-logo-en-noslogan.svg.png\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/60px-Wikibooks-logo-en-noslogan.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/80px-Wikibooks-logo-en-noslogan.svg.png 2x\" width=\"40\"/></td>\n<td class=\"mbox-text plainlist\">Wikibooks has a book on the topic of: <i><b><a class=\"extiw\" href=\"https://en.wikibooks.org/wiki/Distributed_Systems\" title=\"wikibooks:Distributed Systems\">Distributed Systems</a></b></i></td></tr>\n</tbody></table>\n<ul><li><a class=\"external text\" href=\"http://www.nd.edu/~dbalsara/Numerical-PDE-Course\" rel=\"nofollow\">Instructional videos on CAF in the Fortran Standard by John Reid (see Appendix B)</a></li>\n<li><a class=\"external text\" href=\"https://curlie.org/Computers/Parallel_Computing/\" rel=\"nofollow\">Parallel computing</a> at <a class=\"mw-redirect\" href=\"/wiki/Curlie\" title=\"Curlie\">Curlie</a></li>\n<li><a class=\"external text\" href=\"http://www.llnl.gov/computing/tutorials/parallel_comp/\" rel=\"nofollow\">Lawrence Livermore National Laboratory: Introduction to Parallel Computing</a></li>\n<li><a class=\"external text\" href=\"http://www-unix.mcs.anl.gov/dbpp/\" rel=\"nofollow\">Designing and Building Parallel Programs, by Ian Foster</a></li>\n<li><a class=\"external text\" href=\"https://web.archive.org/web/20021012122919/http://wotug.ukc.ac.uk/parallel/\" rel=\"nofollow\">Internet Parallel Computing Archive</a></li>\n<li><a class=\"external text\" href=\"https://web.archive.org/web/20110928211245/http://dsonline.computer.org/portal/site/dsonline/index.jsp?pageID=dso_level1_home&amp;path=dsonline%2Ftopics%2Fparallel&amp;file=index.xml&amp;xsl=generic.xsl\" rel=\"nofollow\">Parallel processing topic area at IEEE Distributed Computing Online</a></li>\n<li><a class=\"external text\" href=\"http://www.new-npac.org/projects/cdroms/cewes-1998-05/copywrite/pcw/book.html\" rel=\"nofollow\">Parallel Computing Works Free On-line Book</a></li>\n<li><a class=\"external text\" href=\"http://ark.cdlib.org/ark:/13030/ft0f59n73z/\" rel=\"nofollow\">Frontiers of Supercomputing Free On-line Book Covering topics like algorithms and industrial applications</a></li>\n<li><a class=\"external text\" href=\"https://web.archive.org/web/20081020052247/http://www.upcrc.illinois.edu/\" rel=\"nofollow\">Universal Parallel Computing Research Center</a></li>\n<li><a class=\"external text\" href=\"https://web.archive.org/web/20100122110043/http://ppppcourse.ning.com/\" rel=\"nofollow\">Course in Parallel Programming at Columbia University (in collaboration with IBM T.J. Watson X10 project)</a></li>\n<li><a class=\"external text\" href=\"https://arxiv.org/PS_cache/arxiv/pdf/1008/1008.0011v1.pdf\" rel=\"nofollow\">Parallel and distributed Gröbner bases computation in JAS</a>, see also <a href=\"/wiki/Gr%C3%B6bner_basis\" title=\"Gröbner basis\">Gröbner basis</a></li>\n<li><a class=\"external text\" href=\"https://web.archive.org/web/20110826190010/http://sbel.wisc.edu/Courses/ME964/2011/index.htm\" rel=\"nofollow\">Course in Parallel Computing at University of Wisconsin-Madison</a></li>\n<li><a class=\"external text\" href=\"http://research.microsoft.com/en-us/collaboration/parlab/contents.aspx\" rel=\"nofollow\">Berkeley Par Lab: progress in the parallel computing landscape</a>, Editors: David Patterson, Dennis Gannon, and Michael Wrinn, August 23, 2013</li>\n<li><a class=\"external text\" href=\"https://spectrum.ieee.org/computing/software/the-trouble-with-multicore\" rel=\"nofollow\">The trouble with multicore</a>, by David Patterson, posted 30 Jun 2010</li>\n<li><a class=\"external text\" href=\"https://www.techsevi.com/supercomputer/\" rel=\"nofollow\">Parallel Computing : A View From Techsevi</a></li>\n<li><a class=\"external text\" href=\"https://computing.llnl.gov/tutorials/parallel_comp/\" rel=\"nofollow\">Introduction to Parallel Computing</a></li>\n<li><a class=\"external text\" href=\"https://www.coursera.org/learn/parprog1\" rel=\"nofollow\">Coursera: Parallel Programming</a></li></ul>\n<div aria-labelledby=\"Parallel_computing\" class=\"navbox\" role=\"navigation\" style=\"padding:3px\"><table class=\"nowraplinks hlist mw-collapsible mw-collapsed navbox-inner\" style=\"border-spacing:0;background:transparent;color:inherit\"><tbody><tr><th class=\"navbox-title\" colspan=\"2\" scope=\"col\"><style data-mw-deduplicate=\"TemplateStyles:r992953826\">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:\"[ \"}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:\" ]\"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}.mw-parser-output .infobox .navbar{font-size:100%}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}</style><div class=\"navbar plainlinks hlist navbar-mini\"><ul><li class=\"nv-view\"><a href=\"/wiki/Template:Parallel_computing\" title=\"Template:Parallel computing\"><abbr style=\";;background:none transparent;border:none;box-shadow:none;padding:0;\" title=\"View this template\">v</abbr></a></li><li class=\"nv-talk\"><a href=\"/wiki/Template_talk:Parallel_computing\" title=\"Template talk:Parallel computing\"><abbr style=\";;background:none transparent;border:none;box-shadow:none;padding:0;\" title=\"Discuss this template\">t</abbr></a></li><li class=\"nv-edit\"><a class=\"external text\" href=\"https://en.wikipedia.org/w/index.php?title=Template:Parallel_computing&amp;action=edit\"><abbr style=\";;background:none transparent;border:none;box-shadow:none;padding:0;\" title=\"Edit this template\">e</abbr></a></li></ul></div><div id=\"Parallel_computing\" style=\"font-size:114%;margin:0 4em\"><a class=\"mw-selflink selflink\">Parallel computing</a></div></th></tr><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\">General</th><td class=\"navbox-list navbox-odd\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><a href=\"/wiki/Distributed_computing\" title=\"Distributed computing\">Distributed computing</a></li>\n<li><a class=\"mw-selflink selflink\">Parallel computing</a></li>\n<li><a href=\"/wiki/Massively_parallel\" title=\"Massively parallel\">Massively parallel</a></li>\n<li><a href=\"/wiki/Cloud_computing\" title=\"Cloud computing\">Cloud computing</a></li>\n<li><a href=\"/wiki/Supercomputer\" title=\"Supercomputer\">High-performance computing</a></li>\n<li><a href=\"/wiki/Multiprocessing\" title=\"Multiprocessing\">Multiprocessing</a></li>\n<li><a href=\"/wiki/Manycore_processor\" title=\"Manycore processor\">Manycore processor</a></li>\n<li><a href=\"/wiki/General-purpose_computing_on_graphics_processing_units\" title=\"General-purpose computing on graphics processing units\">GPGPU</a></li>\n<li><a href=\"/wiki/Computer_network\" title=\"Computer network\">Computer network</a></li>\n<li><a href=\"/wiki/Systolic_array\" title=\"Systolic array\">Systolic array</a></li></ul>\n</div></td></tr><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\">Levels</th><td class=\"navbox-list navbox-even\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><a href=\"/wiki/Bit-level_parallelism\" title=\"Bit-level parallelism\">Bit</a></li>\n<li><a href=\"/wiki/Instruction-level_parallelism\" title=\"Instruction-level parallelism\">Instruction</a></li>\n<li><a href=\"/wiki/Task_parallelism\" title=\"Task parallelism\">Thread</a></li>\n<li><a href=\"/wiki/Task_parallelism\" title=\"Task parallelism\">Task</a></li>\n<li><a href=\"/wiki/Data_parallelism\" title=\"Data parallelism\">Data</a></li>\n<li><a href=\"/wiki/Memory-level_parallelism\" title=\"Memory-level parallelism\">Memory</a></li>\n<li><a href=\"/wiki/Loop-level_parallelism\" title=\"Loop-level parallelism\">Loop</a></li>\n<li><a href=\"/wiki/Pipeline_(computing)\" title=\"Pipeline (computing)\">Pipeline</a></li></ul>\n</div></td></tr><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\"><a href=\"/wiki/Multithreading_(computer_architecture)\" title=\"Multithreading (computer architecture)\">Multithreading</a></th><td class=\"navbox-list navbox-odd\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><a href=\"/wiki/Temporal_multithreading\" title=\"Temporal multithreading\">Temporal</a></li>\n<li><a href=\"/wiki/Simultaneous_multithreading\" title=\"Simultaneous multithreading\">Simultaneous</a> (SMT)</li>\n<li><a href=\"/wiki/Speculative_multithreading\" title=\"Speculative multithreading\">Speculative</a> (SpMT)</li>\n<li><a href=\"/wiki/Preemption_(computing)\" title=\"Preemption (computing)\">Preemptive</a></li>\n<li><a href=\"/wiki/Computer_multitasking#Cooperative_multitasking\" title=\"Computer multitasking\">Cooperative</a></li>\n<li><a href=\"/wiki/Bulldozer_(microarchitecture)#Bulldozer_core\" title=\"Bulldozer (microarchitecture)\">Clustered Multi-Thread</a> (CMT)</li>\n<li><a href=\"/wiki/Hardware_scout\" title=\"Hardware scout\">Hardware scout</a></li></ul>\n</div></td></tr><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\">Theory</th><td class=\"navbox-list navbox-even\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><a class=\"mw-redirect\" href=\"/wiki/Parallel_random-access_machine\" title=\"Parallel random-access machine\">PRAM model</a></li>\n<li><a href=\"/wiki/Parallel_external_memory\" title=\"Parallel external memory\">PEM Model</a></li>\n<li><a href=\"/wiki/Analysis_of_parallel_algorithms\" title=\"Analysis of parallel algorithms\">Analysis of parallel algorithms</a></li>\n<li><a href=\"/wiki/Amdahl%27s_law\" title=\"Amdahl's law\">Amdahl's law</a></li>\n<li><a href=\"/wiki/Gustafson%27s_law\" title=\"Gustafson's law\">Gustafson's law</a></li>\n<li><a href=\"/wiki/Cost_efficiency\" title=\"Cost efficiency\">Cost efficiency</a></li>\n<li><a href=\"/wiki/Karp%E2%80%93Flatt_metric\" title=\"Karp–Flatt metric\">Karp–Flatt metric</a></li>\n<li><a href=\"/wiki/Parallel_slowdown\" title=\"Parallel slowdown\">Slowdown</a></li>\n<li><a href=\"/wiki/Speedup\" title=\"Speedup\">Speedup</a></li></ul>\n</div></td></tr><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\">Elements</th><td class=\"navbox-list navbox-odd\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><a href=\"/wiki/Process_(computing)\" title=\"Process (computing)\">Process</a></li>\n<li><a href=\"/wiki/Thread_(computing)\" title=\"Thread (computing)\">Thread</a></li>\n<li><a href=\"/wiki/Fiber_(computer_science)\" title=\"Fiber (computer science)\">Fiber</a></li>\n<li><a href=\"/wiki/Instruction_window\" title=\"Instruction window\">Instruction window</a></li>\n<li><a href=\"/wiki/Array_data_structure\" title=\"Array data structure\">Array data structure</a></li></ul>\n</div></td></tr><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\">Coordination</th><td class=\"navbox-list navbox-even\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><a href=\"/wiki/Multiprocessing\" title=\"Multiprocessing\">Multiprocessing</a></li>\n<li><a href=\"/wiki/Memory_coherence\" title=\"Memory coherence\">Memory coherency</a></li>\n<li><a href=\"/wiki/Cache_coherence\" title=\"Cache coherence\">Cache coherency</a></li>\n<li><a href=\"/wiki/Cache_invalidation\" title=\"Cache invalidation\">Cache invalidation</a></li>\n<li><a href=\"/wiki/Barrier_(computer_science)\" title=\"Barrier (computer science)\">Barrier</a></li>\n<li><a href=\"/wiki/Synchronization_(computer_science)\" title=\"Synchronization (computer science)\">Synchronization</a></li>\n<li><a href=\"/wiki/Application_checkpointing\" title=\"Application checkpointing\">Application checkpointing</a></li></ul>\n</div></td></tr><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\"><a href=\"/wiki/Computer_programming\" title=\"Computer programming\">Programming</a></th><td class=\"navbox-list navbox-odd\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><a href=\"/wiki/Stream_processing\" title=\"Stream processing\">Stream processing</a></li>\n<li><a href=\"/wiki/Dataflow_programming\" title=\"Dataflow programming\">Dataflow programming</a></li>\n<li><a href=\"/wiki/Parallel_programming_model\" title=\"Parallel programming model\">Models</a>\n<ul><li><a href=\"/wiki/Implicit_parallelism\" title=\"Implicit parallelism\">Implicit parallelism</a></li>\n<li><a href=\"/wiki/Explicit_parallelism\" title=\"Explicit parallelism\">Explicit parallelism</a></li>\n<li><a href=\"/wiki/Concurrency_(computer_science)\" title=\"Concurrency (computer science)\">Concurrency</a></li></ul></li>\n<li><a href=\"/wiki/Non-blocking_algorithm\" title=\"Non-blocking algorithm\">Non-blocking algorithm</a></li></ul>\n</div></td></tr><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\"><a href=\"/wiki/Computer_hardware\" title=\"Computer hardware\">Hardware</a></th><td class=\"navbox-list navbox-even\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><a href=\"/wiki/Flynn%27s_taxonomy\" title=\"Flynn's taxonomy\">Flynn's taxonomy</a>\n<ul><li><a href=\"/wiki/SISD\" title=\"SISD\">SISD</a></li>\n<li><a href=\"/wiki/SIMD\" title=\"SIMD\">SIMD</a></li>\n<li><a href=\"/wiki/Single_instruction,_multiple_threads\" title=\"Single instruction, multiple threads\">SIMT</a></li>\n<li><a href=\"/wiki/MISD\" title=\"MISD\">MISD</a></li>\n<li><a href=\"/wiki/MIMD\" title=\"MIMD\">MIMD</a></li></ul></li>\n<li><a href=\"/wiki/Dataflow_architecture\" title=\"Dataflow architecture\">Dataflow architecture</a></li>\n<li><a href=\"/wiki/Instruction_pipelining\" title=\"Instruction pipelining\">Pipelined processor</a></li>\n<li><a href=\"/wiki/Superscalar_processor\" title=\"Superscalar processor\">Superscalar processor</a></li>\n<li><a href=\"/wiki/Vector_processor\" title=\"Vector processor\">Vector processor</a></li>\n<li><a href=\"/wiki/Multiprocessing\" title=\"Multiprocessing\">Multiprocessor</a>\n<ul><li><a href=\"/wiki/Symmetric_multiprocessing\" title=\"Symmetric multiprocessing\">symmetric</a></li>\n<li><a href=\"/wiki/Asymmetric_multiprocessing\" title=\"Asymmetric multiprocessing\">asymmetric</a></li></ul></li>\n<li><a href=\"/wiki/Semiconductor_memory\" title=\"Semiconductor memory\">Memory</a>\n<ul><li><a href=\"/wiki/Shared_memory\" title=\"Shared memory\">shared</a></li>\n<li><a href=\"/wiki/Distributed_memory\" title=\"Distributed memory\">distributed</a></li>\n<li><a href=\"/wiki/Distributed_shared_memory\" title=\"Distributed shared memory\">distributed shared</a></li>\n<li><a href=\"/wiki/Uniform_memory_access\" title=\"Uniform memory access\">UMA</a></li>\n<li><a href=\"/wiki/Non-uniform_memory_access\" title=\"Non-uniform memory access\">NUMA</a></li>\n<li><a href=\"/wiki/Cache-only_memory_architecture\" title=\"Cache-only memory architecture\">COMA</a></li></ul></li>\n<li><a href=\"/wiki/Massively_parallel\" title=\"Massively parallel\">Massively parallel computer</a></li>\n<li><a href=\"/wiki/Computer_cluster\" title=\"Computer cluster\">Computer cluster</a></li>\n<li><a href=\"/wiki/Grid_computing\" title=\"Grid computing\">Grid computer</a></li>\n<li><a href=\"/wiki/Hardware_acceleration\" title=\"Hardware acceleration\">Hardware acceleration</a></li></ul>\n</div></td></tr><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\"><a class=\"mw-redirect\" href=\"/wiki/Application_programming_interface\" title=\"Application programming interface\">APIs</a></th><td class=\"navbox-list navbox-odd\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><a href=\"/wiki/Ateji_PX\" title=\"Ateji PX\">Ateji PX</a></li>\n<li><a href=\"/wiki/Boost_(C%2B%2B_libraries)\" title=\"Boost (C++ libraries)\">Boost</a></li>\n<li><a href=\"/wiki/Chapel_(programming_language)\" title=\"Chapel (programming language)\">Chapel</a></li>\n<li><a href=\"/wiki/HPX\" title=\"HPX\">HPX</a></li>\n<li><a href=\"/wiki/Charm%2B%2B\" title=\"Charm++\">Charm++</a></li>\n<li><a href=\"/wiki/Cilk\" title=\"Cilk\">Cilk</a></li>\n<li><a href=\"/wiki/Coarray_Fortran\" title=\"Coarray Fortran\">Coarray Fortran</a></li>\n<li><a href=\"/wiki/CUDA\" title=\"CUDA\">CUDA</a></li>\n<li><a href=\"/wiki/Dryad_(programming)\" title=\"Dryad (programming)\">Dryad</a></li>\n<li><a href=\"/wiki/C%2B%2B_AMP\" title=\"C++ AMP\">C++ AMP</a></li>\n<li><a href=\"/wiki/Global_Arrays\" title=\"Global Arrays\">Global Arrays</a></li>\n<li><a href=\"/wiki/GPUOpen\" title=\"GPUOpen\">GPUOpen</a></li>\n<li><a href=\"/wiki/Message_Passing_Interface\" title=\"Message Passing Interface\">MPI</a></li>\n<li><a href=\"/wiki/OpenMP\" title=\"OpenMP\">OpenMP</a></li>\n<li><a href=\"/wiki/OpenCL\" title=\"OpenCL\">OpenCL</a></li>\n<li><a href=\"/wiki/OpenHMPP\" title=\"OpenHMPP\">OpenHMPP</a></li>\n<li><a href=\"/wiki/OpenACC\" title=\"OpenACC\">OpenACC</a></li>\n<li><a href=\"/wiki/Parallel_Extensions\" title=\"Parallel Extensions\">Parallel Extensions</a></li>\n<li><a href=\"/wiki/Parallel_Virtual_Machine\" title=\"Parallel Virtual Machine\">PVM</a></li>\n<li><a href=\"/wiki/POSIX_Threads\" title=\"POSIX Threads\">POSIX Threads</a></li>\n<li><a href=\"/wiki/RaftLib\" title=\"RaftLib\">RaftLib</a></li>\n<li><a href=\"/wiki/Unified_Parallel_C\" title=\"Unified Parallel C\">UPC</a></li>\n<li><a href=\"/wiki/Threading_Building_Blocks\" title=\"Threading Building Blocks\">TBB</a></li>\n<li><a href=\"/wiki/ZPL_(programming_language)\" title=\"ZPL (programming language)\">ZPL</a></li></ul>\n</div></td></tr><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\">Problems</th><td class=\"navbox-list navbox-even\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><a href=\"/wiki/Automatic_parallelization\" title=\"Automatic parallelization\">Automatic parallelization</a></li>\n<li><a href=\"/wiki/Deadlock\" title=\"Deadlock\">Deadlock</a></li>\n<li><a href=\"/wiki/Deterministic_algorithm\" title=\"Deterministic algorithm\">Deterministic algorithm</a></li>\n<li><a href=\"/wiki/Embarrassingly_parallel\" title=\"Embarrassingly parallel\">Embarrassingly parallel</a></li>\n<li><a href=\"/wiki/Parallel_slowdown\" title=\"Parallel slowdown\">Parallel slowdown</a></li>\n<li><a href=\"/wiki/Race_condition\" title=\"Race condition\">Race condition</a></li>\n<li><a href=\"/wiki/Software_lockout\" title=\"Software lockout\">Software lockout</a></li>\n<li><a href=\"/wiki/Scalability\" title=\"Scalability\">Scalability</a></li>\n<li><a href=\"/wiki/Starvation_(computer_science)\" title=\"Starvation (computer science)\">Starvation</a></li></ul>\n</div></td></tr><tr><td class=\"navbox-abovebelow\" colspan=\"2\"><div>\n<ul><li><img alt=\"Category\" data-file-height=\"185\" data-file-width=\"180\" decoding=\"async\" height=\"16\" src=\"//upload.wikimedia.org/wikipedia/en/thumb/9/96/Symbol_category_class.svg/16px-Symbol_category_class.svg.png\" srcset=\"//upload.wikimedia.org/wikipedia/en/thumb/9/96/Symbol_category_class.svg/23px-Symbol_category_class.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/96/Symbol_category_class.svg/31px-Symbol_category_class.svg.png 2x\" title=\"Category\" width=\"16\"/> <a href=\"/wiki/Category:Parallel_computing\" title=\"Category:Parallel computing\">Category: Parallel computing</a></li></ul>\n</div></td></tr></tbody></table></div>\n<p class=\"mw-empty-elt\">\n</p>\n<div aria-labelledby=\"Authority_control_frameless_&amp;#124;text-top_&amp;#124;10px_&amp;#124;alt=Edit_this_at_Wikidata_&amp;#124;link=https&amp;#58;//www.wikidata.org/wiki/Q232661#identifiers&amp;#124;Edit_this_at_Wikidata\" class=\"navbox\" role=\"navigation\" style=\"padding:3px\"><table class=\"nowraplinks navbox-inner\" style=\"border-spacing:0;background:transparent;color:inherit\"><tbody><tr><th class=\"navbox-group\" id=\"Authority_control_frameless_&amp;#124;text-top_&amp;#124;10px_&amp;#124;alt=Edit_this_at_Wikidata_&amp;#124;link=https&amp;#58;//www.wikidata.org/wiki/Q232661#identifiers&amp;#124;Edit_this_at_Wikidata\" scope=\"row\" style=\"width:1%\"><a href=\"/wiki/Help:Authority_control\" title=\"Help:Authority control\">Authority control</a> <a href=\"https://www.wikidata.org/wiki/Q232661#identifiers\" title=\"Edit this at Wikidata\"><img alt=\"Edit this at Wikidata\" data-file-height=\"20\" data-file-width=\"20\" decoding=\"async\" height=\"10\" src=\"//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png\" srcset=\"//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x\" style=\"vertical-align: text-top\" width=\"10\"/></a></th><td class=\"navbox-list navbox-odd\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\"></div><table class=\"nowraplinks hlist navbox-subgroup\" style=\"border-spacing:0\"><tbody><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\">National libraries</th><td class=\"navbox-list navbox-odd\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><span class=\"uid\"><a class=\"external text\" href=\"https://id.loc.gov/authorities/subjects/sh85097826\" rel=\"nofollow\">United States</a></span></li></ul>\n</div></td></tr><tr><th class=\"navbox-group\" scope=\"row\" style=\"width:1%\">Other</th><td class=\"navbox-list navbox-even\" style=\"text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px\"><div style=\"padding:0em 0.25em\">\n<ul><li><span class=\"uid\"><a class=\"external text\" href=\"https://academic.microsoft.com/v2/detail/173608175\" rel=\"nofollow\">Microsoft Academic</a></span>\n<ul><li><span class=\"uid\"><a class=\"external text\" href=\"https://academic.microsoft.com/v2/detail/2779900883\" rel=\"nofollow\">2</a></span></li></ul></li></ul>\n</div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>\n<!-- \nNewPP limit report\nParsed by mw1332\nCached time: 20210611220235\nCache expiry: 1814400\nReduced expiry: false\nComplications: [vary‐revision‐sha1]\nCPU time usage: 1.210 seconds\nReal time usage: 1.527 seconds\nPreprocessor visited node count: 4202/1000000\nPost‐expand include size: 127856/2097152 bytes\nTemplate argument size: 2303/2097152 bytes\nHighest expansion depth: 16/40\nExpensive parser function count: 5/500\nUnstrip recursion depth: 1/20\nUnstrip post‐expand size: 181349/5000000 bytes\nLua time usage: 0.573/10.000 seconds\nLua memory usage: 7514065/52428800 bytes\nNumber of Wikibase entities loaded: 1/400\n-->\n<!--\nTransclusion expansion time report (%,ms,calls,template)\n100.00% 1187.475      1 -total\n 51.02%  605.890      1 Template:Reflist\n 21.69%  257.571     23 Template:Cite_book\n  7.37%   87.550      1 Template:Spoken_Wikipedia\n  6.82%   80.988     15 Template:Cite_web\n  6.45%   76.546     10 Template:Cite_journal\n  5.79%   68.751      1 Template:Short_description\n  5.69%   67.534      1 Template:Parallel_Computing\n  4.82%   57.262      1 Template:Flynn's_taxonomy\n  4.81%   57.121      1 Template:Navbox\n-->\n<!-- Saved in parser cache with key enwiki:pcache:idhash:145162-0!canonical!math=5 and timestamp 20210611220234 and revision id 1024774842. Serialized with JSON.\n -->\n</div><noscript><img alt=\"\" height=\"1\" src=\"//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1\" style=\"border: none; position: absolute;\" title=\"\" width=\"1\"/></noscript>\n<div class=\"printfooter\">Retrieved from \"<a dir=\"ltr\" href=\"https://en.wikipedia.org/w/index.php?title=Parallel_computing&amp;oldid=1024774842\">https://en.wikipedia.org/w/index.php?title=Parallel_computing&amp;oldid=1024774842</a>\"</div></div>\n<div class=\"catlinks\" data-mw=\"interface\" id=\"catlinks\"><div class=\"mw-normal-catlinks\" id=\"mw-normal-catlinks\"><a href=\"/wiki/Help:Category\" title=\"Help:Category\">Categories</a>: <ul><li><a href=\"/wiki/Category:Parallel_computing\" title=\"Category:Parallel computing\">Parallel computing</a></li><li><a href=\"/wiki/Category:Concurrent_computing\" title=\"Category:Concurrent computing\">Concurrent computing</a></li><li><a href=\"/wiki/Category:Distributed_computing\" title=\"Category:Distributed computing\">Distributed computing</a></li></ul></div><div class=\"mw-hidden-catlinks mw-hidden-cats-hidden\" id=\"mw-hidden-catlinks\">Hidden categories: <ul><li><a href=\"/wiki/Category:Webarchive_template_wayback_links\" title=\"Category:Webarchive template wayback links\">Webarchive template wayback links</a></li><li><a href=\"/wiki/Category:CS1:_long_volume_value\" title=\"Category:CS1: long volume value\">CS1: long volume value</a></li><li><a href=\"/wiki/Category:Articles_with_short_description\" title=\"Category:Articles with short description\">Articles with short description</a></li><li><a href=\"/wiki/Category:Short_description_is_different_from_Wikidata\" title=\"Category:Short description is different from Wikidata\">Short description is different from Wikidata</a></li><li><a href=\"/wiki/Category:Articles_with_hAudio_microformats\" title=\"Category:Articles with hAudio microformats\">Articles with hAudio microformats</a></li><li><a href=\"/wiki/Category:Spoken_articles\" title=\"Category:Spoken articles\">Spoken articles</a></li><li><a href=\"/wiki/Category:Articles_with_Curlie_links\" title=\"Category:Articles with Curlie links\">Articles with Curlie links</a></li><li><a href=\"/wiki/Category:Featured_articles\" title=\"Category:Featured articles\">Featured articles</a></li><li><a href=\"/wiki/Category:Wikipedia_articles_with_LCCN_identifiers\" title=\"Category:Wikipedia articles with LCCN identifiers\">Wikipedia articles with LCCN identifiers</a></li><li><a href=\"/wiki/Category:Wikipedia_articles_with_MA_identifiers\" title=\"Category:Wikipedia articles with MA identifiers\">Wikipedia articles with MA identifiers</a></li><li><a href=\"/wiki/Category:Wikipedia_articles_with_multiple_identifiers\" title=\"Category:Wikipedia articles with multiple identifiers\">Wikipedia articles with multiple identifiers</a></li></ul></div></div>\n</div>\n</div>\n<div id=\"mw-data-after-content\">\n<div class=\"read-more-container\"></div>\n</div>\n<div id=\"mw-navigation\">\n<h2>Navigation menu</h2>\n<div id=\"mw-head\">\n<nav aria-labelledby=\"p-personal-label\" class=\"mw-portlet mw-portlet-personal vector-user-menu-legacy vector-menu\" id=\"p-personal\" role=\"navigation\">\n<h3 class=\"vector-menu-heading\" id=\"p-personal-label\">\n<span>Personal tools</span>\n</h3>\n<div class=\"vector-menu-content\">\n<ul class=\"vector-menu-content-list\"><li id=\"pt-anonuserpage\">Not logged in</li><li id=\"pt-anontalk\"><a accesskey=\"n\" href=\"/wiki/Special:MyTalk\" title=\"Discussion about edits from this IP address [n]\">Talk</a></li><li id=\"pt-anoncontribs\"><a accesskey=\"y\" href=\"/wiki/Special:MyContributions\" title=\"A list of edits made from this IP address [y]\">Contributions</a></li><li id=\"pt-createaccount\"><a href=\"/w/index.php?title=Special:CreateAccount&amp;returnto=Parallel+computing\" title=\"You are encouraged to create an account and log in; however, it is not mandatory\">Create account</a></li><li id=\"pt-login\"><a accesskey=\"o\" href=\"/w/index.php?title=Special:UserLogin&amp;returnto=Parallel+computing\" title=\"You're encouraged to log in; however, it's not mandatory. [o]\">Log in</a></li></ul>\n</div>\n</nav>\n<div id=\"left-navigation\">\n<nav aria-labelledby=\"p-namespaces-label\" class=\"mw-portlet mw-portlet-namespaces vector-menu vector-menu-tabs\" id=\"p-namespaces\" role=\"navigation\">\n<h3 class=\"vector-menu-heading\" id=\"p-namespaces-label\">\n<span>Namespaces</span>\n</h3>\n<div class=\"vector-menu-content\">\n<ul class=\"vector-menu-content-list\"><li class=\"selected\" id=\"ca-nstab-main\"><a accesskey=\"c\" href=\"/wiki/Parallel_computing\" title=\"View the content page [c]\">Article</a></li><li id=\"ca-talk\"><a accesskey=\"t\" href=\"/wiki/Talk:Parallel_computing\" rel=\"discussion\" title=\"Discuss improvements to the content page [t]\">Talk</a></li></ul>\n</div>\n</nav>\n<nav aria-labelledby=\"p-variants-label\" class=\"mw-portlet mw-portlet-variants emptyPortlet vector-menu vector-menu-dropdown\" id=\"p-variants\" role=\"navigation\">\n<input aria-labelledby=\"p-variants-label\" class=\"vector-menu-checkbox\" type=\"checkbox\"/>\n<h3 class=\"vector-menu-heading\" id=\"p-variants-label\">\n<span>Variants</span>\n</h3>\n<div class=\"vector-menu-content\">\n<ul class=\"vector-menu-content-list\"></ul>\n</div>\n</nav>\n</div>\n<div id=\"right-navigation\">\n<nav aria-labelledby=\"p-views-label\" class=\"mw-portlet mw-portlet-views vector-menu vector-menu-tabs\" id=\"p-views\" role=\"navigation\">\n<h3 class=\"vector-menu-heading\" id=\"p-views-label\">\n<span>Views</span>\n</h3>\n<div class=\"vector-menu-content\">\n<ul class=\"vector-menu-content-list\"><li class=\"selected\" id=\"ca-view\"><a href=\"/wiki/Parallel_computing\">Read</a></li><li id=\"ca-edit\"><a accesskey=\"e\" href=\"/w/index.php?title=Parallel_computing&amp;action=edit\" title=\"Edit this page [e]\">Edit</a></li><li id=\"ca-history\"><a accesskey=\"h\" href=\"/w/index.php?title=Parallel_computing&amp;action=history\" title=\"Past revisions of this page [h]\">View history</a></li></ul>\n</div>\n</nav>\n<nav aria-labelledby=\"p-cactions-label\" class=\"mw-portlet mw-portlet-cactions emptyPortlet vector-menu vector-menu-dropdown\" id=\"p-cactions\" role=\"navigation\">\n<input aria-labelledby=\"p-cactions-label\" class=\"vector-menu-checkbox\" type=\"checkbox\"/>\n<h3 class=\"vector-menu-heading\" id=\"p-cactions-label\">\n<span>More</span>\n</h3>\n<div class=\"vector-menu-content\">\n<ul class=\"vector-menu-content-list\"></ul>\n</div>\n</nav>\n<div id=\"p-search\" role=\"search\">\n<h3>\n<label for=\"searchInput\">Search</label>\n</h3>\n<form action=\"/w/index.php\" id=\"searchform\">\n<div data-search-loc=\"header-navigation\" id=\"simpleSearch\">\n<input accesskey=\"f\" autocapitalize=\"sentences\" id=\"searchInput\" name=\"search\" placeholder=\"Search Wikipedia\" title=\"Search Wikipedia [f]\" type=\"search\"/>\n<input name=\"title\" type=\"hidden\" value=\"Special:Search\"/>\n<input class=\"searchButton mw-fallbackSearchButton\" id=\"mw-searchButton\" name=\"fulltext\" title=\"Search Wikipedia for this text\" type=\"submit\" value=\"Search\"/>\n<input class=\"searchButton\" id=\"searchButton\" name=\"go\" title=\"Go to a page with this exact name if it exists\" type=\"submit\" value=\"Go\"/>\n</div>\n</form>\n</div>\n</div>\n</div>\n<div id=\"mw-panel\">\n<div id=\"p-logo\" role=\"banner\">\n<a class=\"mw-wiki-logo\" href=\"/wiki/Main_Page\" title=\"Visit the main page\"></a>\n</div>\n<nav aria-labelledby=\"p-navigation-label\" class=\"mw-portlet mw-portlet-navigation vector-menu vector-menu-portal portal\" id=\"p-navigation\" role=\"navigation\">\n<h3 class=\"vector-menu-heading\" id=\"p-navigation-label\">\n<span>Navigation</span>\n</h3>\n<div class=\"vector-menu-content\">\n<ul class=\"vector-menu-content-list\"><li id=\"n-mainpage-description\"><a accesskey=\"z\" href=\"/wiki/Main_Page\" title=\"Visit the main page [z]\">Main page</a></li><li id=\"n-contents\"><a href=\"/wiki/Wikipedia:Contents\" title=\"Guides to browsing Wikipedia\">Contents</a></li><li id=\"n-currentevents\"><a href=\"/wiki/Portal:Current_events\" title=\"Articles related to current events\">Current events</a></li><li id=\"n-randompage\"><a accesskey=\"x\" href=\"/wiki/Special:Random\" title=\"Visit a randomly selected article [x]\">Random article</a></li><li id=\"n-aboutsite\"><a href=\"/wiki/Wikipedia:About\" title=\"Learn about Wikipedia and how it works\">About Wikipedia</a></li><li id=\"n-contactpage\"><a href=\"//en.wikipedia.org/wiki/Wikipedia:Contact_us\" title=\"How to contact Wikipedia\">Contact us</a></li><li id=\"n-sitesupport\"><a href=\"https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en\" title=\"Support us by donating to the Wikimedia Foundation\">Donate</a></li></ul>\n</div>\n</nav>\n<nav aria-labelledby=\"p-interaction-label\" class=\"mw-portlet mw-portlet-interaction vector-menu vector-menu-portal portal\" id=\"p-interaction\" role=\"navigation\">\n<h3 class=\"vector-menu-heading\" id=\"p-interaction-label\">\n<span>Contribute</span>\n</h3>\n<div class=\"vector-menu-content\">\n<ul class=\"vector-menu-content-list\"><li id=\"n-help\"><a href=\"/wiki/Help:Contents\" title=\"Guidance on how to use and edit Wikipedia\">Help</a></li><li id=\"n-introduction\"><a href=\"/wiki/Help:Introduction\" title=\"Learn how to edit Wikipedia\">Learn to edit</a></li><li id=\"n-portal\"><a href=\"/wiki/Wikipedia:Community_portal\" title=\"The hub for editors\">Community portal</a></li><li id=\"n-recentchanges\"><a accesskey=\"r\" href=\"/wiki/Special:RecentChanges\" title=\"A list of recent changes to Wikipedia [r]\">Recent changes</a></li><li id=\"n-upload\"><a href=\"/wiki/Wikipedia:File_Upload_Wizard\" title=\"Add images or other media for use on Wikipedia\">Upload file</a></li></ul>\n</div>\n</nav>\n<nav aria-labelledby=\"p-tb-label\" class=\"mw-portlet mw-portlet-tb vector-menu vector-menu-portal portal\" id=\"p-tb\" role=\"navigation\">\n<h3 class=\"vector-menu-heading\" id=\"p-tb-label\">\n<span>Tools</span>\n</h3>\n<div class=\"vector-menu-content\">\n<ul class=\"vector-menu-content-list\"><li id=\"t-whatlinkshere\"><a accesskey=\"j\" href=\"/wiki/Special:WhatLinksHere/Parallel_computing\" title=\"List of all English Wikipedia pages containing links to this page [j]\">What links here</a></li><li id=\"t-recentchangeslinked\"><a accesskey=\"k\" href=\"/wiki/Special:RecentChangesLinked/Parallel_computing\" rel=\"nofollow\" title=\"Recent changes in pages linked from this page [k]\">Related changes</a></li><li id=\"t-upload\"><a accesskey=\"u\" href=\"/wiki/Wikipedia:File_Upload_Wizard\" title=\"Upload files [u]\">Upload file</a></li><li id=\"t-specialpages\"><a accesskey=\"q\" href=\"/wiki/Special:SpecialPages\" title=\"A list of all special pages [q]\">Special pages</a></li><li id=\"t-permalink\"><a href=\"/w/index.php?title=Parallel_computing&amp;oldid=1024774842\" title=\"Permanent link to this revision of this page\">Permanent link</a></li><li id=\"t-info\"><a href=\"/w/index.php?title=Parallel_computing&amp;action=info\" title=\"More information about this page\">Page information</a></li><li id=\"t-cite\"><a href=\"/w/index.php?title=Special:CiteThisPage&amp;page=Parallel_computing&amp;id=1024774842&amp;wpFormIdentifier=titleform\" title=\"Information on how to cite this page\">Cite this page</a></li><li id=\"t-wikibase\"><a accesskey=\"g\" href=\"https://www.wikidata.org/wiki/Special:EntityPage/Q232661\" title=\"Structured data on this page hosted by Wikidata [g]\">Wikidata item</a></li></ul>\n</div>\n</nav>\n<nav aria-labelledby=\"p-coll-print_export-label\" class=\"mw-portlet mw-portlet-coll-print_export vector-menu vector-menu-portal portal\" id=\"p-coll-print_export\" role=\"navigation\">\n<h3 class=\"vector-menu-heading\" id=\"p-coll-print_export-label\">\n<span>Print/export</span>\n</h3>\n<div class=\"vector-menu-content\">\n<ul class=\"vector-menu-content-list\"><li id=\"coll-download-as-rl\"><a href=\"/w/index.php?title=Special:DownloadAsPdf&amp;page=Parallel_computing&amp;action=show-download-screen\" title=\"Download this page as a PDF file\">Download as PDF</a></li><li id=\"t-print\"><a accesskey=\"p\" href=\"/w/index.php?title=Parallel_computing&amp;printable=yes\" title=\"Printable version of this page [p]\">Printable version</a></li></ul>\n</div>\n</nav>\n<nav aria-labelledby=\"p-wikibase-otherprojects-label\" class=\"mw-portlet mw-portlet-wikibase-otherprojects vector-menu vector-menu-portal portal\" id=\"p-wikibase-otherprojects\" role=\"navigation\">\n<h3 class=\"vector-menu-heading\" id=\"p-wikibase-otherprojects-label\">\n<span>In other projects</span>\n</h3>\n<div class=\"vector-menu-content\">\n<ul class=\"vector-menu-content-list\"><li class=\"wb-otherproject-link wb-otherproject-commons\"><a href=\"https://commons.wikimedia.org/wiki/Category:Parallel_computing\" hreflang=\"en\">Wikimedia Commons</a></li></ul>\n</div>\n</nav>\n<nav aria-labelledby=\"p-lang-label\" class=\"mw-portlet mw-portlet-lang vector-menu vector-menu-portal portal\" id=\"p-lang\" role=\"navigation\">\n<h3 class=\"vector-menu-heading\" id=\"p-lang-label\">\n<span>Languages</span>\n</h3>\n<div class=\"vector-menu-content\">\n<ul class=\"vector-menu-content-list\"><li class=\"interlanguage-link interwiki-ar badge-Q17437796 badge-featuredarticle\" title=\"featured article badge\"><a class=\"interlanguage-link-target\" href=\"https://ar.wikipedia.org/wiki/%D8%AD%D9%88%D8%B3%D8%A8%D8%A9_%D9%85%D8%AA%D9%88%D8%A7%D8%B2%D9%8A%D8%A9\" hreflang=\"ar\" lang=\"ar\" title=\"حوسبة متوازية – Arabic\">العربية</a></li><li class=\"interlanguage-link interwiki-az\"><a class=\"interlanguage-link-target\" href=\"https://az.wikipedia.org/wiki/Paralel_hesablama\" hreflang=\"az\" lang=\"az\" title=\"Paralel hesablama – Azerbaijani\">Azərbaycanca</a></li><li class=\"interlanguage-link interwiki-bn\"><a class=\"interlanguage-link-target\" href=\"https://bn.wikipedia.org/wiki/%E0%A6%B8%E0%A6%AE%E0%A6%BE%E0%A6%A8%E0%A7%8D%E0%A6%A4%E0%A6%B0%E0%A6%BE%E0%A6%B2_%E0%A6%95%E0%A6%AE%E0%A7%8D%E0%A6%AA%E0%A6%BF%E0%A6%89%E0%A6%9F%E0%A6%BF%E0%A6%82\" hreflang=\"bn\" lang=\"bn\" title=\"সমান্তরাল কম্পিউটিং – Bangla\">বাংলা</a></li><li class=\"interlanguage-link interwiki-bg\"><a class=\"interlanguage-link-target\" href=\"https://bg.wikipedia.org/wiki/%D0%9F%D0%B0%D1%80%D0%B0%D0%BB%D0%B5%D0%BB%D0%BD%D0%B8_%D0%B8%D0%B7%D1%87%D0%B8%D1%81%D0%BB%D0%B5%D0%BD%D0%B8%D1%8F\" hreflang=\"bg\" lang=\"bg\" title=\"Паралелни изчисления – Bulgarian\">Български</a></li><li class=\"interlanguage-link interwiki-bs\"><a class=\"interlanguage-link-target\" href=\"https://bs.wikipedia.org/wiki/Paralelni_sistemi\" hreflang=\"bs\" lang=\"bs\" title=\"Paralelni sistemi – Bosnian\">Bosanski</a></li><li class=\"interlanguage-link interwiki-ca\"><a class=\"interlanguage-link-target\" href=\"https://ca.wikipedia.org/wiki/Computaci%C3%B3_paral%C2%B7lela\" hreflang=\"ca\" lang=\"ca\" title=\"Computació paral·lela – Catalan\">Català</a></li><li class=\"interlanguage-link interwiki-cs\"><a class=\"interlanguage-link-target\" href=\"https://cs.wikipedia.org/wiki/Paraleln%C3%AD_v%C3%BDpo%C4%8Dty\" hreflang=\"cs\" lang=\"cs\" title=\"Paralelní výpočty – Czech\">Čeština</a></li><li class=\"interlanguage-link interwiki-de\"><a class=\"interlanguage-link-target\" href=\"https://de.wikipedia.org/wiki/Parallelrechner\" hreflang=\"de\" lang=\"de\" title=\"Parallelrechner – German\">Deutsch</a></li><li class=\"interlanguage-link interwiki-et\"><a class=\"interlanguage-link-target\" href=\"https://et.wikipedia.org/wiki/Paralleelarvutus\" hreflang=\"et\" lang=\"et\" title=\"Paralleelarvutus – Estonian\">Eesti</a></li><li class=\"interlanguage-link interwiki-el\"><a class=\"interlanguage-link-target\" href=\"https://el.wikipedia.org/wiki/%CE%A0%CE%B1%CF%81%CE%AC%CE%BB%CE%BB%CE%B7%CE%BB%CE%BF%CF%82_%CF%80%CF%81%CE%BF%CE%B3%CF%81%CE%B1%CE%BC%CE%BC%CE%B1%CF%84%CE%B9%CF%83%CE%BC%CF%8C%CF%82\" hreflang=\"el\" lang=\"el\" title=\"Παράλληλος προγραμματισμός – Greek\">Ελληνικά</a></li><li class=\"interlanguage-link interwiki-es\"><a class=\"interlanguage-link-target\" href=\"https://es.wikipedia.org/wiki/Computaci%C3%B3n_paralela\" hreflang=\"es\" lang=\"es\" title=\"Computación paralela – Spanish\">Español</a></li><li class=\"interlanguage-link interwiki-eo\"><a class=\"interlanguage-link-target\" href=\"https://eo.wikipedia.org/wiki/Paralela_komputado\" hreflang=\"eo\" lang=\"eo\" title=\"Paralela komputado – Esperanto\">Esperanto</a></li><li class=\"interlanguage-link interwiki-eu\"><a class=\"interlanguage-link-target\" href=\"https://eu.wikipedia.org/wiki/Konputazio_paralelo\" hreflang=\"eu\" lang=\"eu\" title=\"Konputazio paralelo – Basque\">Euskara</a></li><li class=\"interlanguage-link interwiki-fa\"><a class=\"interlanguage-link-target\" href=\"https://fa.wikipedia.org/wiki/%D8%B1%D8%A7%DB%8C%D8%A7%D9%86%D8%B4_%D9%85%D9%88%D8%A7%D8%B2%DB%8C\" hreflang=\"fa\" lang=\"fa\" title=\"رایانش موازی – Persian\">فارسی</a></li><li class=\"interlanguage-link interwiki-fr\"><a class=\"interlanguage-link-target\" href=\"https://fr.wikipedia.org/wiki/Parall%C3%A9lisme_(informatique)\" hreflang=\"fr\" lang=\"fr\" title=\"Parallélisme (informatique) – French\">Français</a></li><li class=\"interlanguage-link interwiki-gu\"><a class=\"interlanguage-link-target\" href=\"https://gu.wikipedia.org/wiki/%E0%AA%B8%E0%AA%AE%E0%AA%BE%E0%AA%82%E0%AA%A4%E0%AA%B0_%E0%AA%95%E0%AA%AE%E0%AB%8D%E0%AA%AA%E0%AB%8D%E0%AA%AF%E0%AB%81%E0%AA%9F%E0%AA%BF%E0%AA%82%E0%AA%97\" hreflang=\"gu\" lang=\"gu\" title=\"સમાંતર કમ્પ્યુટિંગ – Gujarati\">ગુજરાતી</a></li><li class=\"interlanguage-link interwiki-ko\"><a class=\"interlanguage-link-target\" href=\"https://ko.wikipedia.org/wiki/%EB%B3%91%EB%A0%AC_%EC%BB%B4%ED%93%A8%ED%8C%85\" hreflang=\"ko\" lang=\"ko\" title=\"병렬 컴퓨팅 – Korean\">한국어</a></li><li class=\"interlanguage-link interwiki-hi\"><a class=\"interlanguage-link-target\" href=\"https://hi.wikipedia.org/wiki/%E0%A4%AF%E0%A5%81%E0%A4%97%E0%A4%AA%E0%A4%A4_%E0%A4%85%E0%A4%AD%E0%A4%BF%E0%A4%95%E0%A4%B2%E0%A4%A8\" hreflang=\"hi\" lang=\"hi\" title=\"युगपत अभिकलन – Hindi\">हिन्दी</a></li><li class=\"interlanguage-link interwiki-hr\"><a class=\"interlanguage-link-target\" href=\"https://hr.wikipedia.org/wiki/Paralelna_obrada\" hreflang=\"hr\" lang=\"hr\" title=\"Paralelna obrada – Croatian\">Hrvatski</a></li><li class=\"interlanguage-link interwiki-id\"><a class=\"interlanguage-link-target\" href=\"https://id.wikipedia.org/wiki/Komputasi_paralel\" hreflang=\"id\" lang=\"id\" title=\"Komputasi paralel – Indonesian\">Bahasa Indonesia</a></li><li class=\"interlanguage-link interwiki-it\"><a class=\"interlanguage-link-target\" href=\"https://it.wikipedia.org/wiki/Calcolo_parallelo\" hreflang=\"it\" lang=\"it\" title=\"Calcolo parallelo – Italian\">Italiano</a></li><li class=\"interlanguage-link interwiki-he\"><a class=\"interlanguage-link-target\" href=\"https://he.wikipedia.org/wiki/%D7%A2%D7%99%D7%91%D7%95%D7%93_%D7%9E%D7%A7%D7%91%D7%99%D7%9C%D7%99\" hreflang=\"he\" lang=\"he\" title=\"עיבוד מקבילי – Hebrew\">עברית</a></li><li class=\"interlanguage-link interwiki-jv\"><a class=\"interlanguage-link-target\" href=\"https://jv.wikipedia.org/wiki/Komputasi_paralel\" hreflang=\"jv\" lang=\"jv\" title=\"Komputasi paralel – Javanese\">Jawa</a></li><li class=\"interlanguage-link interwiki-kn\"><a class=\"interlanguage-link-target\" href=\"https://kn.wikipedia.org/wiki/%E0%B2%AA%E0%B3%8D%E0%B2%AF%E0%B2%BE%E0%B2%B0%E0%B3%86%E0%B2%B2%E0%B3%86%E0%B2%B2%E0%B3%8D_%E0%B2%95%E0%B2%82%E0%B2%AA%E0%B3%8D%E0%B2%AF%E0%B3%82%E0%B2%9F%E0%B2%BF%E0%B2%82%E0%B2%97%E0%B3%8D(%E0%B2%8F%E0%B2%95%E0%B2%95%E0%B2%BE%E0%B2%B2%E0%B2%A6_%E0%B2%97%E0%B2%A3%E0%B2%95%E0%B2%95%E0%B2%BE%E0%B2%B0%E0%B3%8D%E0%B2%AF)\" hreflang=\"kn\" lang=\"kn\" title=\"ಪ್ಯಾರೆಲೆಲ್ ಕಂಪ್ಯೂಟಿಂಗ್(ಏಕಕಾಲದ ಗಣಕಕಾರ್ಯ) – Kannada\">ಕನ್ನಡ</a></li><li class=\"interlanguage-link interwiki-la\"><a class=\"interlanguage-link-target\" href=\"https://la.wikipedia.org/wiki/Computatio_parallela\" hreflang=\"la\" lang=\"la\" title=\"Computatio parallela – Latin\">Latina</a></li><li class=\"interlanguage-link interwiki-lv\"><a class=\"interlanguage-link-target\" href=\"https://lv.wikipedia.org/wiki/Paral%C4%93l%C4%81_skait%C4%BCo%C5%A1ana\" hreflang=\"lv\" lang=\"lv\" title=\"Paralēlā skaitļošana – Latvian\">Latviešu</a></li><li class=\"interlanguage-link interwiki-hu\"><a class=\"interlanguage-link-target\" href=\"https://hu.wikipedia.org/wiki/P%C3%A1rhuzamos_sz%C3%A1m%C3%ADt%C3%A1stechnika\" hreflang=\"hu\" lang=\"hu\" title=\"Párhuzamos számítástechnika – Hungarian\">Magyar</a></li><li class=\"interlanguage-link interwiki-ml\"><a class=\"interlanguage-link-target\" href=\"https://ml.wikipedia.org/wiki/%E0%B4%B8%E0%B4%AE%E0%B4%BE%E0%B4%A8%E0%B5%8D%E0%B4%A4%E0%B4%B0_%E0%B4%95%E0%B4%82%E0%B4%AA%E0%B5%8D%E0%B4%AF%E0%B5%82%E0%B4%9F%E0%B5%8D%E0%B4%9F%E0%B4%BF%E0%B4%99%E0%B5%8D%E0%B4%99%E0%B5%8D\" hreflang=\"ml\" lang=\"ml\" title=\"സമാന്തര കംപ്യൂട്ടിങ്ങ് – Malayalam\">മലയാളം</a></li><li class=\"interlanguage-link interwiki-mr\"><a class=\"interlanguage-link-target\" href=\"https://mr.wikipedia.org/wiki/%E0%A4%B8%E0%A4%AE%E0%A4%BE%E0%A4%82%E0%A4%A4%E0%A4%B0_%E0%A4%B8%E0%A4%82%E0%A4%97%E0%A4%A3%E0%A4%A8\" hreflang=\"mr\" lang=\"mr\" title=\"समांतर संगणन – Marathi\">मराठी</a></li><li class=\"interlanguage-link interwiki-mn\"><a class=\"interlanguage-link-target\" href=\"https://mn.wikipedia.org/wiki/%D0%97%D1%8D%D1%80%D1%8D%D0%B3%D1%86%D1%8D%D1%8D_%D1%82%D0%BE%D0%BE%D1%86%D0%BE%D0%BE%D0%BB%D0%BE%D0%BB\" hreflang=\"mn\" lang=\"mn\" title=\"Зэрэгцээ тооцоолол – Mongolian\">Монгол</a></li><li class=\"interlanguage-link interwiki-nl\"><a class=\"interlanguage-link-target\" href=\"https://nl.wikipedia.org/wiki/Parallelle_computer\" hreflang=\"nl\" lang=\"nl\" title=\"Parallelle computer – Dutch\">Nederlands</a></li><li class=\"interlanguage-link interwiki-ja\"><a class=\"interlanguage-link-target\" href=\"https://ja.wikipedia.org/wiki/%E4%B8%A6%E5%88%97%E8%A8%88%E7%AE%97\" hreflang=\"ja\" lang=\"ja\" title=\"並列計算 – Japanese\">日本語</a></li><li class=\"interlanguage-link interwiki-pl badge-Q17437796 badge-featuredarticle\" title=\"featured article badge\"><a class=\"interlanguage-link-target\" href=\"https://pl.wikipedia.org/wiki/Obliczenia_r%C3%B3wnoleg%C5%82e\" hreflang=\"pl\" lang=\"pl\" title=\"Obliczenia równoległe – Polish\">Polski</a></li><li class=\"interlanguage-link interwiki-pt\"><a class=\"interlanguage-link-target\" href=\"https://pt.wikipedia.org/wiki/Computa%C3%A7%C3%A3o_paralela\" hreflang=\"pt\" lang=\"pt\" title=\"Computação paralela – Portuguese\">Português</a></li><li class=\"interlanguage-link interwiki-ro\"><a class=\"interlanguage-link-target\" href=\"https://ro.wikipedia.org/wiki/Calcul_paralel\" hreflang=\"ro\" lang=\"ro\" title=\"Calcul paralel – Romanian\">Română</a></li><li class=\"interlanguage-link interwiki-ru\"><a class=\"interlanguage-link-target\" href=\"https://ru.wikipedia.org/wiki/%D0%9F%D0%B0%D1%80%D0%B0%D0%BB%D0%BB%D0%B5%D0%BB%D1%8C%D0%BD%D1%8B%D0%B5_%D0%B2%D1%8B%D1%87%D0%B8%D1%81%D0%BB%D0%B8%D1%82%D0%B5%D0%BB%D1%8C%D0%BD%D1%8B%D0%B5_%D1%81%D0%B8%D1%81%D1%82%D0%B5%D0%BC%D1%8B\" hreflang=\"ru\" lang=\"ru\" title=\"Параллельные вычислительные системы – Russian\">Русский</a></li><li class=\"interlanguage-link interwiki-sq badge-Q17437798 badge-goodarticle\" title=\"good article badge\"><a class=\"interlanguage-link-target\" href=\"https://sq.wikipedia.org/wiki/Informatika_paralele\" hreflang=\"sq\" lang=\"sq\" title=\"Informatika paralele – Albanian\">Shqip</a></li><li class=\"interlanguage-link interwiki-si\"><a class=\"interlanguage-link-target\" href=\"https://si.wikipedia.org/wiki/%E0%B7%83%E0%B6%B8%E0%B7%8F%E0%B6%B1%E0%B7%8A%E0%B6%AD%E0%B6%BB_%E0%B6%B4%E0%B6%BB%E0%B7%92%E0%B6%9C%E0%B6%AB%E0%B6%B1%E0%B6%BA\" hreflang=\"si\" lang=\"si\" title=\"සමාන්තර පරිගණනය – Sinhala\">සිංහල</a></li><li class=\"interlanguage-link interwiki-simple\"><a class=\"interlanguage-link-target\" href=\"https://simple.wikipedia.org/wiki/Parallel_computing\" hreflang=\"en-simple\" lang=\"en-simple\" title=\"Parallel computing – Simple English\">Simple English</a></li><li class=\"interlanguage-link interwiki-sl\"><a class=\"interlanguage-link-target\" href=\"https://sl.wikipedia.org/wiki/Vzporedna_obdelava\" hreflang=\"sl\" lang=\"sl\" title=\"Vzporedna obdelava – Slovenian\">Slovenščina</a></li><li class=\"interlanguage-link interwiki-sr\"><a class=\"interlanguage-link-target\" href=\"https://sr.wikipedia.org/wiki/%D0%9F%D0%B0%D1%80%D0%B0%D0%BB%D0%B5%D0%BB%D0%BD%D0%B0_%D0%BE%D0%B1%D1%80%D0%B0%D0%B4%D0%B0\" hreflang=\"sr\" lang=\"sr\" title=\"Паралелна обрада – Serbian\">Српски / srpski</a></li><li class=\"interlanguage-link interwiki-fi\"><a class=\"interlanguage-link-target\" href=\"https://fi.wikipedia.org/wiki/Rinnakkaislaskenta\" hreflang=\"fi\" lang=\"fi\" title=\"Rinnakkaislaskenta – Finnish\">Suomi</a></li><li class=\"interlanguage-link interwiki-sv\"><a class=\"interlanguage-link-target\" href=\"https://sv.wikipedia.org/wiki/Parallelldator\" hreflang=\"sv\" lang=\"sv\" title=\"Parallelldator – Swedish\">Svenska</a></li><li class=\"interlanguage-link interwiki-ta\"><a class=\"interlanguage-link-target\" href=\"https://ta.wikipedia.org/wiki/%E0%AE%87%E0%AE%A3%E0%AF%88%E0%AE%95%E0%AF%8D_%E0%AE%95%E0%AE%A3%E0%AE%BF%E0%AE%AA%E0%AF%8D%E0%AE%AA%E0%AF%80%E0%AE%9F%E0%AF%81\" hreflang=\"ta\" lang=\"ta\" title=\"இணைக் கணிப்பீடு – Tamil\">தமிழ்</a></li><li class=\"interlanguage-link interwiki-tr\"><a class=\"interlanguage-link-target\" href=\"https://tr.wikipedia.org/wiki/Paralel_hesaplama\" hreflang=\"tr\" lang=\"tr\" title=\"Paralel hesaplama – Turkish\">Türkçe</a></li><li class=\"interlanguage-link interwiki-uk\"><a class=\"interlanguage-link-target\" href=\"https://uk.wikipedia.org/wiki/%D0%9F%D0%B0%D1%80%D0%B0%D0%BB%D0%B5%D0%BB%D1%8C%D0%BD%D1%96_%D0%BE%D0%B1%D1%87%D0%B8%D1%81%D0%BB%D0%B5%D0%BD%D0%BD%D1%8F\" hreflang=\"uk\" lang=\"uk\" title=\"Паралельні обчислення – Ukrainian\">Українська</a></li><li class=\"interlanguage-link interwiki-ur\"><a class=\"interlanguage-link-target\" href=\"https://ur.wikipedia.org/wiki/%D9%85%D8%AA%D9%88%D8%A7%D8%B2%DB%8C_%D8%B4%D9%85%D8%A7%D8%B1%D9%86%D8%AF%DA%A9%D8%A7%D8%B1%DB%8C\" hreflang=\"ur\" lang=\"ur\" title=\"متوازی شمارندکاری – Urdu\">اردو</a></li><li class=\"interlanguage-link interwiki-vi\"><a class=\"interlanguage-link-target\" href=\"https://vi.wikipedia.org/wiki/T%C3%ADnh_to%C3%A1n_song_song\" hreflang=\"vi\" lang=\"vi\" title=\"Tính toán song song – Vietnamese\">Tiếng Việt</a></li><li class=\"interlanguage-link interwiki-wuu\"><a class=\"interlanguage-link-target\" href=\"https://wuu.wikipedia.org/wiki/%E5%B9%B6%E8%A1%8C%E8%AE%A1%E7%AE%97\" hreflang=\"wuu\" lang=\"wuu\" title=\"并行计算 – Wu Chinese\">吴语</a></li><li class=\"interlanguage-link interwiki-zh-yue\"><a class=\"interlanguage-link-target\" href=\"https://zh-yue.wikipedia.org/wiki/%E5%B9%B3%E8%A1%8C%E9%81%8B%E7%AE%97\" hreflang=\"yue\" lang=\"yue\" title=\"平行運算 – Cantonese\">粵語</a></li><li class=\"interlanguage-link interwiki-zh\"><a class=\"interlanguage-link-target\" href=\"https://zh.wikipedia.org/wiki/%E5%B9%B6%E8%A1%8C%E8%AE%A1%E7%AE%97\" hreflang=\"zh\" lang=\"zh\" title=\"并行计算 – Chinese\">中文</a></li></ul>\n<div class=\"after-portlet after-portlet-lang\"><span class=\"wb-langlinks-edit wb-langlinks-link\"><a class=\"wbc-editpage\" href=\"https://www.wikidata.org/wiki/Special:EntityPage/Q232661#sitelinks-wikipedia\" title=\"Edit interlanguage links\">Edit links</a></span></div>\n</div>\n</nav>\n</div>\n</div>\n<footer class=\"mw-footer\" id=\"footer\" role=\"contentinfo\">\n<ul id=\"footer-info\">\n<li id=\"footer-info-lastmod\"> This page was last edited on 24 May 2021, at 01:25<span class=\"anonymous-show\"> (UTC)</span>.</li>\n<li id=\"footer-info-copyright\">Text is available under the <a href=\"//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License\" rel=\"license\">Creative Commons Attribution-ShareAlike License</a><a href=\"//creativecommons.org/licenses/by-sa/3.0/\" rel=\"license\" style=\"display:none;\"></a>;\nadditional terms may apply.  By using this site, you agree to the <a href=\"//foundation.wikimedia.org/wiki/Terms_of_Use\">Terms of Use</a> and <a href=\"//foundation.wikimedia.org/wiki/Privacy_policy\">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href=\"//www.wikimediafoundation.org/\">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>\n</ul>\n<ul id=\"footer-places\">\n<li id=\"footer-places-privacy\"><a class=\"extiw\" href=\"https://foundation.wikimedia.org/wiki/Privacy_policy\" title=\"wmf:Privacy policy\">Privacy policy</a></li>\n<li id=\"footer-places-about\"><a href=\"/wiki/Wikipedia:About\" title=\"Wikipedia:About\">About Wikipedia</a></li>\n<li id=\"footer-places-disclaimer\"><a href=\"/wiki/Wikipedia:General_disclaimer\" title=\"Wikipedia:General disclaimer\">Disclaimers</a></li>\n<li id=\"footer-places-contact\"><a href=\"//en.wikipedia.org/wiki/Wikipedia:Contact_us\">Contact Wikipedia</a></li>\n<li id=\"footer-places-mobileview\"><a class=\"noprint stopMobileRedirectToggle\" href=\"//en.m.wikipedia.org/w/index.php?title=Parallel_computing&amp;mobileaction=toggle_view_mobile\">Mobile view</a></li>\n<li id=\"footer-places-developers\"><a href=\"https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute\">Developers</a></li>\n<li id=\"footer-places-statslink\"><a href=\"https://stats.wikimedia.org/#/en.wikipedia.org\">Statistics</a></li>\n<li id=\"footer-places-cookiestatement\"><a href=\"https://foundation.wikimedia.org/wiki/Cookie_statement\">Cookie statement</a></li>\n</ul>\n<ul class=\"noprint\" id=\"footer-icons\">\n<li id=\"footer-copyrightico\"><a href=\"https://wikimediafoundation.org/\"><img alt=\"Wikimedia Foundation\" height=\"31\" loading=\"lazy\" src=\"/static/images/footer/wikimedia-button.png\" srcset=\"/static/images/footer/wikimedia-button-1.5x.png 1.5x, /static/images/footer/wikimedia-button-2x.png 2x\" width=\"88\"/></a></li>\n<li id=\"footer-poweredbyico\"><a href=\"https://www.mediawiki.org/\"><img alt=\"Powered by MediaWiki\" height=\"31\" loading=\"lazy\" src=\"/static/images/footer/poweredby_mediawiki_88x31.png\" srcset=\"/static/images/footer/poweredby_mediawiki_132x47.png 1.5x, /static/images/footer/poweredby_mediawiki_176x62.png 2x\" width=\"88\"/></a></li>\n</ul>\n</footer>\n<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({\"wgPageParseReport\":{\"limitreport\":{\"cputime\":\"1.210\",\"walltime\":\"1.527\",\"ppvisitednodes\":{\"value\":4202,\"limit\":1000000},\"postexpandincludesize\":{\"value\":127856,\"limit\":2097152},\"templateargumentsize\":{\"value\":2303,\"limit\":2097152},\"expansiondepth\":{\"value\":16,\"limit\":40},\"expensivefunctioncount\":{\"value\":5,\"limit\":500},\"unstrip-depth\":{\"value\":1,\"limit\":20},\"unstrip-size\":{\"value\":181349,\"limit\":5000000},\"entityaccesscount\":{\"value\":1,\"limit\":400},\"timingprofile\":[\"100.00% 1187.475      1 -total\",\" 51.02%  605.890      1 Template:Reflist\",\" 21.69%  257.571     23 Template:Cite_book\",\"  7.37%   87.550      1 Template:Spoken_Wikipedia\",\"  6.82%   80.988     15 Template:Cite_web\",\"  6.45%   76.546     10 Template:Cite_journal\",\"  5.79%   68.751      1 Template:Short_description\",\"  5.69%   67.534      1 Template:Parallel_Computing\",\"  4.82%   57.262      1 Template:Flynn's_taxonomy\",\"  4.81%   57.121      1 Template:Navbox\"]},\"scribunto\":{\"limitreport-timeusage\":{\"value\":\"0.573\",\"limit\":\"10.000\"},\"limitreport-memusage\":{\"value\":7514065,\"limit\":52428800}},\"cachereport\":{\"origin\":\"mw1332\",\"timestamp\":\"20210611220235\",\"ttl\":1814400,\"transientcontent\":false}}});});</script>\n<script type=\"application/ld+json\">{\"@context\":\"https:\\/\\/schema.org\",\"@type\":\"Article\",\"name\":\"Parallel computing\",\"url\":\"https:\\/\\/en.wikipedia.org\\/wiki\\/Parallel_computing\",\"sameAs\":\"http:\\/\\/www.wikidata.org\\/entity\\/Q232661\",\"mainEntity\":\"http:\\/\\/www.wikidata.org\\/entity\\/Q232661\",\"author\":{\"@type\":\"Organization\",\"name\":\"Contributors to Wikimedia projects\"},\"publisher\":{\"@type\":\"Organization\",\"name\":\"Wikimedia Foundation, Inc.\",\"logo\":{\"@type\":\"ImageObject\",\"url\":\"https:\\/\\/www.wikimedia.org\\/static\\/images\\/wmf-hor-googpub.png\"}},\"datePublished\":\"2002-11-08T11:55:35Z\",\"dateModified\":\"2021-05-24T01:25:04Z\",\"image\":\"https:\\/\\/upload.wikimedia.org\\/wikipedia\\/commons\\/d\\/d3\\/IBM_Blue_Gene_P_supercomputer.jpg\",\"headline\":\"programming paradigm in which many calculations or the execution of processes are carried out simultaneously\"}</script>\n<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({\"wgBackendResponseTime\":173,\"wgHostname\":\"mw1332\"});});</script>\n</body></html>",
    "table_of_contents": [
        "1 Background",
        "1.1 Amdahl's law and Gustafson's law",
        "1.2 Dependencies",
        "1.3 Race conditions, mutual exclusion, synchronization, and parallel slowdown",
        "1.4 Fine-grained, coarse-grained, and embarrassing parallelism",
        "1.5 Consistency models",
        "1.6 Flynn's taxonomy",
        "2 Types of parallelism",
        "2.1 Bit-level parallelism",
        "2.2 Instruction-level parallelism",
        "2.3 Task parallelism",
        "2.4 Superword level parallelism",
        "3 Hardware",
        "3.1 Memory and communication",
        "3.2 Classes of parallel computers",
        "3.2.1 Multi-core computing",
        "3.2.2 Symmetric multiprocessing",
        "3.2.3 Distributed computing",
        "3.2.3.1 Cluster computing",
        "3.2.3.2 Massively parallel computing",
        "3.2.3.3 Grid computing",
        "3.2.4 Specialized parallel computers",
        "3.2.4.1 Reconfigurable computing with field-programmable gate arrays",
        "3.2.4.2 General-purpose computing on graphics processing units (GPGPU)",
        "3.2.4.3 Application-specific integrated circuits",
        "3.2.4.4 Vector processors",
        "4 Software",
        "4.1 Parallel programming languages",
        "4.2 Automatic parallelization",
        "4.3 Application checkpointing",
        "5 Algorithmic methods",
        "6 Fault tolerance",
        "7 History",
        "8 Biological brain as massively parallel computer",
        "9 See also",
        "10 References",
        "11 Further reading",
        "12 External links"
    ],
    "graphics": [
        {
            "url": "/wiki/File:IBM_Blue_Gene_P_supercomputer.jpg",
            "caption": "IBM's Blue Gene/P massively parallel supercomputer"
        },
        {
            "url": "/wiki/File:AmdahlsLaw.svg",
            "caption": "A graphical representation of Amdahl's law. The speedup of a program from parallelization is limited by how much of the program can be parallelized. For example, if 90% of the program can be parallelized, the theoretical maximum speedup using parallel computing would be 10 times no matter how many processors are used."
        },
        {
            "url": "/wiki/File:Optimizing-different-parts.svg",
            "caption": "Assume that a task has two independent parts, A and B. Part B takes roughly 25% of the time of the whole computation. By working very hard, one may be able to make this part 5 times faster, but this only reduces the time for the whole computation by a little. In contrast, one may need to perform less work to make part A be twice as fast. This will make the computation much faster than by optimizing part B, even though part B's speedup is greater by ratio, (5 times versus 2 times)."
        },
        {
            "url": "/wiki/File:Gustafson.png",
            "caption": "A graphical representation of Gustafson's law"
        },
        {
            "url": "/wiki/File:Nopipeline.png",
            "caption": "A canonical processor without pipeline. It takes five clock cycles to complete one instruction and thus the processor can issue subscalar performance (IPC = 0.2 < 1)."
        },
        {
            "url": "/wiki/File:Fivestagespipeline.png",
            "caption": "A canonical five-stage pipelined processor. In the best case scenario, it takes one clock cycle to complete one instruction and thus the processor can issue scalar performance (IPC = 1)."
        },
        {
            "url": "/wiki/File:Superscalarpipeline.svg",
            "caption": "A canonical five-stage pipelined processor with two execution units. In the best case scenario, it takes one clock cycle to complete two instructions and thus the processor can issue superscalar performance (IPC = 2 > 1)."
        },
        {
            "url": "/wiki/File:Numa.svg",
            "caption": "A logical view of a non-uniform memory access (NUMA) architecture. Processors in one directory can access that directory's memory with less latency than they can access memory in the other directory's memory."
        },
        {
            "url": "/wiki/File:Beowulf.jpg",
            "caption": "A Beowulf cluster"
        },
        {
            "url": "/wiki/File:BlueGeneL_cabinet.jpg",
            "caption": "A cabinet from IBM's Blue Gene/L massively parallel supercomputer"
        },
        {
            "url": "/wiki/File:NvidiaTesla.jpg",
            "caption": "Nvidia's Tesla GPGPU card"
        },
        {
            "url": "/wiki/File:Cray_1_IMG_9126.jpg",
            "caption": "The Cray-1 is a vector processor"
        },
        {
            "url": "/wiki/File:ILLIAC_4_parallel_computer.jpg",
            "caption": "ILLIAC IV, \"the most infamous of supercomputers\"[64]"
        }
    ],
    "paragraphs": [
        {
            "title": "",
            "text": "Parallel computing is a type of computation in which many calculations or processes are carried out simultaneously.[1] Large problems can often be divided into smaller ones, which can then be solved at the same time. There are several different forms of parallel computing: bit-level, instruction-level, data, and task parallelism. Parallelism has long been employed in high-performance computing, but has gained broader interest due to the physical constraints preventing frequency scaling.[2] As power consumption (and consequently heat generation) by computers has become a concern in recent years,[3] parallel computing has become the dominant paradigm in computer architecture, mainly in the form of multi-core processors.[4]\n\nParallel computing is closely related to concurrent computing—they are frequently used together, and often conflated, though the two are distinct: it is possible to have parallelism without concurrency (such as bit-level parallelism), and concurrency without parallelism (such as multitasking by time-sharing on a single-core CPU).[5][6] In parallel computing, a computational task is typically broken down into several, often many, very similar sub-tasks that can be processed independently and whose results are combined afterwards, upon completion. In contrast, in concurrent computing, the various processes often do not address related tasks; when they do, as is typical in distributed computing, the separate tasks may have a varied nature and often require some inter-process communication during execution.\n\nParallel computers can be roughly classified according to the level at which the hardware supports parallelism, with multi-core and multi-processor computers having multiple processing elements within a single machine, while clusters, MPPs, and grids use multiple computers to work on the same task. Specialized parallel computer architectures are sometimes used alongside traditional processors, for accelerating specific tasks.\n\nIn some cases parallelism is transparent to the programmer, such as in bit-level or instruction-level parallelism, but explicitly parallel algorithms, particularly those that use concurrency, are more difficult to write than sequential ones,[7] because concurrency introduces several new classes of potential software bugs, of which race conditions are the most common. Communication and synchronization between the different subtasks are typically some of the greatest obstacles to getting optimal parallel program performance.\n\nA theoretical upper bound on the speed-up of a single program as a result of parallelization is given by Amdahl's law.\n\n"
        },
        {
            "title": "Background",
            "text": "Traditionally, computer software has been written for serial computation. To solve a problem, an algorithm is constructed and implemented as a serial stream of instructions. These instructions are executed on a central processing unit on one computer. Only one instruction may execute at a time—after that instruction is finished, the next one is executed.[8]\n\nParallel computing, on the other hand, uses multiple processing elements simultaneously to solve a problem. This is accomplished by breaking the problem into independent parts so that each processing element can execute its part of the algorithm simultaneously with the others. The processing elements can be diverse and include resources such as a single computer with multiple processors, several networked computers, specialized hardware, or any combination of the above.[8] Historically parallel computing was used for scientific computing and the simulation of scientific problems, particularly in the natural and engineering sciences, such as meteorology. This led to the design of parallel hardware and software, as well as high performance computing.[9]\n\nFrequency scaling was the dominant reason for improvements in computer performance from the mid-1980s until 2004. The runtime of a program is equal to the number of instructions multiplied by the average time per instruction. Maintaining everything else constant, increasing the clock frequency decreases the average time it takes to execute an instruction. An increase in frequency thus decreases runtime for all compute-bound programs.[10] However, power consumption P by a chip is given by the equation P = C × V 2 × F, where C is the capacitance being switched per clock cycle (proportional to the number of transistors whose inputs change), V is voltage, and F is the processor frequency (cycles per second).[11] Increases in frequency increase the amount of power used in a processor. Increasing processor power consumption led ultimately to Intel's May 8, 2004 cancellation of its Tejas and Jayhawk processors, which is generally cited as the end of frequency scaling as the dominant computer architecture paradigm.[12]\n\nTo deal with the problem of power consumption and overheating the major central processing unit (CPU or processor) manufacturers started to produce power efficient processors with multiple cores. The core is the computing unit of the processor and in multi-core processors each core is independent and can access the same memory concurrently. Multi-core processors have brought parallel computing to desktop computers. Thus parallelisation of serial programmes has become a mainstream programming task. In 2012 quad-core processors became standard for desktop computers, while servers have 10 and 12 core processors. From Moore's law it can be predicted that the number of cores per processor will double every 18–24 months. This could mean that after 2020 a typical processor will have dozens or hundreds of cores.[13]\n\nAn operating system can ensure that different tasks and user programmes are run in parallel on the available cores. However, for a serial software programme to take full advantage of the multi-core architecture the programmer needs to restructure and parallelise the code. A speed-up of application software runtime will no longer be achieved through frequency scaling, instead programmers will need to parallelise their software code to take advantage of the increasing computing power of multicore architectures.[14]\n\nOptimally, the speedup from parallelization would be linear—doubling the number of processing elements should halve the runtime, and doubling it a second time should again halve the runtime. However, very few parallel algorithms achieve optimal speedup. Most of them have a near-linear speedup for small numbers of processing elements, which flattens out into a constant value for large numbers of processing elements.\n\nThe potential speedup of an algorithm on a parallel computing platform is given by Amdahl's law[15]\n\nwhere\n\nSince Slatency < 1/(1 - p), it shows that a small part of the program which cannot be parallelized will limit the overall speedup available from parallelization. A program solving a large mathematical or engineering problem will typically consist of several parallelizable parts and several non-parallelizable (serial) parts. If the non-parallelizable part of a program accounts for 10% of the runtime (p = 0.9), we can get no more than a 10 times speedup, regardless of how many processors are added. This puts an upper limit on the usefulness of adding more parallel execution units. \"When a task cannot be partitioned because of sequential constraints, the application of more effort has no effect on the schedule. The bearing of a child takes nine months, no matter how many women are assigned.\"[16]\n\nAmdahl's law only applies to cases where the problem size is fixed. In practice, as more computing resources become available, they tend to get used on larger problems (larger datasets), and the time spent in the parallelizable part often grows much faster than the inherently serial work.[17] In this case, Gustafson's law gives a less pessimistic and more realistic assessment of parallel performance:[18]\n\nBoth Amdahl's law and Gustafson's law assume that the running time of the serial part of the program is independent of the number of processors. Amdahl's law assumes that the entire problem is of fixed size so that the total amount of work to be done in parallel is also independent of the number of processors, whereas Gustafson's law assumes that the total amount of work to be done in parallel varies linearly with the number of processors.\n\nUnderstanding data dependencies is fundamental in implementing parallel algorithms. No program can run more quickly than the longest chain of dependent calculations (known as the critical path), since calculations that depend upon prior calculations in the chain must be executed in order. However, most algorithms do not consist of just a long chain of dependent calculations; there are usually opportunities to execute independent calculations in parallel.\n\nLet Pi and Pj be two program segments. Bernstein's conditions[19] describe when the two are independent and can be executed in parallel. For Pi, let Ii be all of the input variables and Oi the output variables, and likewise for Pj. Pi and Pj are independent if they satisfy\n\nViolation of the first condition introduces a flow dependency, corresponding to the first segment producing a result used by the second segment. The second condition represents an anti-dependency, when the second segment produces a variable needed by the first segment. The third and final condition represents an output dependency: when two segments write to the same location, the result comes from the logically last executed segment.[20]\n\nConsider the following functions, which demonstrate several kinds of dependencies:\n\nIn this example, instruction 3 cannot be executed before (or even in parallel with) instruction 2, because instruction 3 uses a result from instruction 2. It violates condition 1, and thus introduces a flow dependency.\n\nIn this example, there are no dependencies between the instructions, so they can all be run in parallel.\n\nBernstein's conditions do not allow memory to be shared between different processes. For that, some means of enforcing an ordering between accesses is necessary, such as semaphores, barriers or some other synchronization method.\n\nSubtasks in a parallel program are often called threads. Some parallel computer architectures use smaller, lightweight versions of threads known as fibers, while others use bigger versions known as processes. However, \"threads\" is generally accepted as a generic term for subtasks.[21] Threads will often need synchronized access to an object or other resource, for example when they must update a variable that is shared between them. Without synchronization, the instructions between the two threads may be interleaved in any order. For example, consider the following program:\n\nIf instruction 1B is executed between 1A and 3A, or if instruction 1A is executed between 1B and 3B, the program will produce incorrect data. This is known as a race condition. The programmer must use a lock to provide mutual exclusion. A lock is a programming language construct that allows one thread to take control of a variable and prevent other threads from reading or writing it, until that variable is unlocked. The thread holding the lock is free to execute its critical section (the section of a program that requires exclusive access to some variable), and to unlock the data when it is finished. Therefore, to guarantee correct program execution, the above program can be rewritten to use locks:\n\nOne thread will successfully lock variable V, while the other thread will be locked out—unable to proceed until V is unlocked again. This guarantees correct execution of the program. Locks may be necessary to ensure correct program execution when threads must serialize access to resources, but their use can greatly slow a program and may affect its reliability.[22]\n\nLocking multiple variables using non-atomic locks introduces the possibility of program deadlock. An atomic lock locks multiple variables all at once. If it cannot lock all of them, it does not lock any of them. If two threads each need to lock the same two variables using non-atomic locks, it is possible that one thread will lock one of them and the second thread will lock the second variable. In such a case, neither thread can complete, and deadlock results.[23]\n\nMany parallel programs require that their subtasks act in synchrony. This requires the use of a barrier. Barriers are typically implemented using a lock or a semaphore.[24] One class of algorithms, known as lock-free and wait-free algorithms, altogether avoids the use of locks and barriers. However, this approach is generally difficult to implement and requires correctly designed data structures.[25]\n\nNot all parallelization results in speed-up. Generally, as a task is split up into more and more threads, those threads spend an ever-increasing portion of their time communicating with each other or waiting on each other for access to resources.[26][27] Once the overhead from resource contention or communication dominates the time spent on other computation, further parallelization (that is, splitting the workload over even more threads) increases rather than decreases the amount of time required to finish. This problem, known as parallel slowdown,[28] can be improved in some cases by software analysis and redesign.[29]\n\nApplications are often classified according to how often their subtasks need to synchronize or communicate with each other. An application exhibits fine-grained parallelism if its subtasks must communicate many times per second; it exhibits coarse-grained parallelism if they do not communicate many times per second, and it exhibits embarrassing parallelism if they rarely or never have to communicate. Embarrassingly parallel applications are considered the easiest to parallelize.\n\nParallel programming languages and parallel computers must have a consistency model (also known as a memory model). The consistency model defines rules for how operations on computer memory occur and how results are produced.\n\nOne of the first consistency models was Leslie Lamport's sequential consistency model. Sequential consistency is the property of a parallel program that its parallel execution produces the same results as a sequential program. Specifically, a program is sequentially consistent if \"the results of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program\".[30]\n\nSoftware transactional memory is a common type of consistency model. Software transactional memory borrows from database theory the concept of atomic transactions and applies them to memory accesses.\n\nMathematically, these models can be represented in several ways. Introduced in 1962, Petri nets were an early attempt to codify the rules of consistency models. Dataflow theory later built upon these, and Dataflow architectures were created to physically implement the ideas of dataflow theory. Beginning in the late 1970s, process calculi such as Calculus of Communicating Systems and Communicating Sequential Processes were developed to permit algebraic reasoning about systems composed of interacting components. More recent additions to the process calculus family, such as the π-calculus, have added the capability for reasoning about dynamic topologies. Logics such as Lamport's TLA+, and mathematical models such as traces and Actor event diagrams, have also been developed to describe the behavior of concurrent systems.\n\nMichael J. Flynn created one of the earliest classification systems for parallel (and sequential) computers and programs, now known as Flynn's taxonomy. Flynn classified programs and computers by whether they were operating using a single set or multiple sets of instructions, and whether or not those instructions were using a single set or multiple sets of data.\n\nThe single-instruction-single-data (SISD) classification is equivalent to an entirely sequential program. The single-instruction-multiple-data (SIMD) classification is analogous to doing the same operation repeatedly over a large data set. This is commonly done in signal processing applications. Multiple-instruction-single-data (MISD) is a rarely used classification. While computer architectures to deal with this were devised (such as systolic arrays), few applications that fit this class materialized. Multiple-instruction-multiple-data (MIMD) programs are by far the most common type of parallel programs.\n\nAccording to David A. Patterson and John L. Hennessy, \"Some machines are hybrids of these categories, of course, but this classic model has survived because it is simple, easy to understand, and gives a good first approximation. It is also—perhaps because of its understandability—the most widely used scheme.\"[31]\n\n"
        },
        {
            "title": "Types of parallelism",
            "text": "From the advent of very-large-scale integration (VLSI) computer-chip fabrication technology in the 1970s until about 1986, speed-up in computer architecture was driven by doubling computer word size—the amount of information the processor can manipulate per cycle.[32] Increasing the word size reduces the number of instructions the processor must execute to perform an operation on variables whose sizes are greater than the length of the word. For example, where an 8-bit processor must add two 16-bit integers, the processor must first add the 8 lower-order bits from each integer using the standard addition instruction, then add the 8 higher-order bits using an add-with-carry instruction and the carry bit from the lower order addition; thus, an 8-bit processor requires two instructions to complete a single operation, where a 16-bit processor would be able to complete the operation with a single instruction.\n\nHistorically, 4-bit microprocessors were replaced with 8-bit, then 16-bit, then 32-bit microprocessors. This trend generally came to an end with the introduction of 32-bit processors, which has been a standard in general-purpose computing for two decades. Not until the early 2000s, with the advent of x86-64 architectures, did 64-bit processors become commonplace.\n\nA computer program is, in essence, a stream of instructions executed by a processor. Without instruction-level parallelism, a processor can only issue less than one instruction per clock cycle (IPC < 1). These processors are known as subscalar processors. These instructions can be re-ordered and combined into groups which are then executed in parallel without changing the result of the program. This is known as instruction-level parallelism. Advances in instruction-level parallelism dominated computer architecture from the mid-1980s until the mid-1990s.[33]\n\nAll modern processors have multi-stage instruction pipelines. Each stage in the pipeline corresponds to a different action the processor performs on that instruction in that stage; a processor with an N-stage pipeline can have up to N different instructions at different stages of completion and thus can issue one instruction per clock cycle (IPC = 1). These processors are known as scalar processors. The canonical example of a pipelined processor is a RISC processor, with five stages: instruction fetch (IF), instruction decode (ID), execute (EX), memory access (MEM), and register write back (WB). The Pentium 4 processor had a 35-stage pipeline.[34]\n\nMost modern processors also have multiple execution units. They usually combine this feature with pipelining and thus can issue more than one instruction per clock cycle (IPC > 1). These processors are known as superscalar processors. Superscalar processors differ from multi-core processors in that the several execution units are not entire processors (i.e. processing units). Instructions can be grouped together only if there is no data dependency between them. Scoreboarding and the Tomasulo algorithm (which is similar to scoreboarding but makes use of register renaming) are two of the most common techniques for implementing out-of-order execution and instruction-level parallelism.\n\nTask parallelisms is the characteristic of a parallel program that \"entirely different calculations can be performed on either the same or different sets of data\".[35] This contrasts with data parallelism, where the same calculation is performed on the same or different sets of data. Task parallelism involves the decomposition of a task into sub-tasks and then allocating each sub-task to a processor for execution. The processors would then execute these sub-tasks concurrently and often cooperatively. Task parallelism does not usually scale with the size of a problem.[36]\n\nSuperword level parallelism is a vectorization technique based on loop unrolling and basic block vectorization. It is distinct from loop vectorization algorithms in that it can exploit parallelism of inline code, such as manipulating coordinates, color channels or in loops unrolled by hand.[37]\n\n"
        },
        {
            "title": "Hardware",
            "text": "Main memory in a parallel computer is either shared memory (shared between all processing elements in a single address space), or distributed memory (in which each processing element has its own local address space).[38] Distributed memory refers to the fact that the memory is logically distributed, but often implies that it is physically distributed as well. Distributed shared memory and memory virtualization combine the two approaches, where the processing element has its own local memory and access to the memory on non-local processors. Accesses to local memory are typically faster than accesses to non-local memory. On the supercomputers, distributed shared memory space can be implemented using the programming model such as PGAS.  This model allows processes on one compute node to transparently access the remote memory of another compute node. All compute nodes are also connected to an external shared memory system via high-speed interconnect, such as Infiniband, this external shared memory system is known as burst buffer, which is typically built from arrays of non-volatile memory physically distributed across multiple I/O nodes.\n\nComputer architectures in which each element of main memory can be accessed with equal latency and bandwidth are known as uniform memory access (UMA) systems. Typically, that can be achieved only by a shared memory system, in which the memory is not physically distributed. A system that does not have this property is known as a non-uniform memory access (NUMA) architecture. Distributed memory systems have non-uniform memory access.\n\nComputer systems make use of caches—small and fast memories located close to the processor which store temporary copies of memory values (nearby in both the physical and logical sense). Parallel computer systems have difficulties with caches that may store the same value in more than one location, with the possibility of incorrect program execution. These computers require a cache coherency system, which keeps track of cached values and strategically purges them, thus ensuring correct program execution. Bus snooping is one of the most common methods for keeping track of which values are being accessed (and thus should be purged). Designing large, high-performance cache coherence systems is a very difficult problem in computer architecture. As a result, shared memory computer architectures do not scale as well as distributed memory systems do.[38]\n\nProcessor–processor and processor–memory communication can be implemented in hardware in several ways, including via shared (either multiported or multiplexed) memory, a crossbar switch, a shared bus or an interconnect network of a myriad of topologies including star, ring, tree, hypercube, fat hypercube (a hypercube with more than one processor at a node), or n-dimensional mesh.\n\nParallel computers based on interconnected networks need to have some kind of routing to enable the passing of messages between nodes that are not directly connected. The medium used for communication between the processors is likely to be hierarchical in large multiprocessor machines.\n\nParallel computers can be roughly classified according to the level at which the hardware supports parallelism. This classification is broadly analogous to the distance between basic computing nodes. These are not mutually exclusive; for example, clusters of symmetric multiprocessors are relatively common.\n\nA multi-core processor is a processor that includes multiple processing units (called \"cores\") on the same chip. This processor differs from a superscalar processor, which includes multiple execution units and can issue multiple instructions per clock cycle from one instruction stream (thread); in contrast, a multi-core processor can issue multiple instructions per clock cycle from multiple instruction streams. IBM's Cell microprocessor, designed for use in the Sony PlayStation 3, is a prominent multi-core processor. Each core in a multi-core processor can potentially be superscalar as well—that is, on every clock cycle, each core can issue multiple instructions from one thread.\n\nSimultaneous multithreading  (of which Intel's Hyper-Threading is the best known) was an early form of pseudo-multi-coreism. A processor capable of concurrent multithreading includes multiple execution units in the same processing unit—that is it has a superscalar architecture—and can issue multiple instructions per clock cycle from multiple threads. Temporal multithreading on the other hand includes a single execution unit in the same processing unit and can issue one instruction at a time from multiple threads.\n\nA symmetric multiprocessor (SMP) is a computer system with multiple identical processors that share memory and connect via a bus.[39] Bus contention prevents bus architectures from scaling. As a result, SMPs generally do not comprise more than 32 processors.[40] Because of the small size of the processors and the significant reduction in the requirements for bus bandwidth achieved by large caches, such symmetric multiprocessors are extremely cost-effective, provided that a sufficient amount of memory bandwidth exists.[39]\n\nA distributed computer (also known as a distributed memory multiprocessor) is a distributed memory computer system in which the processing elements are connected by a network. Distributed computers are highly scalable. The terms \"concurrent computing\", \"parallel computing\", and \"distributed computing\" have a lot of overlap, and no clear distinction exists between them.[41] The same system may be characterized both as \"parallel\" and \"distributed\"; the processors in a typical distributed system run concurrently in parallel.[42]\n\nA cluster is a group of loosely coupled computers that work together closely, so that in some respects they can be regarded as a single computer.[43] Clusters are composed of multiple standalone machines connected by a network. While machines in a cluster do not have to be symmetric, load balancing is more difficult if they are not. The most common type of cluster is the Beowulf cluster, which is a cluster implemented on multiple identical commercial off-the-shelf computers connected with a TCP/IP Ethernet local area network.[44] Beowulf technology was originally developed by Thomas Sterling and Donald Becker. 87% of all Top500 supercomputers are clusters.[45] The remaining are Massively Parallel Processors, explained below.\n\nBecause grid computing systems (described below) can easily handle embarrassingly parallel problems, modern clusters are typically designed to handle more difficult problems—problems that require nodes to share intermediate results with each other more often. This requires a high bandwidth and, more importantly, a low-latency interconnection network. Many historic and current supercomputers use customized high-performance network hardware specifically designed for cluster computing, such as the Cray Gemini network.[46] As of 2014, most current supercomputers use some off-the-shelf standard network hardware, often Myrinet, InfiniBand, or Gigabit Ethernet.\n\nA massively parallel processor (MPP) is a single computer with many networked processors. MPPs have many of the same characteristics as clusters, but MPPs have specialized interconnect networks (whereas clusters use commodity hardware for networking). MPPs also tend to be larger than clusters, typically having \"far more\" than 100 processors.[47] In an MPP, \"each CPU contains its own memory and copy of the operating system and application. Each subsystem communicates with the others via a high-speed interconnect.\"[48]\n\nIBM's Blue Gene/L, the fifth fastest supercomputer in the world according to the June 2009 TOP500 ranking, is an MPP.\n\nGrid computing is the most distributed form of parallel computing. It makes use of computers communicating over the Internet to work on a given problem. Because of the low bandwidth and extremely high latency available on the Internet, distributed computing typically deals only with embarrassingly parallel problems. Many distributed computing applications have been created, of which SETI@home and Folding@home are the best-known examples.[49]\n\nMost grid computing applications use middleware (software that sits between the operating system and the application to manage network resources and standardize the software interface). The most common distributed computing middleware is the Berkeley Open Infrastructure for Network Computing (BOINC). Often, distributed computing software makes use of \"spare cycles\", performing computations at times when a computer is idling.\n\nWithin parallel computing, there are specialized parallel devices that remain niche areas of interest. While not domain-specific, they tend to be applicable to only a few classes of parallel problems.\n\nReconfigurable computing is the use of a field-programmable gate array (FPGA) as a co-processor to a general-purpose computer. An FPGA is, in essence, a computer chip that can rewire itself for a given task.\n\nFPGAs can be programmed with hardware description languages such as VHDL[50] or Verilog.[51] However, programming in these languages can be tedious. Several vendors have created C to HDL languages that attempt to emulate the syntax and semantics of the C programming language, with which most programmers are familiar. The best known C to HDL languages are Mitrion-C, Impulse C, DIME-C, and Handel-C. Specific subsets of SystemC based on C++ can also be used for this purpose.\n\nAMD's decision to open its HyperTransport technology to third-party vendors has become the enabling technology for high-performance reconfigurable computing.[52] According to Michael R. D'Amour, Chief Operating Officer of DRC Computer Corporation, \"when we first walked into AMD, they called us 'the socket stealers.' Now they call us their partners.\"[52]\n\nGeneral-purpose computing on graphics processing units (GPGPU) is a fairly recent trend in computer engineering research. GPUs are co-processors that have been heavily optimized for computer graphics processing.[53] Computer graphics processing is a field dominated by data parallel operations—particularly linear algebra matrix operations.\n\nIn the early days, GPGPU programs used the normal graphics APIs for executing programs. However, several new programming languages and platforms have been built to do general purpose computation on GPUs with both Nvidia and AMD releasing programming environments with CUDA and Stream SDK respectively. Other GPU programming languages include BrookGPU, PeakStream, and RapidMind. Nvidia has also released specific products for computation in their Tesla series. The technology consortium Khronos Group has released the OpenCL specification, which is a framework for writing programs that execute across platforms consisting of CPUs and GPUs. AMD, Apple, Intel, Nvidia and others are supporting OpenCL.\n\nSeveral application-specific integrated circuit (ASIC) approaches have been devised for dealing with parallel applications.[54][55][56]\n\nBecause an ASIC is (by definition) specific to a given application, it can be fully optimized for that application. As a result, for a given application, an ASIC tends to outperform a general-purpose computer. However, ASICs are created by UV photolithography. This process requires a mask set, which can be extremely expensive. A mask set can cost over a million US dollars.[57] (The smaller the transistors required for the chip, the more expensive the mask will be.) Meanwhile, performance increases in general-purpose computing over time (as described by Moore's law) tend to wipe out these gains in only one or two chip generations.[52] High initial cost, and the tendency to be overtaken by Moore's-law-driven general-purpose computing, has rendered ASICs unfeasible for most parallel computing applications. However, some have been built. One example is the PFLOPS RIKEN MDGRAPE-3 machine which uses custom ASICs for molecular dynamics simulation.\n\nA vector processor is a CPU or computer system that can execute the same instruction on large sets of data. Vector processors have high-level operations that work on linear arrays of numbers or vectors. An example vector operation is A = B × C, where A, B, and C are each 64-element vectors of 64-bit floating-point numbers.[58] They are closely related to Flynn's SIMD classification.[58]\n\nCray computers became famous for their vector-processing computers in the 1970s and 1980s. However, vector processors—both as CPUs and as full computer systems—have generally disappeared. Modern processor instruction sets do include some vector processing instructions, such as with Freescale Semiconductor's AltiVec and Intel's Streaming SIMD Extensions (SSE).\n\n"
        },
        {
            "title": "Software",
            "text": "Concurrent programming languages, libraries, APIs, and parallel programming models (such as algorithmic skeletons) have been created for programming parallel computers. These can generally be divided into classes based on the assumptions they make about the underlying memory architecture—shared memory, distributed memory, or shared distributed memory. Shared memory programming languages communicate by manipulating shared memory variables. Distributed memory uses message passing. POSIX Threads and OpenMP are two of the most widely used shared memory APIs, whereas Message Passing Interface (MPI) is the most widely used message-passing system API.[59] One concept used in programming parallel programs is the future concept, where one part of a program promises to deliver a required datum to another part of a program at some future time.\n\nCAPS entreprise and Pathscale are also coordinating their effort to make hybrid multi-core parallel programming (HMPP) directives an open standard called OpenHMPP. The OpenHMPP directive-based programming model offers a syntax to efficiently offload computations on hardware accelerators and to optimize data movement to/from the hardware memory. OpenHMPP directives describe remote procedure call (RPC) on an accelerator device (e.g. GPU) or more generally a set of cores. The directives annotate C or Fortran codes to describe two sets of functionalities: the offloading of procedures (denoted codelets) onto a remote device and the optimization of data transfers between the CPU main memory and the accelerator memory.\n\nThe rise of consumer GPUs has led to support for compute kernels, either in graphics APIs (referred to as compute shaders), in dedicated APIs (such as OpenCL), or in other language extensions.\n\nAutomatic parallelization of a sequential program by a compiler is the \"holy grail\" of parallel computing, especially with the aforementioned limit of processor frequency. Despite decades of work by compiler researchers, automatic parallelization has had only limited success.[60]\n\nMainstream parallel programming languages remain either explicitly parallel or (at best) partially implicit, in which a programmer gives the compiler directives for parallelization. A few fully implicit parallel programming languages exist—SISAL, Parallel Haskell, SequenceL, System C (for FPGAs), Mitrion-C, VHDL, and Verilog.\n\nAs a computer system grows in complexity, the mean time between failures usually decreases. Application checkpointing is a technique whereby the computer system takes a \"snapshot\" of the application—a record of all current resource allocations and variable states, akin to a core dump—; this information can be used to restore the program if the computer should fail. Application checkpointing means that the program has to restart from only its last checkpoint rather than the beginning. While checkpointing provides benefits in a variety of situations, it is especially useful in highly parallel systems with a large number of processors used in high performance computing.[61]\n\n"
        },
        {
            "title": "Algorithmic methods",
            "text": "As parallel computers become larger and faster, we are now able to solve problems that had previously taken too long to run. Fields as varied as bioinformatics (for protein folding and sequence analysis) and economics (for mathematical finance) have taken advantage of parallel computing. Common types of problems in parallel computing applications include:[62]\n\n"
        },
        {
            "title": "Fault tolerance",
            "text": "Parallel computing can also be applied to the design of fault-tolerant computer systems, particularly via lockstep systems performing the same operation in parallel. This provides redundancy in case one component fails, and also allows automatic error detection and error correction if the results differ. These methods can be used to help prevent single-event upsets caused by transient errors.[63] Although additional measures may be required in embedded or specialized systems, this method can provide a cost-effective approach to achieve n-modular redundancy in commercial off-the-shelf systems.\n\n"
        },
        {
            "title": "History",
            "text": "The origins of true (MIMD) parallelism go back to Luigi Federico Menabrea and his Sketch of the Analytic Engine Invented by Charles Babbage.[65][66][67]\n\nIn April 1958, Stanley Gill (Ferranti) discussed parallel programming and the need for branching and waiting.[68] Also in 1958, IBM researchers John Cocke and Daniel Slotnick discussed the use of parallelism in numerical calculations for the first time.[69] Burroughs Corporation introduced the D825 in 1962, a four-processor computer that accessed up to 16 memory modules through a crossbar switch.[70] In 1967, Amdahl and Slotnick published a debate about the feasibility of parallel processing at American Federation of Information Processing Societies Conference.[69] It was during this debate that Amdahl's law was coined to define the limit of speed-up due to parallelism.\n\nIn 1969, Honeywell introduced its first Multics system, a symmetric multiprocessor system capable of running up to eight processors in parallel.[69] C.mmp, a multi-processor project at Carnegie Mellon University in the 1970s, was among the first multiprocessors with more than a few processors. The first bus-connected multiprocessor with snooping caches was the Synapse N+1 in 1984.[66]\n\nSIMD parallel computers can be traced back to the 1970s. The motivation behind early SIMD computers was to amortize the gate delay of the processor's control unit over multiple instructions.[71] In 1964, Slotnick had proposed building a massively parallel computer for the Lawrence Livermore National Laboratory.[69] His design was funded by the US Air Force, which was the earliest SIMD parallel-computing effort, ILLIAC IV.[69] The key to its design was a fairly high parallelism, with up to 256 processors, which allowed the machine to work on large datasets in what would later be known as vector processing. However, ILLIAC IV was called \"the most infamous of supercomputers\", because the project was only one-fourth completed, but took 11 years and cost almost four times the original estimate.[64] When it was finally ready to run its first real application in 1976, it was outperformed by existing commercial supercomputers such as the Cray-1.\n\n"
        },
        {
            "title": "Biological brain as massively parallel computer",
            "text": "In the early 1970s, at the MIT Computer Science and Artificial Intelligence Laboratory, Marvin Minsky and Seymour Papert started developing the Society of Mind theory, which views the biological brain as massively parallel computer. In 1986, Minsky published The Society of Mind, which claims that “mind is formed from many little agents, each mindless by itself”.[72] The theory attempts to explain how what we call intelligence could be a product of the interaction of non-intelligent parts. Minsky says that the biggest source of ideas about the theory came from his work in trying to create a machine that uses a robotic arm, a video camera, and a computer to build with children's blocks.[73]\n\nSimilar models (which also view the biological brain as a massively parallel computer, i.e., the brain is made up of a constellation of independent or semi-independent agents) were also described by:\n\n"
        }
    ],
    "links": [
        "https://en.wikipedia.org/wiki/Blue_Gene",
        "https://en.wikipedia.org/wiki/Massively_parallel",
        "https://en.wikipedia.org/wiki/Supercomputer",
        "https://en.wikipedia.org/wiki/Computing",
        "https://en.wikipedia.org/wiki/Data_parallelism",
        "https://en.wikipedia.org/wiki/Task_parallelism",
        "https://en.wikipedia.org/wiki/Frequency_scaling",
        "https://en.wikipedia.org/wiki/Computer_architecture",
        "https://en.wikipedia.org/wiki/Concurrent_computing",
        "https://en.wikipedia.org/wiki/Distributed_computing",
        "https://en.wikipedia.org/wiki/Symmetric_multiprocessing",
        "https://en.wikipedia.org/wiki/Processing_element",
        "https://en.wikipedia.org/wiki/Computer_cluster",
        "https://en.wikipedia.org/wiki/Grid_computing",
        "https://en.wikipedia.org/wiki/Parallel_algorithm",
        "https://en.wikipedia.org/wiki/Sequential_algorithm",
        "https://en.wikipedia.org/wiki/Software_bug",
        "https://en.wikipedia.org/wiki/Race_condition",
        "https://en.wikipedia.org/wiki/Computer_networking",
        "https://en.wikipedia.org/wiki/Upper_bound",
        "https://en.wikipedia.org/wiki/Speedup",
        "https://en.wikipedia.org/wiki/Computer_software",
        "https://en.wikipedia.org/wiki/Serial_computation",
        "https://en.wikipedia.org/wiki/Algorithm",
        "https://en.wikipedia.org/wiki/Central_processing_unit",
        "https://en.wikipedia.org/wiki/Meteorology",
        "https://en.wikipedia.org/wiki/High_performance_computing",
        "https://en.wikipedia.org/wiki/Frequency_scaling",
        "https://en.wikipedia.org/wiki/Computer_performance",
        "https://en.wikipedia.org/wiki/CPU_bound",
        "https://en.wikipedia.org/wiki/Capacitance",
        "https://en.wikipedia.org/wiki/Voltage",
        "https://en.wikipedia.org/wiki/Intel",
        "https://en.wikipedia.org/wiki/Tejas_and_Jayhawk",
        "https://en.wikipedia.org/wiki/Central_processing_unit",
        "https://en.wikipedia.org/wiki/Desktop_computers",
        "https://en.wikipedia.org/wiki/Desktop_computers",
        "https://en.wikipedia.org/wiki/Operating_system",
        "https://en.wikipedia.org/wiki/Speedup",
        "https://en.wikipedia.org/wiki/Speedup",
        "https://en.wikipedia.org/wiki/Data_dependency",
        "https://en.wikipedia.org/wiki/Parallel_algorithm",
        "https://en.wikipedia.org/wiki/Critical_path_method",
        "https://en.wikipedia.org/wiki/Race_condition",
        "https://en.wikipedia.org/wiki/Mutual_exclusion",
        "https://en.wikipedia.org/wiki/Critical_section",
        "https://en.wikipedia.org/wiki/Software_lockout",
        "https://en.wikipedia.org/wiki/Atomic_operation",
        "https://en.wikipedia.org/wiki/Deadlock",
        "https://en.wikipedia.org/wiki/Atomic_lock",
        "https://en.wikipedia.org/wiki/Parallel_slowdown",
        "https://en.wikipedia.org/wiki/Embarrassingly_parallel",
        "https://en.wikipedia.org/wiki/Consistency_model",
        "https://en.wikipedia.org/wiki/Consistency_model",
        "https://en.wikipedia.org/wiki/Computer_data_storage",
        "https://en.wikipedia.org/wiki/Leslie_Lamport",
        "https://en.wikipedia.org/wiki/Sequential_consistency",
        "https://en.wikipedia.org/wiki/Software_transactional_memory",
        "https://en.wikipedia.org/wiki/Database_management_system",
        "https://en.wikipedia.org/wiki/Atomic_commit",
        "https://en.wikipedia.org/wiki/Petri_net",
        "https://en.wikipedia.org/wiki/Dataflow_architecture",
        "https://en.wikipedia.org/wiki/Process_calculi",
        "https://en.wikipedia.org/wiki/Calculus_of_Communicating_Systems",
        "https://en.wikipedia.org/wiki/Communicating_Sequential_Processes",
        "https://en.wikipedia.org/wiki/Pi_calculus",
        "https://en.wikipedia.org/wiki/Temporal_logic_of_actions",
        "https://en.wikipedia.org/wiki/Trace_theory",
        "https://en.wikipedia.org/wiki/Actor_model_theory",
        "https://en.wikipedia.org/wiki/Relaxed_sequential",
        "https://en.wikipedia.org/wiki/SISD",
        "https://en.wikipedia.org/wiki/MISD",
        "https://en.wikipedia.org/wiki/SIMD",
        "https://en.wikipedia.org/wiki/MIMD",
        "https://en.wikipedia.org/wiki/SPMD",
        "https://en.wikipedia.org/wiki/MPMD",
        "https://en.wikipedia.org/wiki/Signal_processing",
        "https://en.wikipedia.org/wiki/Systolic_array",
        "https://en.wikipedia.org/wiki/Integer",
        "https://en.wikipedia.org/wiki/Carry_bit",
        "https://en.wikipedia.org/wiki/Instruction_pipelining",
        "https://en.wikipedia.org/wiki/Instructions_per_cycle",
        "https://en.wikipedia.org/wiki/Instruction_pipelining",
        "https://en.wikipedia.org/wiki/Instruction_pipelining",
        "https://en.wikipedia.org/wiki/Reduced_Instruction_Set_Computer",
        "https://en.wikipedia.org/wiki/Pentium_4",
        "https://en.wikipedia.org/wiki/Instruction_pipelining",
        "https://en.wikipedia.org/wiki/Execution_unit",
        "https://en.wikipedia.org/wiki/Superscalar",
        "https://en.wikipedia.org/wiki/Data_dependency",
        "https://en.wikipedia.org/wiki/Scoreboarding",
        "https://en.wikipedia.org/wiki/Tomasulo_algorithm",
        "https://en.wikipedia.org/wiki/Register_renaming",
        "https://en.wikipedia.org/wiki/Task_parallelism",
        "https://en.wikipedia.org/wiki/Automatic_vectorization",
        "https://en.wikipedia.org/wiki/Loop_unwinding",
        "https://en.wikipedia.org/wiki/Inline_code",
        "https://en.wikipedia.org/wiki/Address_space",
        "https://en.wikipedia.org/wiki/Distributed_memory",
        "https://en.wikipedia.org/wiki/Distributed_shared_memory",
        "https://en.wikipedia.org/wiki/Memory_virtualization",
        "https://en.wikipedia.org/wiki/Supercomputers",
        "https://en.wikipedia.org/wiki/Partitioned_global_address_space",
        "https://en.wikipedia.org/wiki/Infiniband",
        "https://en.wikipedia.org/wiki/Burst_buffer",
        "https://en.wikipedia.org/wiki/Memory_latency",
        "https://en.wikipedia.org/wiki/Uniform_memory_access",
        "https://en.wikipedia.org/wiki/CPU_cache",
        "https://en.wikipedia.org/wiki/Cache_coherency",
        "https://en.wikipedia.org/wiki/Bus_sniffing",
        "https://en.wikipedia.org/wiki/Multiplexing",
        "https://en.wikipedia.org/wiki/Crossbar_switch",
        "https://en.wikipedia.org/wiki/Network_topology",
        "https://en.wikipedia.org/wiki/Star_network",
        "https://en.wikipedia.org/wiki/Ring_network",
        "https://en.wikipedia.org/wiki/Hypercube_graph",
        "https://en.wikipedia.org/wiki/Mesh_networking",
        "https://en.wikipedia.org/wiki/Routing",
        "https://en.wikipedia.org/wiki/Central_processing_unit",
        "https://en.wikipedia.org/wiki/Superscalar",
        "https://en.wikipedia.org/wiki/Execution_unit",
        "https://en.wikipedia.org/wiki/IBM",
        "https://en.wikipedia.org/wiki/Sony",
        "https://en.wikipedia.org/wiki/PlayStation_3",
        "https://en.wikipedia.org/wiki/Simultaneous_multithreading",
        "https://en.wikipedia.org/wiki/Temporal_multithreading",
        "https://en.wikipedia.org/wiki/Symmetric_multiprocessing",
        "https://en.wikipedia.org/wiki/Bus_contention",
        "https://en.wikipedia.org/wiki/Distributed_computing",
        "https://en.wikipedia.org/wiki/Concurrent_computing",
        "https://en.wikipedia.org/wiki/Computer_cluster",
        "https://en.wikipedia.org/wiki/Ethernet",
        "https://en.wikipedia.org/wiki/Local_area_network",
        "https://en.wikipedia.org/wiki/Donald_Becker",
        "https://en.wikipedia.org/wiki/TOP500",
        "https://en.wikipedia.org/wiki/Myrinet",
        "https://en.wikipedia.org/wiki/InfiniBand",
        "https://en.wikipedia.org/wiki/Gigabit_Ethernet",
        "https://en.wikipedia.org/wiki/IBM",
        "https://en.wikipedia.org/wiki/Blue_Gene",
        "https://en.wikipedia.org/wiki/Supercomputer",
        "https://en.wikipedia.org/wiki/IBM",
        "https://en.wikipedia.org/wiki/Blue_Gene",
        "https://en.wikipedia.org/wiki/Supercomputer",
        "https://en.wikipedia.org/wiki/TOP500",
        "https://en.wikipedia.org/wiki/Grid_computing",
        "https://en.wikipedia.org/wiki/Internet",
        "https://en.wikipedia.org/wiki/Embarrassingly_parallel",
        "https://en.wikipedia.org/wiki/List_of_distributed_computing_projects",
        "https://en.wikipedia.org/wiki/Middleware",
        "https://en.wikipedia.org/wiki/Berkeley_Open_Infrastructure_for_Network_Computing",
        "https://en.wikipedia.org/wiki/Reconfigurable_computing",
        "https://en.wikipedia.org/wiki/Hardware_description_language",
        "https://en.wikipedia.org/wiki/VHDL",
        "https://en.wikipedia.org/wiki/Verilog",
        "https://en.wikipedia.org/wiki/C_to_HDL",
        "https://en.wikipedia.org/wiki/C_programming_language",
        "https://en.wikipedia.org/wiki/Mitrionics",
        "https://en.wikipedia.org/wiki/Impulse_C",
        "https://en.wikipedia.org/wiki/SystemC",
        "https://en.wikipedia.org/wiki/HyperTransport",
        "https://en.wikipedia.org/wiki/CPU_socket",
        "https://en.wikipedia.org/wiki/GPGPU",
        "https://en.wikipedia.org/wiki/Nvidia_Tesla",
        "https://en.wikipedia.org/wiki/Graphics_processing_unit",
        "https://en.wikipedia.org/wiki/Computer_graphics",
        "https://en.wikipedia.org/wiki/Linear_algebra",
        "https://en.wikipedia.org/wiki/Nvidia",
        "https://en.wikipedia.org/wiki/AMD",
        "https://en.wikipedia.org/wiki/CUDA",
        "https://en.wikipedia.org/wiki/BrookGPU",
        "https://en.wikipedia.org/wiki/PeakStream",
        "https://en.wikipedia.org/wiki/RapidMind",
        "https://en.wikipedia.org/wiki/Nvidia_Tesla",
        "https://en.wikipedia.org/wiki/OpenCL",
        "https://en.wikipedia.org/wiki/AMD",
        "https://en.wikipedia.org/wiki/Intel",
        "https://en.wikipedia.org/wiki/Nvidia",
        "https://en.wikipedia.org/wiki/OpenCL",
        "https://en.wikipedia.org/wiki/Photolithography",
        "https://en.wikipedia.org/wiki/Molecular_dynamics",
        "https://en.wikipedia.org/wiki/Vector_processor",
        "https://en.wikipedia.org/wiki/Cray",
        "https://en.wikipedia.org/wiki/Instruction_set",
        "https://en.wikipedia.org/wiki/Freescale_Semiconductor",
        "https://en.wikipedia.org/wiki/AltiVec",
        "https://en.wikipedia.org/wiki/Intel",
        "https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions",
        "https://en.wikipedia.org/wiki/List_of_concurrent_and_parallel_programming_languages",
        "https://en.wikipedia.org/wiki/List_of_concurrent_and_parallel_programming_languages",
        "https://en.wikipedia.org/wiki/Application_programming_interface",
        "https://en.wikipedia.org/wiki/Parallel_programming_model",
        "https://en.wikipedia.org/wiki/Algorithmic_skeleton",
        "https://en.wikipedia.org/wiki/Message_passing",
        "https://en.wikipedia.org/wiki/POSIX_Threads",
        "https://en.wikipedia.org/wiki/OpenMP",
        "https://en.wikipedia.org/wiki/Message_Passing_Interface",
        "https://en.wikipedia.org/wiki/Futures_and_promises",
        "https://en.wikipedia.org/wiki/OpenHMPP",
        "https://en.wikipedia.org/wiki/Remote_procedure_call",
        "https://en.wikipedia.org/wiki/Fortran",
        "https://en.wikipedia.org/wiki/Compute_kernel",
        "https://en.wikipedia.org/wiki/Compute_shader",
        "https://en.wikipedia.org/wiki/OpenCL",
        "https://en.wikipedia.org/wiki/Automatic_parallelization",
        "https://en.wikipedia.org/wiki/Compiler",
        "https://en.wikipedia.org/wiki/Explicit_parallelism",
        "https://en.wikipedia.org/wiki/Implicit_parallelism",
        "https://en.wikipedia.org/wiki/SISAL",
        "https://en.wikipedia.org/wiki/SequenceL",
        "https://en.wikipedia.org/wiki/SystemC",
        "https://en.wikipedia.org/wiki/FPGA",
        "https://en.wikipedia.org/wiki/VHDL",
        "https://en.wikipedia.org/wiki/Verilog",
        "https://en.wikipedia.org/wiki/Application_checkpointing",
        "https://en.wikipedia.org/wiki/Mean_time_between_failures",
        "https://en.wikipedia.org/wiki/Application_checkpointing",
        "https://en.wikipedia.org/wiki/Core_dump",
        "https://en.wikipedia.org/wiki/High_performance_computing",
        "https://en.wikipedia.org/wiki/Bioinformatics",
        "https://en.wikipedia.org/wiki/Protein_folding",
        "https://en.wikipedia.org/wiki/Sequence_analysis",
        "https://en.wikipedia.org/wiki/Mathematical_finance",
        "https://en.wikipedia.org/wiki/Linear_algebra",
        "https://en.wikipedia.org/wiki/Regular_grid",
        "https://en.wikipedia.org/wiki/Lattice_Boltzmann_methods",
        "https://en.wikipedia.org/wiki/Unstructured_grid",
        "https://en.wikipedia.org/wiki/Finite_element_analysis",
        "https://en.wikipedia.org/wiki/Monte_Carlo_method",
        "https://en.wikipedia.org/wiki/Combinational_logic",
        "https://en.wikipedia.org/wiki/Brute_force_attack",
        "https://en.wikipedia.org/wiki/Graph_traversal",
        "https://en.wikipedia.org/wiki/Sorting_algorithm",
        "https://en.wikipedia.org/wiki/Dynamic_programming",
        "https://en.wikipedia.org/wiki/Branch_and_bound",
        "https://en.wikipedia.org/wiki/Graphical_model",
        "https://en.wikipedia.org/wiki/Hidden_Markov_model",
        "https://en.wikipedia.org/wiki/Bayesian_network",
        "https://en.wikipedia.org/wiki/Error_detection",
        "https://en.wikipedia.org/wiki/Error_correction",
        "https://en.wikipedia.org/wiki/History_of_computing",
        "https://en.wikipedia.org/wiki/ILLIAC_IV",
        "https://en.wikipedia.org/wiki/Luigi_Federico_Menabrea",
        "https://en.wikipedia.org/wiki/Analytic_Engine",
        "https://en.wikipedia.org/wiki/Charles_Babbage",
        "https://en.wikipedia.org/wiki/John_Cocke",
        "https://en.wikipedia.org/wiki/Daniel_Slotnick",
        "https://en.wikipedia.org/wiki/Burroughs_Corporation",
        "https://en.wikipedia.org/wiki/Crossbar_switch",
        "https://en.wikipedia.org/wiki/Honeywell",
        "https://en.wikipedia.org/wiki/Multics",
        "https://en.wikipedia.org/wiki/Carnegie_Mellon_University",
        "https://en.wikipedia.org/wiki/Propagation_delay",
        "https://en.wikipedia.org/wiki/Control_unit",
        "https://en.wikipedia.org/wiki/Lawrence_Livermore_National_Laboratory",
        "https://en.wikipedia.org/wiki/US_Air_Force",
        "https://en.wikipedia.org/wiki/ILLIAC_IV",
        "https://en.wikipedia.org/wiki/Vector_processor",
        "https://en.wikipedia.org/wiki/MIT_Computer_Science_and_Artificial_Intelligence_Laboratory",
        "https://en.wikipedia.org/wiki/Marvin_Minsky",
        "https://en.wikipedia.org/wiki/Seymour_Papert",
        "https://en.wikipedia.org/wiki/Society_of_Mind",
        "https://en.wikipedia.org/wiki/Massively_parallel",
        "https://en.wikipedia.org/wiki/Michael_Gazzaniga",
        "https://en.wikipedia.org/wiki/Ernest_Hilgard",
        "https://en.wikipedia.org/wiki/Michio_Kaku",
        "https://en.wikipedia.org/wiki/George_Gurdjieff",
        "https://en.wikipedia.org/wiki/Computer_multitasking",
        "https://en.wikipedia.org/wiki/Content_Addressable_Parallel_Processor",
        "https://en.wikipedia.org/wiki/List_of_distributed_computing_conferences",
        "https://en.wikipedia.org/wiki/Dataflow_architecture",
        "https://en.wikipedia.org/wiki/Manycore",
        "https://en.wikipedia.org/wiki/Parallel_programming_model",
        "https://en.wikipedia.org/wiki/Serializability",
        "https://en.wikipedia.org/wiki/Synchronous_programming",
        "https://en.wikipedia.org/wiki/Transputer",
        "https://en.wikipedia.org/wiki/Vector_processing",
        "https://en.wikipedia.org/wiki/Wayback_Machine",
        "https://en.wikipedia.org/wiki/Computer_industry",
        "https://en.wikipedia.org/wiki/Transistor",
        "https://en.wikipedia.org/wiki/Rob_Pike",
        "https://en.wikipedia.org/wiki/Wayback_Machine",
        "https://en.wikipedia.org/wiki/James_Larus",
        "https://en.wikipedia.org/wiki/Yale_Patt",
        "https://en.wikipedia.org/wiki/Wayback_Machine",
        "https://en.wikipedia.org/wiki/Carnegie_Mellon_University",
        "https://en.wikipedia.org/wiki/Wayback_Machine",
        "https://en.wikipedia.org/wiki/Wayback_Machine",
        "https://en.wikipedia.org/wiki/Wayback_Machine",
        "https://en.wikipedia.org/wiki/Wayback_Machine",
        "https://en.wikipedia.org/wiki/Luigi_Federico_Menabrea",
        "https://en.wikipedia.org/wiki/Computerworld",
        "https://en.wikipedia.org/wiki/Robert_Ornstein",
        "https://en.wikipedia.org/wiki/Michio_Kaku",
        "https://en.wikipedia.org/wiki/The_Future_of_the_Mind",
        "https://en.wikipedia.org/wiki/Pyotr_Demianovich_Ouspenskii",
        "https://en.wikipedia.org/wiki/Curlie",
        "https://en.wikipedia.org/wiki/Distributed_computing",
        "https://en.wikipedia.org/wiki/Massively_parallel",
        "https://en.wikipedia.org/wiki/Cloud_computing",
        "https://en.wikipedia.org/wiki/Supercomputer",
        "https://en.wikipedia.org/wiki/Multiprocessing",
        "https://en.wikipedia.org/wiki/Manycore_processor",
        "https://en.wikipedia.org/wiki/Computer_network",
        "https://en.wikipedia.org/wiki/Systolic_array",
        "https://en.wikipedia.org/wiki/Task_parallelism",
        "https://en.wikipedia.org/wiki/Task_parallelism",
        "https://en.wikipedia.org/wiki/Data_parallelism",
        "https://en.wikipedia.org/wiki/Temporal_multithreading",
        "https://en.wikipedia.org/wiki/Simultaneous_multithreading",
        "https://en.wikipedia.org/wiki/Speculative_multithreading",
        "https://en.wikipedia.org/wiki/Hardware_scout",
        "https://en.wikipedia.org/wiki/Parallel_external_memory",
        "https://en.wikipedia.org/wiki/Analysis_of_parallel_algorithms",
        "https://en.wikipedia.org/wiki/Cost_efficiency",
        "https://en.wikipedia.org/wiki/Parallel_slowdown",
        "https://en.wikipedia.org/wiki/Speedup",
        "https://en.wikipedia.org/wiki/Instruction_window",
        "https://en.wikipedia.org/wiki/Array_data_structure",
        "https://en.wikipedia.org/wiki/Multiprocessing",
        "https://en.wikipedia.org/wiki/Memory_coherence",
        "https://en.wikipedia.org/wiki/Cache_coherence",
        "https://en.wikipedia.org/wiki/Cache_invalidation",
        "https://en.wikipedia.org/wiki/Application_checkpointing",
        "https://en.wikipedia.org/wiki/Computer_programming",
        "https://en.wikipedia.org/wiki/Stream_processing",
        "https://en.wikipedia.org/wiki/Dataflow_programming",
        "https://en.wikipedia.org/wiki/Parallel_programming_model",
        "https://en.wikipedia.org/wiki/Implicit_parallelism",
        "https://en.wikipedia.org/wiki/Explicit_parallelism",
        "https://en.wikipedia.org/wiki/Computer_hardware",
        "https://en.wikipedia.org/wiki/SISD",
        "https://en.wikipedia.org/wiki/SIMD",
        "https://en.wikipedia.org/wiki/MISD",
        "https://en.wikipedia.org/wiki/MIMD",
        "https://en.wikipedia.org/wiki/Dataflow_architecture",
        "https://en.wikipedia.org/wiki/Instruction_pipelining",
        "https://en.wikipedia.org/wiki/Superscalar_processor",
        "https://en.wikipedia.org/wiki/Vector_processor",
        "https://en.wikipedia.org/wiki/Multiprocessing",
        "https://en.wikipedia.org/wiki/Symmetric_multiprocessing",
        "https://en.wikipedia.org/wiki/Asymmetric_multiprocessing",
        "https://en.wikipedia.org/wiki/Semiconductor_memory",
        "https://en.wikipedia.org/wiki/Shared_memory",
        "https://en.wikipedia.org/wiki/Distributed_memory",
        "https://en.wikipedia.org/wiki/Distributed_shared_memory",
        "https://en.wikipedia.org/wiki/Uniform_memory_access",
        "https://en.wikipedia.org/wiki/Massively_parallel",
        "https://en.wikipedia.org/wiki/Computer_cluster",
        "https://en.wikipedia.org/wiki/Grid_computing",
        "https://en.wikipedia.org/wiki/Hardware_acceleration",
        "https://en.wikipedia.org/wiki/Application_programming_interface",
        "https://en.wikipedia.org/wiki/Ateji_PX",
        "https://en.wikipedia.org/wiki/HPX",
        "https://en.wikipedia.org/wiki/Cilk",
        "https://en.wikipedia.org/wiki/Coarray_Fortran",
        "https://en.wikipedia.org/wiki/CUDA",
        "https://en.wikipedia.org/wiki/Global_Arrays",
        "https://en.wikipedia.org/wiki/GPUOpen",
        "https://en.wikipedia.org/wiki/Message_Passing_Interface",
        "https://en.wikipedia.org/wiki/OpenMP",
        "https://en.wikipedia.org/wiki/OpenCL",
        "https://en.wikipedia.org/wiki/OpenHMPP",
        "https://en.wikipedia.org/wiki/OpenACC",
        "https://en.wikipedia.org/wiki/Parallel_Extensions",
        "https://en.wikipedia.org/wiki/Parallel_Virtual_Machine",
        "https://en.wikipedia.org/wiki/POSIX_Threads",
        "https://en.wikipedia.org/wiki/RaftLib",
        "https://en.wikipedia.org/wiki/Unified_Parallel_C",
        "https://en.wikipedia.org/wiki/Threading_Building_Blocks",
        "https://en.wikipedia.org/wiki/Automatic_parallelization",
        "https://en.wikipedia.org/wiki/Deadlock",
        "https://en.wikipedia.org/wiki/Deterministic_algorithm",
        "https://en.wikipedia.org/wiki/Embarrassingly_parallel",
        "https://en.wikipedia.org/wiki/Parallel_slowdown",
        "https://en.wikipedia.org/wiki/Race_condition",
        "https://en.wikipedia.org/wiki/Software_lockout",
        "https://en.wikipedia.org/wiki/Scalability",
        "https://en.wikipedia.org/wiki/Parallel_computing",
        "https://en.wikipedia.org/wiki/Parallel_computing",
        "https://en.wikipedia.org/wiki/Main_Page",
        "https://en.wikipedia.org/wiki/Main_Page"
    ]
}