
*** Running vivado
    with args -log inst_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_rom.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source inst_rom.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 341.004 ; gain = 93.566
INFO: [Synth 8-638] synthesizing module 'inst_rom' [d:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/inst_rom/synth/inst_rom.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (9#1) [d:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/inst_rom/synth/inst_rom.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 550.621 ; gain = 303.184
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 550.621 ; gain = 303.184
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 633.605 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 633.605 ; gain = 386.168
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 633.605 ; gain = 386.168
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 633.605 ; gain = 386.168
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 633.605 ; gain = 386.168
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 633.605 ; gain = 386.168
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 658.840 ; gain = 411.402
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 661.844 ; gain = 414.406
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 670.984 ; gain = 423.547
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 670.984 ; gain = 423.547
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 670.984 ; gain = 423.547
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 670.984 ; gain = 423.547
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 670.984 ; gain = 423.547
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 670.984 ; gain = 423.547
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 670.984 ; gain = 423.547

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |RAMB36E1   |     1|
|2     |RAMB36E1_1 |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 670.984 ; gain = 423.547
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 682.512 ; gain = 443.461
