$date
	Mon Jul 08 13:35:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Moore_Model_STR_Fig_5_20 $end
$var wire 1 ! t_y_out_2 $end
$var wire 1 " t_y_out_1 $end
$var wire 1 # B $end
$var wire 1 $ A $end
$var reg 1 % t_clock $end
$var reg 1 & t_reset $end
$var reg 1 ' t_x_in $end
$scope module M1 $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 ' x_in $end
$var wire 1 " y_out $end
$var parameter 2 ( S0 $end
$var parameter 2 ) S1 $end
$var parameter 2 * S2 $end
$var parameter 2 + S3 $end
$var reg 2 , state [1:0] $end
$upscope $end
$scope module M2 $end
$var wire 1 - TA $end
$var wire 1 . TB $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 ' x_in $end
$var wire 1 ! y_out $end
$var wire 1 # B $end
$var wire 1 $ A $end
$scope module M_A $end
$var wire 1 % CLK $end
$var wire 1 & RST_b $end
$var wire 1 - T $end
$var reg 1 $ Q $end
$upscope $end
$scope module M_B $end
$var wire 1 % CLK $end
$var wire 1 & RST_b $end
$var wire 1 . T $end
$var reg 1 # Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 +
b10 *
b1 )
b0 (
$end
#0
$dumpvars
0.
0-
b0 ,
0'
0&
0%
0$
0#
0"
0!
$end
#5
1&
#10
1%
#15
0%
1.
1'
#20
1-
b1 ,
1#
1%
#25
0-
0%
0.
0'
#30
1%
#35
1-
0%
1.
1'
#40
0-
b10 ,
1$
0#
1%
#45
0%
0.
0'
#50
1%
#55
0%
1.
1'
#60
1!
1-
1"
b11 ,
1#
1%
#65
0-
0%
0.
0'
#70
1%
#75
1-
0%
1.
1'
#80
0!
0-
0"
b0 ,
0$
0#
1%
#85
0%
0.
0'
#95
1.
1'
#100
