Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 30 12:42:23 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            9 |
| Yes          | No                    | No                     |             224 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |                   Enable Signal                  |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                  | reset_cond/M_reset_cond_in |                2 |              4 |
|  clk_IBUF_BUFG | M_memory_unit_instruction_write_enable           |                            |                3 |             12 |
|  clk_IBUF_BUFG |                                                  | reset_cond/Q[0]            |                7 |             27 |
|  clk_IBUF_BUFG | memory_unit/instruction_memory/M_ctr_q_reg[26]_0 |                            |               10 |             32 |
|  clk_IBUF_BUFG | memory_unit/instruction_memory/M_ctr_q_reg[26]_3 |                            |               15 |             32 |
|  clk_IBUF_BUFG | memory_unit/instruction_memory/M_ctr_q_reg[26]_5 |                            |               13 |             32 |
|  clk_IBUF_BUFG | memory_unit/instruction_memory/M_ctr_q_reg[26]_4 |                            |               10 |             32 |
|  clk_IBUF_BUFG | memory_unit/instruction_memory/M_ctr_q_reg[26]_2 |                            |               12 |             32 |
|  clk_IBUF_BUFG | memory_unit/instruction_memory/M_beta_xwr        |                            |                8 |             32 |
|  clk_IBUF_BUFG | memory_unit/instruction_memory/M_ctr_q_reg[26]   |                            |               15 |             32 |
|  clk_IBUF_BUFG | memory_unit/instruction_memory/M_ctr_q_reg[26]_1 |                            |               15 |             32 |
|  clk_IBUF_BUFG | beta/control_system/E[0]                         | beta/M_beta_rst            |               17 |             32 |
|  clk_IBUF_BUFG |                                                  |                            |               24 |             60 |
+----------------+--------------------------------------------------+----------------------------+------------------+----------------+


