[07/15 10:42:03      0s] 
[07/15 10:42:03      0s] Cadence Innovus(TM) Implementation System.
[07/15 10:42:03      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/15 10:42:03      0s] 
[07/15 10:42:03      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[07/15 10:42:03      0s] Options:	
[07/15 10:42:03      0s] Date:		Mon Jul 15 10:42:03 2024
[07/15 10:42:03      0s] Host:		phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (7cores*7cpus*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB)
[07/15 10:42:03      0s] OS:		CentOS Linux 7 (Core)
[07/15 10:42:03      0s] 
[07/15 10:42:03      0s] License:
[07/15 10:42:03      0s] 		[10:42:03.088401] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

[07/15 10:42:03      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/15 10:42:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/15 10:42:21      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[07/15 10:42:23     10s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[07/15 10:42:23     10s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 10:42:23     10s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[07/15 10:42:23     10s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[07/15 10:42:23     10s] @(#)CDS: CPE v21.18-s053
[07/15 10:42:23     10s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 10:42:23     10s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/15 10:42:23     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/15 10:42:23     10s] @(#)CDS: RCDB 11.15.0
[07/15 10:42:23     10s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/15 10:42:23     10s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[07/15 10:42:23     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2252_phoenix_saul_Q0v3HS.

[07/15 10:42:23     10s] Change the soft stacksize limit to 0.2%RAM (34 mbytes). Set global soft_stack_size_limit to change the value.
[07/15 10:42:27     11s] 
[07/15 10:42:27     11s] **INFO:  MMMC transition support version v31-84 
[07/15 10:42:27     11s] 
[07/15 10:42:27     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/15 10:42:27     11s] <CMD> suppressMessage ENCEXT-2799
[07/15 10:42:27     11s] <CMD> getVersion
[07/15 10:42:27     11s] [INFO] Loading PVS 23.10 fill procedures
[07/15 10:42:27     11s] <CMD> win
[07/15 10:43:46     14s] <CMD> setOaxMode -compressLevel 0
[07/15 10:43:46     14s] <CMD> setOaxMode -allowBitConnection true
[07/15 10:43:46     14s] <CMD> setOaxMode -allowTechUpdate false
[07/15 10:43:46     14s] <CMD> setOaxMode -updateMode true
[07/15 10:43:46     14s] <CMD> setDesignMode -process 180
[07/15 10:43:46     14s] ##  Process: 180           (User Set)               
[07/15 10:43:46     14s] ##     Node: (not set)                           
[07/15 10:43:46     14s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/15 10:43:46     14s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[07/15 10:43:46     14s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/15 10:43:46     14s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[07/15 10:43:46     14s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/15 10:43:46     14s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/15 10:43:46     14s] <CMD> setViaGenMode -symmetrical_via_only true
[07/15 10:43:46     14s] <CMD> set_table_style -no_frame_fix_width
[07/15 10:43:46     14s] <CMD> set_global timing_report_enable_auto_column_width true
[07/15 10:43:46     14s] <CMD> setMultiCpuUsage -localCpu 4
[07/15 10:47:12     21s] <CMD> set init_gnd_net gnd3i
[07/15 10:47:12     21s] <CMD> set init_verilog ../genus/genus_output/dig_aska_synth.v
[07/15 10:47:12     21s] <CMD> set init_mmmc_file xh018_ji3v.view
[07/15 10:47:12     21s] <CMD> set init_oa_ref_lib {D_CELLS_JI3V ASKA_DIG}
[07/15 10:47:12     21s] <CMD> set init_pwr_net vdd3i
[07/15 10:47:12     21s] <CMD> init_design
[07/15 10:47:12     21s] #% Begin Load MMMC data ... (date=07/15 10:47:12, mem=824.2M)
[07/15 10:47:12     21s] #% End Load MMMC data ... (date=07/15 10:47:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=824.9M, current mem=824.9M)
[07/15 10:47:12     21s] Reading tech data from OA library 'D_CELLS_JI3V' ...
[07/15 10:47:12     21s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 10:47:12     21s] **WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 10:47:12     21s] **WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 10:47:12     21s] Set DBUPerIGU to M2 pitch 560.
[07/15 10:47:12     21s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 10:47:12     21s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 10:47:12     21s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 10:47:12     21s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 10:47:12     21s] LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec_HD' and library 'TECH_XH018_HD'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
[07/15 10:47:12     21s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/15 10:47:12     21s] **WARN: (IMPOAX-740):	Viarule 'ND_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 10:47:12     21s] **WARN: (IMPOAX-740):	Viarule 'PD_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 10:47:12     21s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 10:47:12     21s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUJI3VX8' from library 'D_CELLS_JI3V', shape with bounding box '11.46 -0.56 18.345 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 10:47:12     21s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUJI3VX8'  as layer 'MET5' is not defined in Innovus database.
[07/15 10:47:12     21s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 10:47:12     21s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEJI3V' from library 'D_CELLS_JI3V', shape with bounding box '0.28 -0.56 7.165 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 10:47:12     21s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEJI3V'  as layer 'MET5' is not defined in Innovus database.
[07/15 10:47:12     21s] Reading OA reference library 'ASKA_DIG' ...
[07/15 10:47:12     21s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'MPROBEJI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 10:47:12     21s] Type 'man IMPOAX-773' for more detail.
[07/15 10:47:12     21s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLP2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 10:47:12     21s] Type 'man IMPOAX-773' for more detail.
[07/15 10:47:12     21s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLP5JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 10:47:12     21s] Type 'man IMPOAX-773' for more detail.
[07/15 10:47:12     21s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLNP2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 10:47:12     21s] Type 'man IMPOAX-773' for more detail.
[07/15 10:47:12     21s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 10:47:12     21s] Type 'man IMPOAX-773' for more detail.
[07/15 10:47:12     21s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN5JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 10:47:12     21s] Type 'man IMPOAX-773' for more detail.
[07/15 10:47:12     21s] Loading view definition file from xh018_ji3v.view
[07/15 10:47:12     21s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[07/15 10:47:12     22s] Reading slow_liberty timing library /home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib.
[07/15 10:47:12     22s] Read 304 cells in library D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.
[07/15 10:47:12     22s] Library reading multithread flow ended.
[07/15 10:47:12     22s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[07/15 10:47:13     22s] Reading fast_liberty timing library /home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.lib.
[07/15 10:47:13     22s] Read 304 cells in library D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.
[07/15 10:47:13     22s] Library reading multithread flow ended.
[07/15 10:47:13     22s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:01.0, peak res=961.2M, current mem=862.0M)
[07/15 10:47:13     22s] *** End library_loading (cpu=0.01min, real=0.02min, mem=36.5M, fe_cpu=0.37min, fe_real=5.17min, fe_mem=1083.4M) ***
[07/15 10:47:13     22s] #% Begin Load netlist data ... (date=07/15 10:47:13, mem=862.0M)
[07/15 10:47:13     22s] *** Begin netlist parsing (mem=1083.4M) ***
[07/15 10:47:13     22s] Searching cell 'CLKVBUFJI3V' in refLibs ...
[07/15 10:47:14     23s] Created 304 new cells from 2 timing libraries.
[07/15 10:47:14     23s] Reading netlist ...
[07/15 10:47:14     23s] Backslashed names will retain backslash and a trailing blank character.
[07/15 10:47:14     23s] Reading verilog netlist '../genus/genus_output/dig_aska_synth.v'
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] *** Memory Usage v#1 (Current mem = 1083.430M, initial mem = 478.105M) ***
[07/15 10:47:14     23s] *** End netlist parsing (cpu=0:00:00.8, real=0:00:01.0, mem=1083.4M) ***
[07/15 10:47:14     23s] #% End Load netlist data ... (date=07/15 10:47:14, total cpu=0:00:00.8, real=0:00:01.0, peak res=869.2M, current mem=869.2M)
[07/15 10:47:14     23s] Top level cell is aska_dig.
[07/15 10:47:14     23s] Hooked 608 DB cells to tlib cells.
[07/15 10:47:14     23s] ** Removed 1 unused lib cells.
[07/15 10:47:14     23s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=875.9M, current mem=875.9M)
[07/15 10:47:14     23s] Starting recursive module instantiation check.
[07/15 10:47:14     23s] No recursion found.
[07/15 10:47:14     23s] Building hierarchical netlist for Cell aska_dig ...
[07/15 10:47:14     23s] *** Netlist is unique.
[07/15 10:47:14     23s] Setting Std. cell height to 4480 DBU (smallest netlist inst).
[07/15 10:47:14     23s] ** info: there are 608 modules.
[07/15 10:47:14     23s] ** info: there are 1140 stdCell insts.
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] *** Memory Usage v#1 (Current mem = 1105.844M, initial mem = 478.105M) ***
[07/15 10:47:14     23s] Start create_tracks
[07/15 10:47:14     23s] Extraction setup Started 
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] Trim Metal Layers:
[07/15 10:47:14     23s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/15 10:47:14     23s] Reading Capacitance Table File CAPTBL/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
[07/15 10:47:14     23s] Process name: XH018.
[07/15 10:47:14     23s] Reading Capacitance Table File CAPTBL/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
[07/15 10:47:14     23s] Process name: XX018.
[07/15 10:47:14     23s] Importing multi-corner RC tables ... 
[07/15 10:47:14     23s] Summary of Active RC-Corners : 
[07/15 10:47:14     23s]  
[07/15 10:47:14     23s]  Analysis View: slow_functional_mode
[07/15 10:47:14     23s]     RC-Corner Name        : max_rc
[07/15 10:47:14     23s]     RC-Corner Index       : 0
[07/15 10:47:14     23s]     RC-Corner Temperature : 25 Celsius
[07/15 10:47:14     23s]     RC-Corner Cap Table   : 'CAPTBL/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
[07/15 10:47:14     23s]     RC-Corner PreRoute Res Factor         : 1
[07/15 10:47:14     23s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 10:47:14     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 10:47:14     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 10:47:14     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 10:47:14     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 10:47:14     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 10:47:14     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 10:47:14     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 10:47:14     23s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 10:47:14     23s]  
[07/15 10:47:14     23s]  Analysis View: fast_functional_mode
[07/15 10:47:14     23s]     RC-Corner Name        : min_rc
[07/15 10:47:14     23s]     RC-Corner Index       : 1
[07/15 10:47:14     23s]     RC-Corner Temperature : 25 Celsius
[07/15 10:47:14     23s]     RC-Corner Cap Table   : 'CAPTBL/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
[07/15 10:47:14     23s]     RC-Corner PreRoute Res Factor         : 1
[07/15 10:47:14     23s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 10:47:14     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 10:47:14     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 10:47:14     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 10:47:14     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 10:47:14     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 10:47:14     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 10:47:14     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 10:47:14     23s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] Trim Metal Layers:
[07/15 10:47:14     23s] LayerId::1 widthSet size::4
[07/15 10:47:14     23s] LayerId::2 widthSet size::4
[07/15 10:47:14     23s] LayerId::3 widthSet size::4
[07/15 10:47:14     23s] LayerId::4 widthSet size::4
[07/15 10:47:14     23s] LayerId::5 widthSet size::4
[07/15 10:47:14     23s] LayerId::6 widthSet size::2
[07/15 10:47:14     23s] Updating RC grid for preRoute extraction ...
[07/15 10:47:14     23s] eee: pegSigSF::1.070000
[07/15 10:47:14     23s] Initializing multi-corner capacitance tables ... 
[07/15 10:47:14     23s] Initializing multi-corner resistance tables ...
[07/15 10:47:14     23s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 10:47:14     23s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 10:47:14     23s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 10:47:14     23s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 10:47:14     23s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 10:47:14     23s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 10:47:14     23s] {RT max_rc 0 6 6 {5 0} 1}
[07/15 10:47:14     23s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.444400 newSi=0.000000 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 10:47:14     23s] *Info: initialize multi-corner CTS.
[07/15 10:47:14     23s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.3M, current mem=894.2M)
[07/15 10:47:14     23s] Reading timing constraints file '../genus/genus_output/design.sdc' ...
[07/15 10:47:14     23s] Current (total cpu=0:00:23.6, real=0:05:11, peak res=1161.7M, current mem=1161.7M)
[07/15 10:47:14     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 9).
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 10).
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../genus/genus_output/design.sdc, Line 319).
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 10:47:14     23s] Type 'man IMPCTE-290' for more detail.
[07/15 10:47:14     23s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 10:47:14     23s] To increase the message display limit, refer to the product command reference manual.
[07/15 10:47:14     23s] INFO (CTE): Reading of timing constraints file ../genus/genus_output/design.sdc completed, with 3 WARNING
[07/15 10:47:14     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.2M, current mem=1203.2M)
[07/15 10:47:14     23s] Current (total cpu=0:00:23.7, real=0:05:11, peak res=1203.2M, current mem=1203.2M)
[07/15 10:47:14     23s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/15 10:47:14     23s] Summary for sequential cells identification: 
[07/15 10:47:14     23s]   Identified SBFF number: 33
[07/15 10:47:14     23s]   Identified MBFF number: 0
[07/15 10:47:14     23s]   Identified SB Latch number: 0
[07/15 10:47:14     23s]   Identified MB Latch number: 0
[07/15 10:47:14     23s]   Not identified SBFF number: 0
[07/15 10:47:14     23s]   Not identified MBFF number: 0
[07/15 10:47:14     23s]   Not identified SB Latch number: 0
[07/15 10:47:14     23s]   Not identified MB Latch number: 0
[07/15 10:47:14     23s]   Number of sequential cells which are not FFs: 43
[07/15 10:47:14     23s] Total number of combinational cells: 147
[07/15 10:47:14     23s] Total number of sequential cells: 76
[07/15 10:47:14     23s] Total number of tristate cells: 8
[07/15 10:47:14     23s] Total number of level shifter cells: 0
[07/15 10:47:14     23s] Total number of power gating cells: 0
[07/15 10:47:14     23s] Total number of isolation cells: 0
[07/15 10:47:14     23s] Total number of power switch cells: 0
[07/15 10:47:14     23s] Total number of pulse generator cells: 0
[07/15 10:47:14     23s] Total number of always on buffers: 0
[07/15 10:47:14     23s] Total number of retention cells: 0
[07/15 10:47:14     23s] Total number of physical cells: 72
[07/15 10:47:14     23s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[07/15 10:47:14     23s] Total number of usable buffers: 9
[07/15 10:47:14     23s] List of unusable buffers:
[07/15 10:47:14     23s] Total number of unusable buffers: 0
[07/15 10:47:14     23s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[07/15 10:47:14     23s] Total number of usable inverters: 9
[07/15 10:47:14     23s] List of unusable inverters:
[07/15 10:47:14     23s] Total number of unusable inverters: 0
[07/15 10:47:14     23s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1
[07/15 10:47:14     23s] Total number of identified usable delay cells: 4
[07/15 10:47:14     23s] List of identified unusable delay cells: STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[07/15 10:47:14     23s] Total number of identified unusable delay cells: 4
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] TimeStamp Deleting Cell Server Begin ...
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] TimeStamp Deleting Cell Server End ...
[07/15 10:47:14     23s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1204.4M, current mem=1204.4M)
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 10:47:14     23s] Summary for sequential cells identification: 
[07/15 10:47:14     23s]   Identified SBFF number: 33
[07/15 10:47:14     23s]   Identified MBFF number: 0
[07/15 10:47:14     23s]   Identified SB Latch number: 0
[07/15 10:47:14     23s]   Identified MB Latch number: 0
[07/15 10:47:14     23s]   Not identified SBFF number: 0
[07/15 10:47:14     23s]   Not identified MBFF number: 0
[07/15 10:47:14     23s]   Not identified SB Latch number: 0
[07/15 10:47:14     23s]   Not identified MB Latch number: 0
[07/15 10:47:14     23s]   Number of sequential cells which are not FFs: 43
[07/15 10:47:14     23s]  Visiting view : slow_functional_mode
[07/15 10:47:14     23s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 10:47:14     23s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 10:47:14     23s]  Visiting view : fast_functional_mode
[07/15 10:47:14     23s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 10:47:14     23s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 10:47:14     23s] TLC MultiMap info (StdDelay):
[07/15 10:47:14     23s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 10:47:14     23s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 10:47:14     23s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 10:47:14     23s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 10:47:14     23s]  Setting StdDelay to: 91ps
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] TimeStamp Deleting Cell Server Begin ...
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] TimeStamp Deleting Cell Server End ...
[07/15 10:47:14     23s] 
[07/15 10:47:14     23s] *** Summary of all messages that are not suppressed in this session:
[07/15 10:47:14     23s] Severity  ID               Count  Summary                                  
[07/15 10:47:14     23s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 10:47:14     23s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 10:47:14     23s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 10:47:14     23s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 10:47:14     23s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 10:47:14     23s] WARNING   IMPOAX-773           6  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/15 10:47:14     23s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 10:47:14     23s] WARNING   IMPCTE-290          32  Could not locate cell %s in any library ...
[07/15 10:47:14     23s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[07/15 10:47:14     23s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[07/15 10:47:14     23s] *** Message Summary: 55 warning(s), 0 error(s)
[07/15 10:47:14     23s] 
[07/15 10:48:09     25s] <CMD> clearGlobalNets
[07/15 10:48:09     25s] <CMD> globalNetConnect gnd3i -type pgpin -pin gnd3i -instanceBasename * -hierarchicalInstance {}
[07/15 10:48:09     25s] <CMD> globalNetConnect vdd3i -type pgpin -pin vdd3i -instanceBasename * -hierarchicalInstance {}
[07/15 10:48:37     26s] <CMD> saveDesign aska_dig_loaded
[07/15 10:48:37     26s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 10:48:37     26s] #% Begin save design ... (date=07/15 10:48:37, mem=1241.2M)
[07/15 10:48:37     26s] ----- oaOut ---------------------------
[07/15 10:48:37     26s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_loaded
[07/15 10:48:37     26s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 10:48:37     26s] Special routes: 0 strips and 0 vias are created in OpenAccess database.
[07/15 10:48:37     26s] Signal Routes: Created 0 routes.
[07/15 10:48:37     26s] Created 1140 insts; 2280 instTerms; 1205 nets; 0 routes.
[07/15 10:48:37     26s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 10:48:37     26s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 10:48:37     26s] TIMER: oaOut total process: 0h 0m  0.07s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 10:48:37     26s] % Begin Save ccopt configuration ... (date=07/15 10:48:37, mem=1243.9M)
[07/15 10:48:37     26s] % End Save ccopt configuration ... (date=07/15 10:48:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1244.9M, current mem=1244.9M)
[07/15 10:48:37     26s] % Begin Save AAE data ... (date=07/15 10:48:37, mem=1244.9M)
[07/15 10:48:37     26s] Saving AAE Data ...
[07/15 10:48:37     26s] % End Save AAE data ... (date=07/15 10:48:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1244.9M, current mem=1244.9M)
[07/15 10:48:37     26s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_loaded/inn_data/gui.pref.tcl ...
[07/15 10:48:37     26s] Saving mode setting ...
[07/15 10:48:37     26s] Saving global file ...
[07/15 10:48:37     26s] Saving thumbnail file...
[07/15 10:48:38     27s] % Begin Save power constraints data ... (date=07/15 10:48:38, mem=1249.5M)
[07/15 10:48:38     27s] % End Save power constraints data ... (date=07/15 10:48:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1249.6M, current mem=1249.6M)
[07/15 10:48:38     27s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 10:48:38     27s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_loaded/inn_data/aska_dig.prop
[07/15 10:48:38     27s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1523.3M) ***
[07/15 10:48:38     27s] #% End save design ... (date=07/15 10:48:38, total cpu=0:00:00.4, real=0:00:01.0, peak res=1280.2M, current mem=1250.7M)
[07/15 10:48:38     27s] *** Message Summary: 0 warning(s), 0 error(s)
[07/15 10:48:38     27s] 
[07/15 10:48:53     27s] <CMD> getIoFlowFlag
[07/15 10:50:40     31s] <CMD> setIoFlowFlag 0
[07/15 10:50:40     31s] <CMD> floorPlan -site core_ji3v -r 0.979068934984 0.5 20.0 20 20 20
[07/15 10:50:40     31s] Start create_tracks
[07/15 10:50:40     31s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/15 10:50:40     31s] <CMD> uiSetTool select
[07/15 10:50:40     31s] <CMD> getIoFlowFlag
[07/15 10:50:40     31s] <CMD> fit
[07/15 10:51:00     32s] <CMD> saveDesign aska_dig_loaded_fp
[07/15 10:51:00     32s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 10:51:00     32s] #% Begin save design ... (date=07/15 10:51:00, mem=1255.1M)
[07/15 10:51:00     32s] ----- oaOut ---------------------------
[07/15 10:51:00     32s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_loaded_fp
[07/15 10:51:00     32s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 10:51:00     32s] Special routes: 0 strips and 0 vias are created in OpenAccess database.
[07/15 10:51:00     32s] Signal Routes: Created 0 routes.
[07/15 10:51:00     32s] Created 1140 insts; 2280 instTerms; 1205 nets; 0 routes.
[07/15 10:51:00     32s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 10:51:00     32s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 10:51:00     32s] TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 10:51:00     32s] % Begin Save ccopt configuration ... (date=07/15 10:51:00, mem=1255.2M)
[07/15 10:51:00     32s] % End Save ccopt configuration ... (date=07/15 10:51:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1255.2M, current mem=1255.2M)
[07/15 10:51:00     32s] % Begin Save AAE data ... (date=07/15 10:51:00, mem=1255.2M)
[07/15 10:51:00     32s] Saving AAE Data ...
[07/15 10:51:00     32s] % End Save AAE data ... (date=07/15 10:51:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1255.2M, current mem=1255.2M)
[07/15 10:51:00     32s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_loaded_fp/inn_data/gui.pref.tcl ...
[07/15 10:51:00     32s] Saving mode setting ...
[07/15 10:51:00     32s] Saving global file ...
[07/15 10:51:00     32s] Saving thumbnail file...
[07/15 10:51:00     32s] % Begin Save power constraints data ... (date=07/15 10:51:00, mem=1259.7M)
[07/15 10:51:00     32s] % End Save power constraints data ... (date=07/15 10:51:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1259.7M, current mem=1259.7M)
[07/15 10:51:01     32s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 10:51:01     32s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_loaded_fp/inn_data/aska_dig.prop
[07/15 10:51:01     32s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1559.5M) ***
[07/15 10:51:01     32s] #% End save design ... (date=07/15 10:51:01, total cpu=0:00:00.3, real=0:00:01.0, peak res=1290.4M, current mem=1259.9M)
[07/15 10:51:01     32s] *** Message Summary: 0 warning(s), 0 error(s)
[07/15 10:51:01     32s] 
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingLayers {}
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingLayers {}
[07/15 10:52:34     35s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeRingLayers {}
[07/15 10:52:34     35s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 10:52:34     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 10:52:59     36s] 
[07/15 10:52:59     36s] viaInitial starts at Mon Jul 15 10:52:59 2024
viaInitial ends at Mon Jul 15 10:52:59 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[07/15 10:53:38     38s] The ring targets are set to core/block ring wires.
[07/15 10:53:38     38s] addRing command will consider rows while creating rings.
[07/15 10:53:38     38s] addRing command will disallow rings to go over rows.
[07/15 10:53:38     38s] addRing command will ignore shorts while creating rings.
[07/15 10:53:38     38s] <CMD> addRing -nets {gnd3i vdd3i} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 0.23 bottom 0.23 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[07/15 10:53:38     38s] -parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[07/15 10:53:38     38s] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[07/15 10:53:38     38s] 
[07/15 10:53:38     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1570.0M)
[07/15 10:53:38     38s] Ring generation is complete.
[07/15 10:53:38     38s] vias are now being generated.
[07/15 10:53:38     38s] addRing created 8 wires.
[07/15 10:53:38     38s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/15 10:53:38     38s] +--------+----------------+----------------+
[07/15 10:53:38     38s] |  Layer |     Created    |     Deleted    |
[07/15 10:53:38     38s] +--------+----------------+----------------+
[07/15 10:53:38     38s] |  MET1  |        4       |       NA       |
[07/15 10:53:38     38s] |  VIA1  |        8       |        0       |
[07/15 10:53:38     38s] |  MET2  |        4       |       NA       |
[07/15 10:53:38     38s] +--------+----------------+----------------+
[07/15 10:53:38     38s] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[07/15 10:53:38     38s] setViaGenMode -parameterized_via_only is reset to default value: true.
[07/15 10:53:40     38s] <CMD> zoomBox -0.33800 -43.36700 333.71900 357.21600
[07/15 10:53:45     38s] <CMD> zoomBox 0.87300 12.58600 284.82200 353.08200
[07/15 10:53:46     38s] <CMD> zoomBox 1.90300 59.54000 243.26000 348.96200
[07/15 10:53:47     38s] <CMD> zoomBox 3.13900 98.67900 208.29200 344.68800
[07/15 10:53:48     38s] <CMD> zoomBox 4.19000 131.81600 178.57000 340.92300
[07/15 10:53:54     38s] <CMD> getMultiCpuUsage -localCpu
[07/15 10:53:54     38s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 10:53:54     38s] <CMD> get_verify_drc_mode -quiet -area
[07/15 10:53:54     38s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 10:53:54     38s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 10:53:54     38s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 10:53:54     38s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 10:53:54     38s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 10:53:54     38s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 10:53:54     38s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 10:53:54     38s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 10:53:54     38s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 10:54:01     38s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 10:54:01     38s] <CMD> verify_drc
[07/15 10:54:01     38s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 10:54:01     38s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 10:54:01     38s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 10:54:01     38s]  *** Starting Verify DRC (MEM: 1572.2) ***
[07/15 10:54:01     38s] 
[07/15 10:54:01     38s] #create default rule from bind_ndr_rule rule=0x7f30643b35b0 0x7f3064ba8ff0
[07/15 10:54:01     38s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 10:54:01     38s]   VERIFY DRC ...... Starting Verification
[07/15 10:54:01     38s]   VERIFY DRC ...... Initializing
[07/15 10:54:01     38s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 10:54:01     38s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 10:54:01     38s]   VERIFY DRC ...... Using new threading
[07/15 10:54:01     38s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 180.320 172.960} 1 of 4  Thread : 3
[07/15 10:54:01     38s]  VERIFY DRC ...... Sub-Area: {180.320 0.000 357.280 172.960} 2 of 4  Thread : 3
[07/15 10:54:01     38s]  VERIFY DRC ...... Sub-Area: {0.000 172.960 180.320 344.960} 3 of 4  Thread : 3
[07/15 10:54:01     38s]  VERIFY DRC ...... Sub-Area: {180.320 172.960 357.280 344.960} 4 of 4  Thread : 3
[07/15 10:54:01     38s]  VERIFY DRC ...... Thread : 3 finished.
[07/15 10:54:01     38s]  VERIFY DRC ...... Thread : 0 finished.
[07/15 10:54:01     38s]  VERIFY DRC ...... Thread : 2 finished.
[07/15 10:54:01     38s]  VERIFY DRC ...... Thread : 1 finished.
[07/15 10:54:01     38s] 
[07/15 10:54:01     38s]   Verification Complete : 0 Viols.
[07/15 10:54:01     38s] 
[07/15 10:54:01     38s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 288.1M) ***
[07/15 10:54:01     38s] 
[07/15 10:54:01     38s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 10:54:10     39s] <CMD> fit
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingLayers {}
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingLayers {}
[07/15 10:54:55     40s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeRingLayers {}
[07/15 10:54:55     40s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 10:54:55     40s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 10:56:48     44s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[07/15 10:56:48     44s] addStripe will allow jog to connect padcore ring and block ring.
[07/15 10:56:48     44s] 
[07/15 10:56:48     44s] Stripes will stop at the boundary of the specified area.
[07/15 10:56:48     44s] When breaking rings, the power planner will consider the existence of blocks.
[07/15 10:56:48     44s] Stripes will not extend to closest target.
[07/15 10:56:48     44s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/15 10:56:48     44s] Stripes will not be created over regions without power planning wires.
[07/15 10:56:48     44s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/15 10:56:48     44s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/15 10:56:48     44s] Offset for stripe breaking is set to 0.
[07/15 10:56:48     44s] <CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 4 -spacing 0.28 -number_of_sets 2 -start_from left -start_offset 20 -stop_offset 20 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/15 10:56:48     44s] 
[07/15 10:56:48     44s] Initialize fgc environment(mem: 1874.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1874.3M)
[07/15 10:56:48     44s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1874.3M)
[07/15 10:56:48     44s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1874.3M)
[07/15 10:56:48     44s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1874.3M)
[07/15 10:56:48     44s] Starting stripe generation ...
[07/15 10:56:48     44s] Non-Default Mode Option Settings :
[07/15 10:56:48     44s]   NONE
[07/15 10:56:48     44s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[07/15 10:56:48     44s] Type 'man IMPPP-4055' for more detail.
[07/15 10:56:48     44s] Stripe generation is complete.
[07/15 10:56:48     44s] vias are now being generated.
[07/15 10:56:48     44s] addStripe created 4 wires.
[07/15 10:56:48     44s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/15 10:56:48     44s] +--------+----------------+----------------+
[07/15 10:56:48     44s] |  Layer |     Created    |     Deleted    |
[07/15 10:56:48     44s] +--------+----------------+----------------+
[07/15 10:56:48     44s] |  VIA1  |        8       |        0       |
[07/15 10:56:48     44s] |  MET2  |        4       |       NA       |
[07/15 10:56:48     44s] +--------+----------------+----------------+
[07/15 10:56:56     45s] <CMD> undo
[07/15 10:57:14     45s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[07/15 10:57:14     45s] addStripe will allow jog to connect padcore ring and block ring.
[07/15 10:57:14     45s] 
[07/15 10:57:14     45s] Stripes will stop at the boundary of the specified area.
[07/15 10:57:14     45s] When breaking rings, the power planner will consider the existence of blocks.
[07/15 10:57:14     45s] Stripes will not extend to closest target.
[07/15 10:57:14     45s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/15 10:57:14     45s] Stripes will not be created over regions without power planning wires.
[07/15 10:57:14     45s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/15 10:57:14     45s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/15 10:57:14     45s] Offset for stripe breaking is set to 0.
[07/15 10:57:14     45s] <CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 8 -spacing 0.28 -number_of_sets 2 -start_from left -start_offset 80 -stop_offset 80 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/15 10:57:14     45s] 
[07/15 10:57:14     45s] Initialize fgc environment(mem: 1874.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1874.3M)
[07/15 10:57:14     45s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1874.3M)
[07/15 10:57:14     45s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1874.3M)
[07/15 10:57:14     45s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1874.3M)
[07/15 10:57:14     45s] Starting stripe generation ...
[07/15 10:57:14     45s] Non-Default Mode Option Settings :
[07/15 10:57:14     45s]   NONE
[07/15 10:57:14     45s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[07/15 10:57:14     45s] Type 'man IMPPP-4055' for more detail.
[07/15 10:57:14     45s] Stripe generation is complete.
[07/15 10:57:14     45s] vias are now being generated.
[07/15 10:57:14     45s] addStripe created 4 wires.
[07/15 10:57:14     45s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/15 10:57:14     45s] +--------+----------------+----------------+
[07/15 10:57:14     45s] |  Layer |     Created    |     Deleted    |
[07/15 10:57:14     45s] +--------+----------------+----------------+
[07/15 10:57:14     45s] |  VIA1  |        8       |        0       |
[07/15 10:57:14     45s] |  MET2  |        4       |       NA       |
[07/15 10:57:14     45s] +--------+----------------+----------------+
[07/15 11:00:56     53s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[07/15 11:00:56     53s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) METTPL(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) METTPL(6) } -nets { gnd3i vdd3i } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) METTPL(6) }
[07/15 11:00:56     53s] *** Begin SPECIAL ROUTE on Mon Jul 15 11:00:56 2024 ***
[07/15 11:00:56     53s] SPECIAL ROUTE ran on directory: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 11:00:56     53s] SPECIAL ROUTE ran on machine: phoenix (Linux 3.10.0-1160.105.1.el7.x86_64 x86_64 3.60Ghz)
[07/15 11:00:56     53s] 
[07/15 11:00:56     53s] Begin option processing ...
[07/15 11:00:56     53s] srouteConnectPowerBump set to false
[07/15 11:00:56     53s] routeSelectNet set to "gnd3i vdd3i"
[07/15 11:00:56     53s] routeSpecial set to true
[07/15 11:00:56     53s] srouteBlockPin set to "useLef"
[07/15 11:00:56     53s] srouteBottomLayerLimit set to 1
[07/15 11:00:56     53s] srouteBottomTargetLayerLimit set to 1
[07/15 11:00:56     53s] srouteConnectConverterPin set to false
[07/15 11:00:56     53s] srouteCrossoverViaBottomLayer set to 1
[07/15 11:00:56     53s] srouteCrossoverViaTopLayer set to 6
[07/15 11:00:56     53s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[07/15 11:00:56     53s] srouteFollowCorePinEnd set to 3
[07/15 11:00:56     53s] srouteJogControl set to "preferWithChanges differentLayer"
[07/15 11:00:56     53s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[07/15 11:00:56     53s] sroutePadPinAllPorts set to true
[07/15 11:00:56     53s] sroutePreserveExistingRoutes set to true
[07/15 11:00:56     53s] srouteRoutePowerBarPortOnBothDir set to true
[07/15 11:00:56     53s] srouteStopBlockPin set to "nearestTarget"
[07/15 11:00:56     53s] srouteTopLayerLimit set to 6
[07/15 11:00:56     53s] srouteTopTargetLayerLimit set to 6
[07/15 11:00:56     53s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3125.00 megs.
[07/15 11:00:56     53s] 
[07/15 11:00:56     53s] Reading DB technology information...
[07/15 11:00:56     53s] Finished reading DB technology information.
[07/15 11:00:56     53s] Reading floorplan and netlist information...
[07/15 11:00:56     53s] Finished reading floorplan and netlist information.
[07/15 11:00:56     53s] Read in 13 layers, 6 routing layers, 1 overlap layer
[07/15 11:00:56     53s] Read in 1 nondefault rule, 0 used
[07/15 11:00:56     53s] Read in 303 macros, 54 used
[07/15 11:00:56     53s] Read in 49 components
[07/15 11:00:56     53s]   49 core components: 49 unplaced, 0 placed, 0 fixed
[07/15 11:00:56     53s] Read in 80 logical pins
[07/15 11:00:56     53s] Read in 80 nets
[07/15 11:00:56     53s] Read in 2 special nets, 2 routed
[07/15 11:00:56     53s] Read in 98 terminals
[07/15 11:00:56     53s] 2 nets selected.
[07/15 11:00:56     53s] 
[07/15 11:00:56     53s] Begin power routing ...
[07/15 11:00:56     53s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd3i net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/15 11:00:56     53s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd3i net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/15 11:00:56     53s] Type 'man IMPSR-1256' for more detail.
[07/15 11:00:56     53s] Cannot find any AREAIO class pad pin of net vdd3i. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/15 11:00:56     53s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd3i net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/15 11:00:56     53s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd3i net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/15 11:00:56     53s] Type 'man IMPSR-1256' for more detail.
[07/15 11:00:56     53s] Cannot find any AREAIO class pad pin of net gnd3i. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/15 11:00:56     53s] CPU time for vdd3i FollowPin 0 seconds
[07/15 11:00:56     53s] CPU time for gnd3i FollowPin 0 seconds
[07/15 11:00:56     53s]   Number of IO ports routed: 0
[07/15 11:00:56     53s]   Number of Block ports routed: 0
[07/15 11:00:56     53s]   Number of Stripe ports routed: 0
[07/15 11:00:56     53s]   Number of Core ports routed: 138
[07/15 11:00:56     53s]   Number of Pad ports routed: 0
[07/15 11:00:56     53s]   Number of Power Bump ports routed: 0
[07/15 11:00:56     53s]   Number of Followpin connections: 69
[07/15 11:00:56     53s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3137.00 megs.
[07/15 11:00:56     53s] 
[07/15 11:00:56     53s] 
[07/15 11:00:56     53s] 
[07/15 11:00:56     53s]  Begin updating DB with routing results ...
[07/15 11:00:56     53s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/15 11:00:56     53s] Pin and blockage extraction finished
[07/15 11:00:56     53s] 
[07/15 11:00:56     53s] sroute created 207 wires.
[07/15 11:00:56     53s] ViaGen created 276 vias, deleted 0 via to avoid violation.
[07/15 11:00:56     53s] +--------+----------------+----------------+
[07/15 11:00:56     53s] |  Layer |     Created    |     Deleted    |
[07/15 11:00:56     53s] +--------+----------------+----------------+
[07/15 11:00:56     53s] |  MET1  |       207      |       NA       |
[07/15 11:00:56     53s] |  VIA1  |       276      |        0       |
[07/15 11:00:56     53s] +--------+----------------+----------------+
[07/15 11:00:58     53s] <CMD> zoomBox 14.14700 -31.93900 255.50400 257.48300
[07/15 11:01:00     53s] <CMD> zoomBox 28.91300 -18.03000 203.29500 191.07900
[07/15 11:01:01     54s] <CMD> zoomBox 34.64300 -12.78500 182.86800 164.95900
[07/15 11:01:02     54s] <CMD> zoomBox 43.65300 -4.59400 150.74600 123.82600
[07/15 11:01:17     54s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 11:01:17     54s] <CMD> get_verify_drc_mode -quiet -area
[07/15 11:01:17     54s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 11:01:17     54s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 11:01:17     54s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 11:01:17     54s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 11:01:17     54s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 11:01:17     54s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 11:01:17     54s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 11:01:17     54s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 11:01:17     54s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 11:01:19     54s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 11:01:19     54s] <CMD> verify_drc
[07/15 11:01:19     54s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 11:01:19     54s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 11:01:19     54s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 11:01:19     54s]  *** Starting Verify DRC (MEM: 1647.2) ***
[07/15 11:01:19     54s] 
[07/15 11:01:19     54s]   VERIFY DRC ...... Starting Verification
[07/15 11:01:19     54s]   VERIFY DRC ...... Initializing
[07/15 11:01:19     54s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 11:01:19     54s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 11:01:19     54s]   VERIFY DRC ...... Using new threading
[07/15 11:01:19     54s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 180.320 172.960} 1 of 4  Thread : 3
[07/15 11:01:19     54s]  VERIFY DRC ...... Sub-Area: {180.320 0.000 357.280 172.960} 2 of 4  Thread : 3
[07/15 11:01:19     54s]  VERIFY DRC ...... Sub-Area: {0.000 172.960 180.320 344.960} 3 of 4  Thread : 3
[07/15 11:01:19     54s]  VERIFY DRC ...... Thread : 0 finished.
[07/15 11:01:19     54s]  VERIFY DRC ...... Thread : 2 finished.
[07/15 11:01:19     54s]  VERIFY DRC ...... Thread : 1 finished.
[07/15 11:01:19     54s]  VERIFY DRC ...... Sub-Area: {180.320 172.960 357.280 344.960} 4 of 4  Thread : 3
[07/15 11:01:19     54s]  VERIFY DRC ...... Thread : 3 finished.
[07/15 11:01:19     54s] 
[07/15 11:01:19     54s]   Verification Complete : 0 Viols.
[07/15 11:01:19     54s] 
[07/15 11:01:19     54s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[07/15 11:01:19     54s] 
[07/15 11:01:19     54s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 11:01:23     54s] <CMD> zoomBox 36.87800 -12.55200 162.87000 138.53100
[07/15 11:01:24     54s] <CMD> zoomBox 19.53100 -32.92800 193.91500 176.18400
[07/15 11:01:25     54s] <CMD> fit
[07/15 11:01:49     55s] <CMD> saveDesign aska_dig_loaded_fp_pw
[07/15 11:01:49     55s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 11:01:49     55s] #% Begin save design ... (date=07/15 11:01:49, mem=1312.3M)
[07/15 11:01:49     55s] ----- oaOut ---------------------------
[07/15 11:01:49     55s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_loaded_fp_pw
[07/15 11:01:49     55s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 11:01:49     55s] Special routes: 219 strips and 292 vias are created in OpenAccess database.
[07/15 11:01:49     55s] Signal Routes: Created 0 routes.
[07/15 11:01:49     55s] Created 1140 insts; 2280 instTerms; 1205 nets; 0 routes.
[07/15 11:01:49     55s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 11:01:49     55s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 11:01:49     55s] TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 11:01:50     55s] % Begin Save ccopt configuration ... (date=07/15 11:01:50, mem=1310.7M)
[07/15 11:01:50     55s] % End Save ccopt configuration ... (date=07/15 11:01:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.0M, current mem=1311.0M)
[07/15 11:01:50     55s] % Begin Save AAE data ... (date=07/15 11:01:50, mem=1311.0M)
[07/15 11:01:50     55s] Saving AAE Data ...
[07/15 11:01:50     55s] % End Save AAE data ... (date=07/15 11:01:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.0M, current mem=1311.0M)
[07/15 11:01:50     55s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_loaded_fp_pw/inn_data/gui.pref.tcl ...
[07/15 11:01:50     55s] Saving mode setting ...
[07/15 11:01:50     55s] Saving global file ...
[07/15 11:01:50     55s] Saving thumbnail file...
[07/15 11:01:50     55s] % Begin Save power constraints data ... (date=07/15 11:01:50, mem=1311.4M)
[07/15 11:01:50     55s] % End Save power constraints data ... (date=07/15 11:01:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.4M, current mem=1311.4M)
[07/15 11:01:50     55s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 11:01:50     55s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_loaded_fp_pw/inn_data/aska_dig.prop
[07/15 11:01:50     55s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1648.8M) ***
[07/15 11:01:50     55s] #% End save design ... (date=07/15 11:01:50, total cpu=0:00:00.4, real=0:00:01.0, peak res=1342.2M, current mem=1312.2M)
[07/15 11:01:50     55s] *** Message Summary: 0 warning(s), 0 error(s)
[07/15 11:01:50     55s] 
[07/15 11:05:11     62s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 11:05:11     62s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 11:05:11     62s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2 -pin {clk reset_l SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[07/15 11:05:11     62s] Successfully spread [7] pins.
[07/15 11:05:11     62s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1654.3M).
[07/15 11:05:11     62s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 11:05:17     62s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 11:05:17     62s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 11:05:17     62s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4 -pin {clk reset_l SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[07/15 11:05:17     62s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 11:05:17     62s] Successfully spread [7] pins.
[07/15 11:05:17     62s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.3M).
[07/15 11:05:17     62s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 11:05:21     63s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 11:05:21     63s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 11:05:21     63s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4.48 -pin {clk reset_l SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[07/15 11:05:21     63s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 11:05:21     63s] Successfully spread [7] pins.
[07/15 11:05:21     63s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.9M).
[07/15 11:05:21     63s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 11:05:37     63s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 11:05:37     63s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 11:05:37     63s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 8 -pin {clk reset_l SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[07/15 11:05:37     63s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 11:05:37     63s] Successfully spread [7] pins.
[07/15 11:05:37     63s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.4M).
[07/15 11:05:37     63s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 11:05:40     63s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 11:05:40     63s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 11:05:40     63s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 8.4 -pin {clk reset_l SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[07/15 11:05:40     63s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 11:05:40     63s] Successfully spread [7] pins.
[07/15 11:05:40     63s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.9M).
[07/15 11:05:40     63s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 11:07:31     67s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 11:07:31     67s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 11:07:31     67s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 2 -pin {{up_switches[0]} {up_switches[1]} {up_switches[2]} {up_switches[3]} {up_switches[4]} {up_switches[5]} {up_switches[6]} {up_switches[7]} {up_switches[8]} {up_switches[9]} {up_switches[10]} {up_switches[11]} {up_switches[12]} {up_switches[13]} {up_switches[14]} {up_switches[15]} {up_switches[16]} {up_switches[17]} {up_switches[18]} {up_switches[19]} {up_switches[20]} {up_switches[21]} {up_switches[22]} {up_switches[23]} {up_switches[24]} {up_switches[25]} {up_switches[26]} {up_switches[27]} {up_switches[28]} {up_switches[29]} {up_switches[30]} {up_switches[31]} {down_switches[0]} {down_switches[1]} {down_switches[2]} {down_switches[3]} {down_switches[4]} {down_switches[5]} {down_switches[6]} {down_switches[7]} {down_switches[8]} {down_switches[9]} {down_switches[10]} {down_switches[11]} {down_switches[12]} {down_switches[13]} {down_switches[14]} {down_switches[15]} {down_switches[16]} {down_switches[17]} {down_switches[18]} {down_switches[19]} {down_switches[20]} {down_switches[21]} {down_switches[22]} {down_switches[23]} {down_switches[24]} {down_switches[25]} {down_switches[26]} {down_switches[27]} {down_switches[28]} {down_switches[29]} {down_switches[30]} {down_switches[31]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} {DAC[4]} {DAC[5]} pulse_active enable}
[07/15 11:07:31     67s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 11:07:31     67s] Successfully spread [72] pins.
[07/15 11:07:31     67s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1650.4M).
[07/15 11:07:31     67s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 11:07:42     68s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 11:07:42     68s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 11:07:42     68s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 4 -pin {{up_switches[0]} {up_switches[1]} {up_switches[2]} {up_switches[3]} {up_switches[4]} {up_switches[5]} {up_switches[6]} {up_switches[7]} {up_switches[8]} {up_switches[9]} {up_switches[10]} {up_switches[11]} {up_switches[12]} {up_switches[13]} {up_switches[14]} {up_switches[15]} {up_switches[16]} {up_switches[17]} {up_switches[18]} {up_switches[19]} {up_switches[20]} {up_switches[21]} {up_switches[22]} {up_switches[23]} {up_switches[24]} {up_switches[25]} {up_switches[26]} {up_switches[27]} {up_switches[28]} {up_switches[29]} {up_switches[30]} {up_switches[31]} {down_switches[0]} {down_switches[1]} {down_switches[2]} {down_switches[3]} {down_switches[4]} {down_switches[5]} {down_switches[6]} {down_switches[7]} {down_switches[8]} {down_switches[9]} {down_switches[10]} {down_switches[11]} {down_switches[12]} {down_switches[13]} {down_switches[14]} {down_switches[15]} {down_switches[16]} {down_switches[17]} {down_switches[18]} {down_switches[19]} {down_switches[20]} {down_switches[21]} {down_switches[22]} {down_switches[23]} {down_switches[24]} {down_switches[25]} {down_switches[26]} {down_switches[27]} {down_switches[28]} {down_switches[29]} {down_switches[30]} {down_switches[31]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} {DAC[4]} {DAC[5]} pulse_active enable}
[07/15 11:07:42     68s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 11:07:42     68s] Successfully spread [72] pins.
[07/15 11:07:42     68s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1651.0M).
[07/15 11:07:42     68s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 11:08:16     69s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 11:08:16     69s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 11:08:16     69s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 0.56 -pin porborn
[07/15 11:08:16     69s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 11:08:16     69s] Successfully placed the IO pin porborn at location (178.9200 0.0000) on layer MET3.
[07/15 11:08:16     69s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1650.5M).
[07/15 11:08:16     69s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 11:08:22     69s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 11:08:22     69s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 11:08:22     69s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 0.56 -pin porborn
[07/15 11:08:22     69s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 11:08:22     69s] Successfully placed the IO pin porborn at location (178.9200 0.0000) on layer MET3.
[07/15 11:08:22     69s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1651.0M).
[07/15 11:08:22     69s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 11:08:29     69s] <CMD> zoomBox 40.33200 -4.03800 374.38900 396.54500
[07/15 11:08:30     69s] <CMD> zoomBox 131.41000 88.75500 372.76700 378.17700
[07/15 11:08:31     69s] <CMD> zoomBox 196.95700 155.54000 371.33800 364.64800
[07/15 11:08:32     69s] <CMD> zoomBox 222.14700 181.43600 370.37100 359.17800
[07/15 11:08:33     69s] <CMD> zoomBox 243.55800 203.47900 369.54900 354.56100
[07/15 11:08:50     70s] <CMD> saveDesign aska_dig_loaded_fp_pw_pn
[07/15 11:08:50     70s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 11:08:50     70s] #% Begin save design ... (date=07/15 11:08:50, mem=1376.4M)
[07/15 11:08:51     70s] ----- oaOut ---------------------------
[07/15 11:08:51     70s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_loaded_fp_pw_pn
[07/15 11:08:51     70s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 11:08:51     70s] Special routes: 219 strips and 292 vias are created in OpenAccess database.
[07/15 11:08:51     70s] Signal Routes: Created 0 routes.
[07/15 11:08:51     70s] Created 1140 insts; 2280 instTerms; 1205 nets; 0 routes.
[07/15 11:08:51     70s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 11:08:51     70s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 11:08:51     70s] TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 11:08:51     70s] % Begin Save ccopt configuration ... (date=07/15 11:08:51, mem=1376.6M)
[07/15 11:08:51     70s] % End Save ccopt configuration ... (date=07/15 11:08:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1376.6M, current mem=1376.6M)
[07/15 11:08:51     70s] % Begin Save AAE data ... (date=07/15 11:08:51, mem=1376.6M)
[07/15 11:08:51     70s] Saving AAE Data ...
[07/15 11:08:51     70s] % End Save AAE data ... (date=07/15 11:08:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1376.6M, current mem=1376.6M)
[07/15 11:08:51     70s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_loaded_fp_pw_pn/inn_data/gui.pref.tcl ...
[07/15 11:08:51     70s] Saving mode setting ...
[07/15 11:08:51     70s] Saving global file ...
[07/15 11:08:51     70s] Saving thumbnail file...
[07/15 11:08:51     70s] % Begin Save power constraints data ... (date=07/15 11:08:51, mem=1376.9M)
[07/15 11:08:51     70s] % End Save power constraints data ... (date=07/15 11:08:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1376.9M, current mem=1376.9M)
[07/15 11:08:51     70s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 11:08:51     70s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_loaded_fp_pw_pn/inn_data/aska_dig.prop
[07/15 11:08:51     70s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1656.1M) ***
[07/15 11:08:51     70s] #% End save design ... (date=07/15 11:08:51, total cpu=0:00:00.4, real=0:00:01.0, peak res=1407.7M, current mem=1373.3M)
[07/15 11:08:51     70s] *** Message Summary: 0 warning(s), 0 error(s)
[07/15 11:08:51     70s] 
[07/15 11:08:56     70s] <CMD> fit
[07/15 11:09:36     71s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 11:09:36     71s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_prePlace -outDir timingReports
[07/15 11:09:36     71s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:12.0/0:27:24.6 (0.0), mem = 1661.7M
[07/15 11:09:36     72s] Multithreaded Timing Analysis is initialized with 4 threads
[07/15 11:09:36     72s] 
[07/15 11:09:36     72s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/15 11:09:36     72s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/15 11:09:36     72s] Set Using Default Delay Limit as 101.
[07/15 11:09:36     72s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 11:09:36     72s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[07/15 11:09:36     72s] Set Default Net Delay as 0 ps.
[07/15 11:09:36     72s] Set Default Net Load as 0 pF. 
[07/15 11:09:36     72s] Set Default Input Pin Transition as 1 ps.
[07/15 11:09:36     72s] Effort level <high> specified for reg2reg path_group
[07/15 11:09:36     72s] All LLGs are deleted
[07/15 11:09:36     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:36     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:36     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1810.0M, EPOCH TIME: 1721056176.611357
[07/15 11:09:36     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1810.0M, EPOCH TIME: 1721056176.611456
[07/15 11:09:36     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1810.0M, EPOCH TIME: 1721056176.611675
[07/15 11:09:36     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:36     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:36     72s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1810.0M, EPOCH TIME: 1721056176.611823
[07/15 11:09:36     72s] Max number of tech site patterns supported in site array is 256.
[07/15 11:09:36     72s] Core basic site is core_ji3v
[07/15 11:09:36     72s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1810.0M, EPOCH TIME: 1721056176.619296
[07/15 11:09:36     72s] After signature check, allow fast init is false, keep pre-filter is false.
[07/15 11:09:36     72s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 11:09:36     72s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1842.0M, EPOCH TIME: 1721056176.620427
[07/15 11:09:36     72s] Use non-trimmed site array because memory saving is not enough.
[07/15 11:09:36     72s] SiteArray: non-trimmed site array dimensions = 68 x 566
[07/15 11:09:36     72s] SiteArray: use 262,144 bytes
[07/15 11:09:36     72s] SiteArray: current memory after site array memory allocation 1842.3M
[07/15 11:09:36     72s] SiteArray: FP blocked sites are writable
[07/15 11:09:36     72s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f305950a060.
[07/15 11:09:36     72s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 11:09:36     72s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1970.3M, EPOCH TIME: 1721056176.622571
[07/15 11:09:36     72s] Process 349 wires and vias for routing blockage analysis
[07/15 11:09:36     72s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1970.3M, EPOCH TIME: 1721056176.623400
[07/15 11:09:36     72s] SiteArray: number of non floorplan blocked sites for llg default is 38488
[07/15 11:09:36     72s] Atter site array init, number of instance map data is 0.
[07/15 11:09:36     72s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1970.3M, EPOCH TIME: 1721056176.624050
[07/15 11:09:36     72s] 
[07/15 11:09:36     72s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:09:36     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:1970.3M, EPOCH TIME: 1721056176.624579
[07/15 11:09:36     72s] All LLGs are deleted
[07/15 11:09:36     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:36     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:36     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1970.3M, EPOCH TIME: 1721056176.625046
[07/15 11:09:36     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1970.3M, EPOCH TIME: 1721056176.625110
[07/15 11:09:36     72s] Starting delay calculation for Setup views
[07/15 11:09:36     72s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 11:09:37     72s] AAE DB initialization (MEM=1970.32 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 11:09:37     72s] #################################################################################
[07/15 11:09:37     72s] # Design Stage: PreRoute
[07/15 11:09:37     72s] # Design Name: aska_dig
[07/15 11:09:37     72s] # Design Mode: 180nm
[07/15 11:09:37     72s] # Analysis Mode: MMMC Non-OCV 
[07/15 11:09:37     72s] # Parasitics Mode: No SPEF/RCDB 
[07/15 11:09:37     72s] # Signoff Settings: SI Off 
[07/15 11:09:37     72s] #################################################################################
[07/15 11:09:37     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 1978.8M, InitMEM = 1970.3M)
[07/15 11:09:37     72s] Calculate delays in BcWc mode...
[07/15 11:09:37     72s] Start delay calculation (fullDC) (4 T). (MEM=1998.85)
[07/15 11:09:37     72s] Start AAE Lib Loading. (MEM=2010.36)
[07/15 11:09:37     72s] End AAE Lib Loading. (MEM=2048.52 CPU=0:00:00.0 Real=0:00:00.0)
[07/15 11:09:37     72s] End AAE Lib Interpolated Model. (MEM=2048.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 11:09:37     72s] Total number of fetched objects 1178
[07/15 11:09:37     72s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[07/15 11:09:37     72s] End delay calculation. (MEM=2317.07 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 11:09:37     72s] End delay calculation (fullDC). (MEM=2227.83 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 11:09:37     72s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2227.8M) ***
[07/15 11:09:37     72s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:13 mem=2261.8M)
[07/15 11:09:37     73s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.249  |  9.274  |  0.249  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   780   |   299   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 11:09:37     73s] All LLGs are deleted
[07/15 11:09:37     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2151.3M, EPOCH TIME: 1721056177.472937
[07/15 11:09:37     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2151.3M, EPOCH TIME: 1721056177.473021
[07/15 11:09:37     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2151.3M, EPOCH TIME: 1721056177.473274
[07/15 11:09:37     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2151.3M, EPOCH TIME: 1721056177.473493
[07/15 11:09:37     73s] Max number of tech site patterns supported in site array is 256.
[07/15 11:09:37     73s] Core basic site is core_ji3v
[07/15 11:09:37     73s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2151.3M, EPOCH TIME: 1721056177.481499
[07/15 11:09:37     73s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 11:09:37     73s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 11:09:37     73s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2175.3M, EPOCH TIME: 1721056177.482409
[07/15 11:09:37     73s] Fast DP-INIT is on for default
[07/15 11:09:37     73s] Atter site array init, number of instance map data is 0.
[07/15 11:09:37     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2175.3M, EPOCH TIME: 1721056177.482897
[07/15 11:09:37     73s] 
[07/15 11:09:37     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:09:37     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2175.3M, EPOCH TIME: 1721056177.483182
[07/15 11:09:37     73s] All LLGs are deleted
[07/15 11:09:37     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2175.3M, EPOCH TIME: 1721056177.483590
[07/15 11:09:37     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2175.3M, EPOCH TIME: 1721056177.483650
[07/15 11:09:37     73s] Density: 49.992%
------------------------------------------------------------------

[07/15 11:09:37     73s] All LLGs are deleted
[07/15 11:09:37     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2175.3M, EPOCH TIME: 1721056177.484820
[07/15 11:09:37     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2175.3M, EPOCH TIME: 1721056177.484880
[07/15 11:09:37     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2175.3M, EPOCH TIME: 1721056177.485050
[07/15 11:09:37     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2175.3M, EPOCH TIME: 1721056177.485179
[07/15 11:09:37     73s] Max number of tech site patterns supported in site array is 256.
[07/15 11:09:37     73s] Core basic site is core_ji3v
[07/15 11:09:37     73s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2175.3M, EPOCH TIME: 1721056177.492372
[07/15 11:09:37     73s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 11:09:37     73s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 11:09:37     73s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2175.3M, EPOCH TIME: 1721056177.492885
[07/15 11:09:37     73s] Fast DP-INIT is on for default
[07/15 11:09:37     73s] Atter site array init, number of instance map data is 0.
[07/15 11:09:37     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2175.3M, EPOCH TIME: 1721056177.493335
[07/15 11:09:37     73s] 
[07/15 11:09:37     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:09:37     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2175.3M, EPOCH TIME: 1721056177.493637
[07/15 11:09:37     73s] All LLGs are deleted
[07/15 11:09:37     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:09:37     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2175.3M, EPOCH TIME: 1721056177.494005
[07/15 11:09:37     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2175.3M, EPOCH TIME: 1721056177.494062
[07/15 11:09:37     73s] Set Using Default Delay Limit as 1000.
[07/15 11:09:37     73s] Resetting back High Fanout Nets as non-ideal
[07/15 11:09:37     73s] Set Default Net Delay as 1000 ps.
[07/15 11:09:37     73s] Set Default Input Pin Transition as 0.1 ps.
[07/15 11:09:37     73s] Set Default Net Load as 0.5 pF. 
[07/15 11:09:37     73s] Reported timing to dir timingReports
[07/15 11:09:37     73s] Total CPU time: 1.12 sec
[07/15 11:09:37     73s] Total Real time: 1.0 sec
[07/15 11:09:37     73s] Total Memory Usage: 2093.78125 Mbytes
[07/15 11:09:37     73s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:13.1/0:27:25.7 (0.0), mem = 2093.8M
[07/15 11:09:37     73s] 
[07/15 11:09:37     73s] =============================================================================================
[07/15 11:09:37     73s]  Final TAT Report : timeDesign #1                                               21.18-s099_1
[07/15 11:09:37     73s] =============================================================================================
[07/15 11:09:37     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 11:09:37     73s] ---------------------------------------------------------------------------------------------
[07/15 11:09:37     73s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 11:09:37     73s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.7 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 11:09:37     73s] [ TimingUpdate           ]      1   0:00:00.5  (  41.2 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 11:09:37     73s] [ FullDelayCalc          ]      1   0:00:00.3  (  26.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 11:09:37     73s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 11:09:37     73s] [ GenerateReports        ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 11:09:37     73s] [ MISC                   ]          0:00:00.2  (  19.6 % )     0:00:00.2 /  0:00:00.2    0.9
[07/15 11:09:37     73s] ---------------------------------------------------------------------------------------------
[07/15 11:09:37     73s]  timeDesign #1 TOTAL                0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 11:09:37     73s] ---------------------------------------------------------------------------------------------
[07/15 11:09:37     73s] 
[07/15 11:11:52     78s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 11:11:52     78s] <CMD> setEndCapMode -reset
[07/15 11:11:52     78s] <CMD> setEndCapMode -boundary_tap false
[07/15 11:11:52     78s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[07/15 11:11:52     78s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule virtuosoDefaultSetup
[07/15 11:11:52     78s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/15 11:11:52     78s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 11:11:52     78s] <CMD> setTieHiLoMode -reset
[07/15 11:11:52     78s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 11:11:55     78s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 11:11:55     78s] <CMD> setEndCapMode -reset
[07/15 11:11:55     78s] <CMD> setEndCapMode -boundary_tap false
[07/15 11:11:55     78s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 11:11:55     78s] <CMD> setTieHiLoMode -reset
[07/15 11:11:55     78s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 11:12:48     80s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[07/15 11:12:48     80s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 11:12:48     80s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[07/15 11:12:48     80s] <CMD> report_message -start_cmd
[07/15 11:12:48     80s] <CMD> getRouteMode -maxRouteLayer -quiet
[07/15 11:12:48     80s] <CMD> getRouteMode -user -maxRouteLayer
[07/15 11:12:48     80s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -user -maxRouteLayer
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[07/15 11:12:48     80s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -adaptive -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[07/15 11:12:48     80s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -user -ignoreScan
[07/15 11:12:48     80s] <CMD> getPlaceMode -repairPlace -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -user -repairPlace
[07/15 11:12:48     80s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[07/15 11:12:48     80s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:20.0/0:30:36.5 (0.0), mem = 2098.3M
[07/15 11:12:48     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 11:12:48     80s] <CMD> um::push_snapshot_stack
[07/15 11:12:48     80s] <CMD> getDesignMode -quiet -flowEffort
[07/15 11:12:48     80s] <CMD> getDesignMode -highSpeedCore -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -adaptive
[07/15 11:12:48     80s] <CMD> set spgFlowInInitialPlace 1
[07/15 11:12:48     80s] <CMD> getPlaceMode -sdpAlignment -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -softGuide -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -useSdpGroup -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -sdpAlignment -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 11:12:48     80s] <CMD> getPlaceMode -sdpPlace -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -sdpPlace -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[07/15 11:12:48     80s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[07/15 11:12:48     80s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[07/15 11:12:48     80s] [check_scan_connected]: number of scan connected with missing definition = 29, number of scan = 166, number of sequential = 488, percentage of missing scan cell = 5.94% (29 / 488)
[07/15 11:12:48     80s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 11:12:48     80s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.94% flops. Placement and timing QoR can be severely impacted in this case!
[07/15 11:12:48     80s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[07/15 11:12:48     80s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[07/15 11:12:48     80s] <CMD> getPlaceMode -place_design_floorplan_mode -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -place_global_timing_effort -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -place_check_library -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -trimView -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[07/15 11:12:48     80s] <CMD> getPlaceMode -congEffort -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[07/15 11:12:48     80s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -user -ignoreScan
[07/15 11:12:48     80s] <CMD> getPlaceMode -repairPlace -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -user -repairPlace
[07/15 11:12:48     80s] <CMD> getPlaceMode -congEffort -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -fp -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -user -timingDriven
[07/15 11:12:48     80s] <CMD> getPlaceMode -fastFp -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -clusterMode -quiet
[07/15 11:12:48     80s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[07/15 11:12:48     80s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[07/15 11:12:48     80s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -forceTiming -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -fp -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -fastfp -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -fp -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -fastfp -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -powerDriven -quiet
[07/15 11:12:48     80s] <CMD> getExtractRCMode -quiet -engine
[07/15 11:12:48     80s] <CMD> getAnalysisMode -quiet -clkSrcPath
[07/15 11:12:48     80s] <CMD> getAnalysisMode -quiet -clockPropagation
[07/15 11:12:48     80s] <CMD> getAnalysisMode -quiet -cppr
[07/15 11:12:48     80s] <CMD> setExtractRCMode -engine preRoute
[07/15 11:12:48     80s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[07/15 11:12:48     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 11:12:48     80s] <CMD_INTERNAL> isAnalysisModeSetup
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[07/15 11:12:48     80s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -clusterMode
[07/15 11:12:48     80s] <CMD> getPlaceMode -wl_budget_mode -quiet
[07/15 11:12:48     80s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[07/15 11:12:48     80s] <CMD> getPlaceMode -wl_budget_mode -quiet
[07/15 11:12:48     80s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[07/15 11:12:48     80s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -user -resetCombineRFLevel
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[07/15 11:12:48     80s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[07/15 11:12:48     80s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[07/15 11:12:48     80s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -expNewFastMode
[07/15 11:12:48     80s] <CMD> setPlaceMode -expHiddenFastMode 1
[07/15 11:12:48     80s] <CMD> setPlaceMode -reset -ignoreScan
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[07/15 11:12:48     80s] <CMD_INTERNAL> colorizeGeometry
[07/15 11:12:48     80s] #Start colorize_geometry on Mon Jul 15 11:12:48 2024
[07/15 11:12:48     80s] #
[07/15 11:12:48     80s] ### Time Record (colorize_geometry) is installed.
[07/15 11:12:48     80s] ### Time Record (Pre Callback) is installed.
[07/15 11:12:48     80s] ### Time Record (Pre Callback) is uninstalled.
[07/15 11:12:48     80s] ### Time Record (DB Import) is installed.
[07/15 11:12:48     80s] ### info: trigger incremental cell import ( 303 new cells ).
[07/15 11:12:48     80s] ### info: trigger incremental reloading library data ( #cell = 303 ).
[07/15 11:12:48     80s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=350737766 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 11:12:48     80s] ### Time Record (DB Import) is uninstalled.
[07/15 11:12:48     80s] ### Time Record (DB Export) is installed.
[07/15 11:12:48     80s] Extracting standard cell pins and blockage ...... 
[07/15 11:12:48     80s] Pin and blockage extraction finished
[07/15 11:12:48     80s] ### export design design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=350737766 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 11:12:48     80s] ### Time Record (DB Export) is uninstalled.
[07/15 11:12:48     80s] ### Time Record (Post Callback) is installed.
[07/15 11:12:48     80s] ### Time Record (Post Callback) is uninstalled.
[07/15 11:12:48     80s] #
[07/15 11:12:48     80s] #colorize_geometry statistics:
[07/15 11:12:48     80s] #Cpu time = 00:00:00
[07/15 11:12:48     80s] #Elapsed time = 00:00:00
[07/15 11:12:48     80s] #Increased memory = 6.93 (MB)
[07/15 11:12:48     80s] #Total memory = 1570.34 (MB)
[07/15 11:12:48     80s] #Peak memory = 1622.07 (MB)
[07/15 11:12:48     80s] #Number of warnings = 0
[07/15 11:12:48     80s] #Total number of warnings = 0
[07/15 11:12:48     80s] #Number of fails = 0
[07/15 11:12:48     80s] #Total number of fails = 0
[07/15 11:12:48     80s] #Complete colorize_geometry on Mon Jul 15 11:12:48 2024
[07/15 11:12:48     80s] #
[07/15 11:12:48     80s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 11:12:48     80s] ### Time Record (colorize_geometry) is uninstalled.
[07/15 11:12:48     80s] ### 
[07/15 11:12:48     80s] ###   Scalability Statistics
[07/15 11:12:48     80s] ### 
[07/15 11:12:48     80s] ### ------------------------+----------------+----------------+----------------+
[07/15 11:12:48     80s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/15 11:12:48     80s] ### ------------------------+----------------+----------------+----------------+
[07/15 11:12:48     80s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/15 11:12:48     80s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/15 11:12:48     80s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/15 11:12:48     80s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/15 11:12:48     80s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/15 11:12:48     80s] ### ------------------------+----------------+----------------+----------------+
[07/15 11:12:48     80s] ### 
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[07/15 11:12:48     80s] *** Starting placeDesign default flow ***
[07/15 11:12:48     80s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[07/15 11:12:48     80s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[07/15 11:12:48     80s] <CMD> deleteBufferTree -decloneInv
[07/15 11:12:48     80s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=2078.3M
[07/15 11:12:48     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=2078.3M
[07/15 11:12:48     80s] *** Start deleteBufferTree ***
[07/15 11:12:48     80s] Info: Detect buffers to remove automatically.
[07/15 11:12:48     80s] Analyzing netlist ...
[07/15 11:12:48     80s] Updating netlist
[07/15 11:12:48     80s] 
[07/15 11:12:48     80s] *summary: 34 instances (buffers/inverters) removed
[07/15 11:12:48     80s] *** Finish deleteBufferTree (0:00:00.1) ***
[07/15 11:12:48     80s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[07/15 11:12:48     80s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[07/15 11:12:48     80s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 11:12:48     80s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[07/15 11:12:48     80s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 11:12:48     80s] **INFO: Enable pre-place timing setting for timing analysis
[07/15 11:12:48     80s] Set Using Default Delay Limit as 101.
[07/15 11:12:48     80s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 11:12:48     80s] <CMD> set delaycal_use_default_delay_limit 101
[07/15 11:12:48     80s] Set Default Net Delay as 0 ps.
[07/15 11:12:48     80s] <CMD> set delaycal_default_net_delay 0
[07/15 11:12:48     80s] Set Default Net Load as 0 pF. 
[07/15 11:12:48     80s] <CMD> set delaycal_default_net_load 0
[07/15 11:12:48     80s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 11:12:48     80s] <CMD> getAnalysisMode -clkSrcPath -quiet
[07/15 11:12:48     80s] <CMD> getAnalysisMode -clockPropagation -quiet
[07/15 11:12:48     80s] <CMD> getAnalysisMode -checkType -quiet
[07/15 11:12:48     80s] <CMD> buildTimingGraph
[07/15 11:12:48     80s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 11:12:48     80s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 11:12:48     80s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[07/15 11:12:48     80s] **INFO: Analyzing IO path groups for slack adjustment
[07/15 11:12:48     80s] <CMD> get_global timing_enable_path_group_priority
[07/15 11:12:48     80s] <CMD> get_global timing_constraint_enable_group_path_resetting
[07/15 11:12:48     80s] <CMD> set_global timing_enable_path_group_priority false
[07/15 11:12:48     80s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[07/15 11:12:48     80s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 11:12:48     80s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 11:12:48     80s] <CMD> group_path -name in2reg_tmp.2252 -from {0x20e 0x211} -to 0x212 -ignore_source_of_trigger_arc
[07/15 11:12:48     80s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 11:12:48     80s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 11:12:48     80s] <CMD> group_path -name in2out_tmp.2252 -from {0x219 0x21c} -to 0x21d -ignore_source_of_trigger_arc
[07/15 11:12:48     80s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 11:12:48     80s] <CMD> group_path -name reg2reg_tmp.2252 -from 0x223 -to 0x228
[07/15 11:12:48     80s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 11:12:48     80s] <CMD> group_path -name reg2out_tmp.2252 -from 0x233 -to 0x238
[07/15 11:12:48     80s] <CMD> setPathGroupOptions reg2reg_tmp.2252 -effortLevel high
[07/15 11:12:48     80s] Effort level <high> specified for reg2reg_tmp.2252 path_group
[07/15 11:12:48     80s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 11:12:48     80s] #################################################################################
[07/15 11:12:48     80s] # Design Stage: PreRoute
[07/15 11:12:48     80s] # Design Name: aska_dig
[07/15 11:12:48     80s] # Design Mode: 180nm
[07/15 11:12:48     80s] # Analysis Mode: MMMC Non-OCV 
[07/15 11:12:48     80s] # Parasitics Mode: No SPEF/RCDB 
[07/15 11:12:48     80s] # Signoff Settings: SI Off 
[07/15 11:12:48     80s] #################################################################################
[07/15 11:12:48     80s] Topological Sorting (REAL = 0:00:00.0, MEM = 2097.4M, InitMEM = 2097.4M)
[07/15 11:12:48     80s] Calculate delays in BcWc mode...
[07/15 11:12:48     80s] Start delay calculation (fullDC) (4 T). (MEM=2097.4)
[07/15 11:12:48     80s] End AAE Lib Interpolated Model. (MEM=2108.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 11:12:48     80s] Total number of fetched objects 1144
[07/15 11:12:48     80s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 11:12:48     80s] End delay calculation. (MEM=2260.64 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 11:12:48     80s] End delay calculation (fullDC). (MEM=2260.64 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 11:12:48     80s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2260.6M) ***
[07/15 11:12:48     80s] <CMD> reset_path_group -name in2reg_tmp.2252
[07/15 11:12:48     80s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 11:12:48     80s] <CMD> reset_path_group -name in2out_tmp.2252
[07/15 11:12:48     80s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 11:12:48     80s] **INFO: Disable pre-place timing setting for timing analysis
[07/15 11:12:48     80s] <CMD> setDelayCalMode -ignoreNetLoad false
[07/15 11:12:48     80s] Set Using Default Delay Limit as 1000.
[07/15 11:12:48     80s] <CMD> set delaycal_use_default_delay_limit 1000
[07/15 11:12:48     80s] Set Default Net Delay as 1000 ps.
[07/15 11:12:48     80s] <CMD> set delaycal_default_net_delay 1000ps
[07/15 11:12:48     80s] Set Default Net Load as 0.5 pF. 
[07/15 11:12:48     80s] <CMD> set delaycal_default_net_load 0.5pf
[07/15 11:12:48     80s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 11:12:48     80s] <CMD> all_setup_analysis_views
[07/15 11:12:48     80s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 11:12:48     80s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 11:12:48     80s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[07/15 11:12:48     80s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[07/15 11:12:48     80s] <CMD> getPlaceMode -quiet -expSkipGP
[07/15 11:12:48     80s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2251.1M, EPOCH TIME: 1721056368.804765
[07/15 11:12:48     80s] Deleted 0 physical inst  (cell - / prefix -).
[07/15 11:12:48     80s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2251.1M, EPOCH TIME: 1721056368.804882
[07/15 11:12:48     80s] **Info: 'setTieHiLoMode -cell' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
[07/15 11:12:48     80s]   Deleted 0 logical insts of cell LOGIC1JI3V
[07/15 11:12:48     80s]   Deleted 0 logical insts of cell LOGIC0JI3V
[07/15 11:12:48     80s] INFO: #ExclusiveGroups=0
[07/15 11:12:48     80s] INFO: There are no Exclusive Groups.
[07/15 11:12:48     80s] *** Starting "NanoPlace(TM) placement v#4 (mem=2251.1M)" ...
[07/15 11:12:48     80s] <CMD> setDelayCalMode -engine feDc
[07/15 11:12:48     80s] Wait...
[07/15 11:12:49     80s] *** Build Buffered Sizing Timing Model
[07/15 11:12:49     80s] (cpu=0:00:00.2 mem=2283.1M) ***
[07/15 11:12:49     80s] *** Build Virtual Sizing Timing Model
[07/15 11:12:49     80s] (cpu=0:00:00.3 mem=2283.1M) ***
[07/15 11:12:49     80s] No user-set net weight.
[07/15 11:12:49     80s] Net fanout histogram:
[07/15 11:12:49     80s] 2		: 531 (46.4%) nets
[07/15 11:12:49     80s] 3		: 413 (36.1%) nets
[07/15 11:12:49     80s] 4     -	14	: 186 (16.3%) nets
[07/15 11:12:49     80s] 15    -	39	: 9 (0.8%) nets
[07/15 11:12:49     80s] 40    -	79	: 2 (0.2%) nets
[07/15 11:12:49     80s] 80    -	159	: 0 (0.0%) nets
[07/15 11:12:49     80s] 160   -	319	: 1 (0.1%) nets
[07/15 11:12:49     80s] 320   -	639	: 2 (0.2%) nets
[07/15 11:12:49     80s] 640   -	1279	: 0 (0.0%) nets
[07/15 11:12:49     80s] 1280  -	2559	: 0 (0.0%) nets
[07/15 11:12:49     80s] 2560  -	5119	: 0 (0.0%) nets
[07/15 11:12:49     80s] 5120+		: 0 (0.0%) nets
[07/15 11:12:49     80s] no activity file in design. spp won't run.
[07/15 11:12:49     80s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/15 11:12:49     80s] Scan chains were not defined.
[07/15 11:12:49     80s] Processing tracks to init pin-track alignment.
[07/15 11:12:49     80s] z: 2, totalTracks: 1
[07/15 11:12:49     80s] z: 4, totalTracks: 1
[07/15 11:12:49     80s] z: 6, totalTracks: 1
[07/15 11:12:49     80s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 11:12:49     80s] All LLGs are deleted
[07/15 11:12:49     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:49     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:49     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2283.1M, EPOCH TIME: 1721056369.063313
[07/15 11:12:49     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2283.1M, EPOCH TIME: 1721056369.063413
[07/15 11:12:49     80s] #std cell=1106 (0 fixed + 1106 movable) #buf cell=0 #inv cell=104 #block=0 (0 floating + 0 preplaced)
[07/15 11:12:49     80s] #ioInst=0 #net=1144 #term=4619 #term/net=4.04, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=80
[07/15 11:12:49     80s] stdCell: 1106 single + 0 double + 0 multi
[07/15 11:12:49     80s] Total standard cell length = 10.6490 (mm), area = 0.0477 (mm^2)
[07/15 11:12:49     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2283.1M, EPOCH TIME: 1721056369.063701
[07/15 11:12:49     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:49     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:49     80s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2283.1M, EPOCH TIME: 1721056369.063882
[07/15 11:12:49     80s] Max number of tech site patterns supported in site array is 256.
[07/15 11:12:49     80s] Core basic site is core_ji3v
[07/15 11:12:49     80s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2283.1M, EPOCH TIME: 1721056369.071634
[07/15 11:12:49     80s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 11:12:49     80s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 11:12:49     80s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2315.2M, EPOCH TIME: 1721056369.072923
[07/15 11:12:49     80s] SiteArray: non-trimmed site array dimensions = 68 x 566
[07/15 11:12:49     80s] SiteArray: use 262,144 bytes
[07/15 11:12:49     80s] SiteArray: current memory after site array memory allocation 2315.2M
[07/15 11:12:49     80s] SiteArray: FP blocked sites are writable
[07/15 11:12:49     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 11:12:49     80s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2315.2M, EPOCH TIME: 1721056369.073467
[07/15 11:12:49     80s] Process 349 wires and vias for routing blockage analysis
[07/15 11:12:49     80s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:2315.2M, EPOCH TIME: 1721056369.074244
[07/15 11:12:49     80s] SiteArray: number of non floorplan blocked sites for llg default is 38488
[07/15 11:12:49     80s] Atter site array init, number of instance map data is 0.
[07/15 11:12:49     80s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2315.2M, EPOCH TIME: 1721056369.074525
[07/15 11:12:49     80s] 
[07/15 11:12:49     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:12:49     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2315.2M, EPOCH TIME: 1721056369.074801
[07/15 11:12:49     80s] 
[07/15 11:12:49     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:12:49     80s] Average module density = 0.494.
[07/15 11:12:49     80s] Density for the design = 0.494.
[07/15 11:12:49     80s]        = stdcell_area 19016 sites (47707 um^2) / alloc_area 38488 sites (96559 um^2).
[07/15 11:12:49     80s] Pin Density = 0.1200.
[07/15 11:12:49     80s]             = total # of pins 4619 / total area 38488.
[07/15 11:12:49     80s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2315.2M, EPOCH TIME: 1721056369.075255
[07/15 11:12:49     80s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2315.2M, EPOCH TIME: 1721056369.075501
[07/15 11:12:49     80s] OPERPROF: Starting pre-place ADS at level 1, MEM:2315.2M, EPOCH TIME: 1721056369.075598
[07/15 11:12:49     80s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2315.2M, EPOCH TIME: 1721056369.076092
[07/15 11:12:49     80s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2315.2M, EPOCH TIME: 1721056369.076138
[07/15 11:12:49     80s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2315.2M, EPOCH TIME: 1721056369.076184
[07/15 11:12:49     80s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2315.2M, EPOCH TIME: 1721056369.076224
[07/15 11:12:49     80s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2315.2M, EPOCH TIME: 1721056369.076262
[07/15 11:12:49     80s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2315.2M, EPOCH TIME: 1721056369.076339
[07/15 11:12:49     80s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2315.2M, EPOCH TIME: 1721056369.076385
[07/15 11:12:49     80s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2315.2M, EPOCH TIME: 1721056369.076444
[07/15 11:12:49     80s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2315.2M, EPOCH TIME: 1721056369.076483
[07/15 11:12:49     80s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2315.2M, EPOCH TIME: 1721056369.076532
[07/15 11:12:49     80s] ADSU 0.494 -> 0.502. site 38488.000 -> 37914.400. GS 35.840
[07/15 11:12:49     80s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:2315.2M, EPOCH TIME: 1721056369.077130
[07/15 11:12:49     80s] OPERPROF: Starting spMPad at level 1, MEM:2144.2M, EPOCH TIME: 1721056369.077755
[07/15 11:12:49     80s] OPERPROF:   Starting spContextMPad at level 2, MEM:2144.2M, EPOCH TIME: 1721056369.077829
[07/15 11:12:49     80s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2144.2M, EPOCH TIME: 1721056369.077870
[07/15 11:12:49     80s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2144.2M, EPOCH TIME: 1721056369.077910
[07/15 11:12:49     80s] Initial padding reaches pin density 0.392 for top
[07/15 11:12:49     80s] InitPadU 0.502 -> 0.576 for top
[07/15 11:12:49     80s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[07/15 11:12:49     80s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2144.2M, EPOCH TIME: 1721056369.079442
[07/15 11:12:49     80s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2144.2M, EPOCH TIME: 1721056369.079640
[07/15 11:12:49     80s] === lastAutoLevel = 7 
[07/15 11:12:49     80s] OPERPROF: Starting spInitNetWt at level 1, MEM:2144.2M, EPOCH TIME: 1721056369.080075
[07/15 11:12:49     80s] no activity file in design. spp won't run.
[07/15 11:12:49     80s] [spp] 0
[07/15 11:12:49     80s] [adp] 0:1:1:3
[07/15 11:12:49     81s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.270, REAL:0.245, MEM:2219.7M, EPOCH TIME: 1721056369.324724
[07/15 11:12:49     81s] Clock gating cells determined by native netlist tracing.
[07/15 11:12:49     81s] no activity file in design. spp won't run.
[07/15 11:12:49     81s] no activity file in design. spp won't run.
[07/15 11:12:49     81s] OPERPROF: Starting npMain at level 1, MEM:2229.2M, EPOCH TIME: 1721056369.353531
[07/15 11:12:50     81s] OPERPROF:   Starting npPlace at level 2, MEM:2309.2M, EPOCH TIME: 1721056370.357473
[07/15 11:12:50     81s] Iteration  1: Total net bbox = 2.775e+04 (1.89e+04 8.84e+03)
[07/15 11:12:50     81s]               Est.  stn bbox = 2.983e+04 (2.05e+04 9.35e+03)
[07/15 11:12:50     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2257.2M
[07/15 11:12:50     81s] Iteration  2: Total net bbox = 2.775e+04 (1.89e+04 8.84e+03)
[07/15 11:12:50     81s]               Est.  stn bbox = 2.983e+04 (2.05e+04 9.35e+03)
[07/15 11:12:50     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2257.2M
[07/15 11:12:50     81s] exp_mt_sequential is set from setPlaceMode option to 1
[07/15 11:12:50     81s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[07/15 11:12:50     81s] place_exp_mt_interval set to default 32
[07/15 11:12:50     81s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/15 11:12:50     81s] Iteration  3: Total net bbox = 2.366e+04 (1.38e+04 9.82e+03)
[07/15 11:12:50     81s]               Est.  stn bbox = 2.816e+04 (1.71e+04 1.10e+04)
[07/15 11:12:50     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2356.3M
[07/15 11:12:50     81s] Total number of setup views is 1.
[07/15 11:12:50     81s] Total number of active setup views is 1.
[07/15 11:12:50     81s] Active setup views:
[07/15 11:12:50     81s]     slow_functional_mode
[07/15 11:12:50     81s] Iteration  4: Total net bbox = 3.169e+04 (1.66e+04 1.51e+04)
[07/15 11:12:50     81s]               Est.  stn bbox = 3.888e+04 (2.04e+04 1.85e+04)
[07/15 11:12:50     81s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2356.3M
[07/15 11:12:50     81s] Iteration  5: Total net bbox = 3.150e+04 (1.64e+04 1.51e+04)
[07/15 11:12:50     81s]               Est.  stn bbox = 3.951e+04 (2.02e+04 1.93e+04)
[07/15 11:12:50     81s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2356.3M
[07/15 11:12:50     81s] OPERPROF:   Finished npPlace at level 2, CPU:0.390, REAL:0.296, MEM:2324.3M, EPOCH TIME: 1721056370.653367
[07/15 11:12:50     81s] OPERPROF: Finished npMain at level 1, CPU:0.400, REAL:1.301, MEM:2316.3M, EPOCH TIME: 1721056370.654665
[07/15 11:12:50     81s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2316.3M, EPOCH TIME: 1721056370.655202
[07/15 11:12:50     81s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 11:12:50     81s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2316.3M, EPOCH TIME: 1721056370.655470
[07/15 11:12:50     81s] OPERPROF: Starting npMain at level 1, MEM:2316.3M, EPOCH TIME: 1721056370.655577
[07/15 11:12:50     81s] OPERPROF:   Starting npPlace at level 2, MEM:2356.3M, EPOCH TIME: 1721056370.660149
[07/15 11:12:50     81s] Iteration  6: Total net bbox = 3.345e+04 (1.70e+04 1.64e+04)
[07/15 11:12:50     81s]               Est.  stn bbox = 4.227e+04 (2.09e+04 2.14e+04)
[07/15 11:12:50     81s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2421.9M
[07/15 11:12:50     81s] OPERPROF:   Finished npPlace at level 2, CPU:0.260, REAL:0.205, MEM:2389.9M, EPOCH TIME: 1721056370.865170
[07/15 11:12:50     81s] OPERPROF: Finished npMain at level 1, CPU:0.260, REAL:0.211, MEM:2325.9M, EPOCH TIME: 1721056370.866767
[07/15 11:12:50     81s] Legalizing MH Cells... 0 / 0 (level 4)
[07/15 11:12:50     81s] No instances found in the vector
[07/15 11:12:50     81s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2325.9M, DRC: 0)
[07/15 11:12:50     81s] 0 (out of 0) MH cells were successfully legalized.
[07/15 11:12:50     81s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2325.9M, EPOCH TIME: 1721056370.867009
[07/15 11:12:50     81s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 11:12:50     81s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2325.9M, EPOCH TIME: 1721056370.867111
[07/15 11:12:50     81s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2325.9M, EPOCH TIME: 1721056370.867167
[07/15 11:12:50     81s] Starting Early Global Route rough congestion estimation: mem = 2325.9M
[07/15 11:12:50     81s] <CMD> psp::embedded_egr_init_
[07/15 11:12:50     81s] (I)      ============================ Layers =============================
[07/15 11:12:50     81s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 11:12:50     81s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 11:12:50     81s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 11:12:50     81s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 11:12:50     81s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 11:12:50     81s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 11:12:50     81s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 11:12:50     81s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 11:12:50     81s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 11:12:50     81s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 11:12:50     81s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 11:12:50     81s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 11:12:50     81s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 11:12:50     81s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 11:12:50     81s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 11:12:50     81s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 11:12:50     81s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 11:12:50     81s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 11:12:50     81s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 11:12:50     81s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 11:12:50     81s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 11:12:50     81s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 11:12:50     81s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 11:12:50     81s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 11:12:50     81s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 11:12:50     81s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 11:12:50     81s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 11:12:50     81s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 11:12:50     81s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 11:12:50     81s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 11:12:50     81s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 11:12:50     81s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 11:12:50     81s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 11:12:50     81s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 11:12:50     81s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 11:12:50     81s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 11:12:50     81s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 11:12:50     81s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 11:12:50     81s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 11:12:50     81s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 11:12:50     81s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 11:12:50     81s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 11:12:50     81s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 11:12:50     81s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 11:12:50     81s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 11:12:50     81s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 11:12:50     81s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 11:12:50     81s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 11:12:50     81s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 11:12:50     81s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 11:12:50     81s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 11:12:50     81s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 11:12:50     81s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 11:12:50     81s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 11:12:50     81s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 11:12:50     81s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 11:12:50     81s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 11:12:50     81s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 11:12:50     81s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 11:12:50     81s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 11:12:50     81s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 11:12:50     81s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 11:12:50     81s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 11:12:50     81s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 11:12:50     81s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 11:12:50     81s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 11:12:50     81s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 11:12:50     81s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 11:12:50     81s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 11:12:50     81s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 11:12:50     81s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 11:12:50     81s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 11:12:50     81s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 11:12:50     81s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 11:12:50     81s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 11:12:50     81s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 11:12:50     81s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 11:12:50     81s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 11:12:50     81s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 11:12:50     81s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 11:12:50     81s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 11:12:50     81s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 11:12:50     81s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 11:12:50     81s] (I)      Started Import and model ( Curr Mem: 2325.89 MB )
[07/15 11:12:50     81s] (I)      Default pattern map key = aska_dig_default.
[07/15 11:12:50     81s] (I)      == Non-default Options ==
[07/15 11:12:50     81s] (I)      Print mode                                         : 2
[07/15 11:12:50     81s] (I)      Stop if highly congested                           : false
[07/15 11:12:50     81s] (I)      Maximum routing layer                              : 4
[07/15 11:12:50     81s] (I)      Assign partition pins                              : false
[07/15 11:12:50     81s] (I)      Support large GCell                                : true
[07/15 11:12:50     81s] (I)      Number of threads                                  : 4
[07/15 11:12:50     81s] (I)      Number of rows per GCell                           : 5
[07/15 11:12:50     81s] (I)      Max num rows per GCell                             : 32
[07/15 11:12:50     81s] (I)      Method to set GCell size                           : row
[07/15 11:12:50     81s] (I)      Counted 511 PG shapes. We will not process PG shapes layer by layer.
[07/15 11:12:50     81s] (I)      Use row-based GCell size
[07/15 11:12:50     81s] (I)      Use row-based GCell align
[07/15 11:12:50     81s] (I)      layer 0 area = 202000
[07/15 11:12:50     81s] (I)      layer 1 area = 202000
[07/15 11:12:50     81s] (I)      layer 2 area = 202000
[07/15 11:12:50     81s] (I)      layer 3 area = 202000
[07/15 11:12:50     81s] (I)      GCell unit size   : 4480
[07/15 11:12:50     81s] (I)      GCell multiplier  : 5
[07/15 11:12:50     81s] (I)      GCell row height  : 4480
[07/15 11:12:50     81s] (I)      Actual row height : 4480
[07/15 11:12:50     81s] (I)      GCell align ref   : 20160 20160
[07/15 11:12:50     81s] [NR-eGR] Track table information for default rule: 
[07/15 11:12:50     81s] [NR-eGR] MET1 has single uniform track structure
[07/15 11:12:50     81s] [NR-eGR] MET2 has single uniform track structure
[07/15 11:12:50     81s] [NR-eGR] MET3 has single uniform track structure
[07/15 11:12:50     81s] [NR-eGR] MET4 has single uniform track structure
[07/15 11:12:50     81s] [NR-eGR] METTP has single uniform track structure
[07/15 11:12:50     81s] [NR-eGR] METTPL has single uniform track structure
[07/15 11:12:50     81s] (I)      ================= Default via ==================
[07/15 11:12:50     81s] (I)      +---+--------------------+---------------------+
[07/15 11:12:50     81s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 11:12:50     81s] (I)      +---+--------------------+---------------------+
[07/15 11:12:50     81s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 11:12:50     81s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 11:12:50     81s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 11:12:50     81s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 11:12:50     81s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 11:12:50     81s] (I)      +---+--------------------+---------------------+
[07/15 11:12:50     81s] [NR-eGR] Read 300 PG shapes
[07/15 11:12:50     81s] [NR-eGR] Read 0 clock shapes
[07/15 11:12:50     81s] [NR-eGR] Read 0 other shapes
[07/15 11:12:50     81s] [NR-eGR] #Routing Blockages  : 0
[07/15 11:12:50     81s] [NR-eGR] #Instance Blockages : 0
[07/15 11:12:50     81s] [NR-eGR] #PG Blockages       : 300
[07/15 11:12:50     81s] [NR-eGR] #Halo Blockages     : 0
[07/15 11:12:50     81s] [NR-eGR] #Boundary Blockages : 0
[07/15 11:12:50     81s] [NR-eGR] #Clock Blockages    : 0
[07/15 11:12:50     81s] [NR-eGR] #Other Blockages    : 0
[07/15 11:12:50     81s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 11:12:50     81s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 11:12:50     81s] [NR-eGR] Read 1144 nets ( ignored 0 )
[07/15 11:12:50     81s] (I)      early_global_route_priority property id does not exist.
[07/15 11:12:50     81s] (I)      Read Num Blocks=300  Num Prerouted Wires=0  Num CS=0
[07/15 11:12:50     81s] (I)      Layer 1 (V) : #blockages 300 : #preroutes 0
[07/15 11:12:50     81s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 11:12:50     81s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 11:12:50     81s] (I)      Number of ignored nets                =      0
[07/15 11:12:50     81s] (I)      Number of connected nets              =      0
[07/15 11:12:50     81s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 11:12:50     81s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 11:12:50     81s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 11:12:50     81s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 11:12:50     81s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 11:12:50     81s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 11:12:50     81s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 11:12:50     81s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 11:12:50     81s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 11:12:50     81s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 11:12:50     81s] (I)      Ndr track 0 does not exist
[07/15 11:12:50     81s] (I)      ---------------------Grid Graph Info--------------------
[07/15 11:12:50     81s] (I)      Routing area        : (0, 0) - (357280, 344960)
[07/15 11:12:50     81s] (I)      Core area           : (20160, 20160) - (337120, 324800)
[07/15 11:12:50     81s] (I)      Site width          :   560  (dbu)
[07/15 11:12:50     81s] (I)      Row height          :  4480  (dbu)
[07/15 11:12:50     81s] (I)      GCell row height    :  4480  (dbu)
[07/15 11:12:50     81s] (I)      GCell width         : 22400  (dbu)
[07/15 11:12:50     81s] (I)      GCell height        : 22400  (dbu)
[07/15 11:12:50     81s] (I)      Grid                :    16    16     4
[07/15 11:12:50     81s] (I)      Layer numbers       :     1     2     3     4
[07/15 11:12:50     81s] (I)      Vertical capacity   :     0 22400     0 22400
[07/15 11:12:50     81s] (I)      Horizontal capacity :     0     0 22400     0
[07/15 11:12:50     81s] (I)      Default wire width  :   230   280   280   280
[07/15 11:12:50     81s] (I)      Default wire space  :   230   280   280   280
[07/15 11:12:50     81s] (I)      Default wire pitch  :   460   560   560   560
[07/15 11:12:50     81s] (I)      Default pitch size  :   460   560   560   560
[07/15 11:12:50     81s] (I)      First track coord   :   280   280   280   280
[07/15 11:12:50     81s] (I)      Num tracks per GCell: 48.70 40.00 40.00 40.00
[07/15 11:12:50     81s] (I)      Total num of tracks :   616   638   616   638
[07/15 11:12:50     81s] (I)      Num of masks        :     1     1     1     1
[07/15 11:12:50     81s] (I)      Num of trim masks   :     0     0     0     0
[07/15 11:12:50     81s] (I)      --------------------------------------------------------
[07/15 11:12:50     81s] 
[07/15 11:12:50     81s] [NR-eGR] ============ Routing rule table ============
[07/15 11:12:50     81s] [NR-eGR] Rule id: 0  Nets: 1144
[07/15 11:12:50     81s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 11:12:50     81s] (I)                    Layer    2    3    4 
[07/15 11:12:50     81s] (I)                    Pitch  560  560  560 
[07/15 11:12:50     81s] (I)             #Used tracks    1    1    1 
[07/15 11:12:50     81s] (I)       #Fully used tracks    1    1    1 
[07/15 11:12:50     81s] [NR-eGR] ========================================
[07/15 11:12:50     81s] [NR-eGR] 
[07/15 11:12:50     81s] (I)      =============== Blocked Tracks ===============
[07/15 11:12:50     81s] (I)      +-------+---------+----------+---------------+
[07/15 11:12:50     81s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 11:12:50     81s] (I)      +-------+---------+----------+---------------+
[07/15 11:12:50     81s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 11:12:50     81s] (I)      |     2 |   10208 |     1924 |        18.85% |
[07/15 11:12:50     81s] (I)      |     3 |    9856 |        0 |         0.00% |
[07/15 11:12:50     81s] (I)      |     4 |   10208 |        0 |         0.00% |
[07/15 11:12:50     81s] (I)      +-------+---------+----------+---------------+
[07/15 11:12:50     81s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2325.89 MB )
[07/15 11:12:50     81s] (I)      Reset routing kernel
[07/15 11:12:50     81s] (I)      numLocalWires=4309  numGlobalNetBranches=1517  numLocalNetBranches=641
[07/15 11:12:50     81s] (I)      totalPins=4619  totalGlobalPin=2026 (43.86%)
[07/15 11:12:50     81s] (I)      total 2D Cap : 28380 = (9856 H, 18524 V)
[07/15 11:12:50     81s] (I)      
[07/15 11:12:50     81s] (I)      ============  Phase 1a Route ============
[07/15 11:12:50     81s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 11:12:50     81s] (I)      Usage: 1790 = (933 H, 857 V) = (9.47% H, 4.63% V) = (2.090e+04um H, 1.920e+04um V)
[07/15 11:12:50     81s] (I)      
[07/15 11:12:50     81s] (I)      ============  Phase 1b Route ============
[07/15 11:12:50     81s] (I)      Usage: 1790 = (933 H, 857 V) = (9.47% H, 4.63% V) = (2.090e+04um H, 1.920e+04um V)
[07/15 11:12:50     81s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/15 11:12:50     81s] 
[07/15 11:12:50     81s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 11:12:50     81s] <CMD> psp::embedded_egr_term_
[07/15 11:12:50     81s] Finished Early Global Route rough congestion estimation: mem = 2325.9M
[07/15 11:12:50     81s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.025, MEM:2325.9M, EPOCH TIME: 1721056370.892094
[07/15 11:12:50     81s] earlyGlobalRoute rough estimation gcell size 5 row height
[07/15 11:12:50     81s] OPERPROF: Starting CDPad at level 1, MEM:2325.9M, EPOCH TIME: 1721056370.892172
[07/15 11:12:50     81s] CDPadU 0.576 -> 0.580. R=0.501, N=1106, GS=22.400
[07/15 11:12:50     81s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.004, MEM:2325.9M, EPOCH TIME: 1721056370.896134
[07/15 11:12:50     81s] OPERPROF: Starting npMain at level 1, MEM:2325.9M, EPOCH TIME: 1721056370.896366
[07/15 11:12:50     81s] OPERPROF:   Starting npPlace at level 2, MEM:2357.9M, EPOCH TIME: 1721056370.900351
[07/15 11:12:50     81s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.004, MEM:2359.5M, EPOCH TIME: 1721056370.904046
[07/15 11:12:50     81s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.009, MEM:2327.5M, EPOCH TIME: 1721056370.905809
[07/15 11:12:50     81s] Global placement CDP skipped at cutLevel 7.
[07/15 11:12:50     81s] Iteration  7: Total net bbox = 3.498e+04 (1.83e+04 1.67e+04)
[07/15 11:12:50     81s]               Est.  stn bbox = 4.403e+04 (2.23e+04 2.17e+04)
[07/15 11:12:50     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2327.5M
[07/15 11:12:51     82s] 
[07/15 11:12:51     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 11:12:51     82s] TLC MultiMap info (StdDelay):
[07/15 11:12:51     82s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 11:12:51     82s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 11:12:51     82s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 11:12:51     82s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 11:12:51     82s]  Setting StdDelay to: 91ps
[07/15 11:12:51     82s] 
[07/15 11:12:51     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 11:12:51     82s] nrCritNet: 0.00% ( 0 / 1144 ) cutoffSlk: 214748364.7ps stdDelay: 91.0ps
[07/15 11:12:51     82s] nrCritNet: 0.00% ( 0 / 1144 ) cutoffSlk: 214748364.7ps stdDelay: 91.0ps
[07/15 11:12:51     82s] Iteration  8: Total net bbox = 3.498e+04 (1.83e+04 1.67e+04)
[07/15 11:12:51     82s]               Est.  stn bbox = 4.403e+04 (2.23e+04 2.17e+04)
[07/15 11:12:51     82s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2334.5M
[07/15 11:12:51     82s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2334.5M, EPOCH TIME: 1721056371.373807
[07/15 11:12:51     82s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 11:12:51     82s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2334.5M, EPOCH TIME: 1721056371.373941
[07/15 11:12:51     82s] Legalizing MH Cells... 0 / 0 (level 7)
[07/15 11:12:51     82s] No instances found in the vector
[07/15 11:12:51     82s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2334.5M, DRC: 0)
[07/15 11:12:51     82s] 0 (out of 0) MH cells were successfully legalized.
[07/15 11:12:51     82s] OPERPROF: Starting npMain at level 1, MEM:2334.5M, EPOCH TIME: 1721056371.374091
[07/15 11:12:51     82s] OPERPROF:   Starting npPlace at level 2, MEM:2364.5M, EPOCH TIME: 1721056371.379347
[07/15 11:12:52     83s] GP RA stats: MHOnly 0 nrInst 1106 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/15 11:12:52     83s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2494.6M, EPOCH TIME: 1721056372.183801
[07/15 11:12:52     83s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2494.6M, EPOCH TIME: 1721056372.183910
[07/15 11:12:52     83s] Iteration  9: Total net bbox = 3.789e+04 (1.89e+04 1.90e+04)
[07/15 11:12:52     83s]               Est.  stn bbox = 4.706e+04 (2.27e+04 2.43e+04)
[07/15 11:12:52     83s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2462.6M
[07/15 11:12:52     83s] OPERPROF:   Finished npPlace at level 2, CPU:1.230, REAL:0.806, MEM:2398.6M, EPOCH TIME: 1721056372.184949
[07/15 11:12:52     83s] OPERPROF: Finished npMain at level 1, CPU:1.240, REAL:0.813, MEM:2334.5M, EPOCH TIME: 1721056372.186825
[07/15 11:12:52     83s] Iteration 10: Total net bbox = 3.939e+04 (2.02e+04 1.92e+04)
[07/15 11:12:52     83s]               Est.  stn bbox = 4.882e+04 (2.42e+04 2.46e+04)
[07/15 11:12:52     83s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 2334.5M
[07/15 11:12:52     83s] [adp] clock
[07/15 11:12:52     83s] [adp] weight, nr nets, wire length
[07/15 11:12:52     83s] [adp]      0        2  1075.271000
[07/15 11:12:52     83s] [adp] data
[07/15 11:12:52     83s] [adp] weight, nr nets, wire length
[07/15 11:12:52     83s] [adp]      0     1142  38318.002000
[07/15 11:12:52     83s] [adp] 0.000000|0.000000|0.000000
[07/15 11:12:52     83s] Iteration 11: Total net bbox = 3.939e+04 (2.02e+04 1.92e+04)
[07/15 11:12:52     83s]               Est.  stn bbox = 4.882e+04 (2.42e+04 2.46e+04)
[07/15 11:12:52     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2334.5M
[07/15 11:12:52     83s] *** cost = 3.939e+04 (2.02e+04 1.92e+04) (cpu for global=0:00:02.5) real=0:00:03.0***
[07/15 11:12:52     83s] Placement multithread real runtime: 0:00:03.0 with 4 threads.
[07/15 11:12:52     83s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[07/15 11:12:52     83s] Saved padding area to DB
[07/15 11:12:52     83s] All LLGs are deleted
[07/15 11:12:52     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2334.5M, EPOCH TIME: 1721056372.197228
[07/15 11:12:52     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2334.5M, EPOCH TIME: 1721056372.197314
[07/15 11:12:52     83s] Solver runtime cpu: 0:00:01.8 real: 0:00:01.3
[07/15 11:12:52     83s] Core Placement runtime cpu: 0:00:01.9 real: 0:00:02.0
[07/15 11:12:52     83s] <CMD> scanReorder
[07/15 11:12:52     83s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 11:12:52     83s] Type 'man IMPSP-9025' for more detail.
[07/15 11:12:52     83s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2334.5M, EPOCH TIME: 1721056372.198567
[07/15 11:12:52     83s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2334.5M, EPOCH TIME: 1721056372.198655
[07/15 11:12:52     83s] Processing tracks to init pin-track alignment.
[07/15 11:12:52     83s] z: 2, totalTracks: 1
[07/15 11:12:52     83s] z: 4, totalTracks: 1
[07/15 11:12:52     83s] z: 6, totalTracks: 1
[07/15 11:12:52     83s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 11:12:52     83s] All LLGs are deleted
[07/15 11:12:52     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2334.5M, EPOCH TIME: 1721056372.200021
[07/15 11:12:52     83s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2334.5M, EPOCH TIME: 1721056372.200086
[07/15 11:12:52     83s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2334.5M, EPOCH TIME: 1721056372.200266
[07/15 11:12:52     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2334.5M, EPOCH TIME: 1721056372.200467
[07/15 11:12:52     83s] Max number of tech site patterns supported in site array is 256.
[07/15 11:12:52     83s] Core basic site is core_ji3v
[07/15 11:12:52     83s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2334.5M, EPOCH TIME: 1721056372.208534
[07/15 11:12:52     83s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 11:12:52     83s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 11:12:52     83s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:2334.5M, EPOCH TIME: 1721056372.209643
[07/15 11:12:52     83s] Fast DP-INIT is on for default
[07/15 11:12:52     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 11:12:52     83s] Atter site array init, number of instance map data is 0.
[07/15 11:12:52     83s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2334.5M, EPOCH TIME: 1721056372.210161
[07/15 11:12:52     83s] 
[07/15 11:12:52     83s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:12:52     83s] OPERPROF:       Starting CMU at level 4, MEM:2334.5M, EPOCH TIME: 1721056372.210371
[07/15 11:12:52     83s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2337.6M, EPOCH TIME: 1721056372.213838
[07/15 11:12:52     83s] 
[07/15 11:12:52     83s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 11:12:52     83s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:2337.6M, EPOCH TIME: 1721056372.214027
[07/15 11:12:52     83s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2337.6M, EPOCH TIME: 1721056372.214075
[07/15 11:12:52     83s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:2337.6M, EPOCH TIME: 1721056372.214784
[07/15 11:12:52     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2337.6MB).
[07/15 11:12:52     83s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:2337.6M, EPOCH TIME: 1721056372.215199
[07/15 11:12:52     83s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.017, MEM:2337.6M, EPOCH TIME: 1721056372.215245
[07/15 11:12:52     83s] TDRefine: refinePlace mode is spiral
[07/15 11:12:52     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2252.1
[07/15 11:12:52     83s] OPERPROF: Starting RefinePlace at level 1, MEM:2337.6M, EPOCH TIME: 1721056372.215319
[07/15 11:12:52     83s] *** Starting refinePlace (0:01:24 mem=2337.6M) ***
[07/15 11:12:52     83s] Total net bbox length = 3.939e+04 (2.016e+04 1.923e+04) (ext = 5.047e+03)
[07/15 11:12:52     83s] 
[07/15 11:12:52     83s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:12:52     83s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 11:12:52     83s] (I)      Default pattern map key = aska_dig_default.
[07/15 11:12:52     83s] (I)      Default pattern map key = aska_dig_default.
[07/15 11:12:52     83s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2337.6M, EPOCH TIME: 1721056372.217154
[07/15 11:12:52     83s] Starting refinePlace ...
[07/15 11:12:52     83s] (I)      Default pattern map key = aska_dig_default.
[07/15 11:12:52     83s] (I)      Default pattern map key = aska_dig_default.
[07/15 11:12:52     83s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2369.6M, EPOCH TIME: 1721056372.219875
[07/15 11:12:52     83s] DDP initSite1 nrRow 68 nrJob 68
[07/15 11:12:52     83s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2369.6M, EPOCH TIME: 1721056372.219934
[07/15 11:12:52     83s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2369.6M, EPOCH TIME: 1721056372.220078
[07/15 11:12:52     83s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2369.6M, EPOCH TIME: 1721056372.220139
[07/15 11:12:52     83s] DDP markSite nrRow 68 nrJob 68
[07/15 11:12:52     83s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2369.6M, EPOCH TIME: 1721056372.220313
[07/15 11:12:52     83s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2369.6M, EPOCH TIME: 1721056372.220378
[07/15 11:12:52     83s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2369.6M, EPOCH TIME: 1721056372.220688
[07/15 11:12:52     83s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2369.6M, EPOCH TIME: 1721056372.220732
[07/15 11:12:52     83s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2369.6M, EPOCH TIME: 1721056372.221130
[07/15 11:12:52     83s] ** Cut row section cpu time 0:00:00.0.
[07/15 11:12:52     83s]  ** Cut row section real time 0:00:00.0.
[07/15 11:12:52     83s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.001, MEM:2369.6M, EPOCH TIME: 1721056372.221189
[07/15 11:12:52     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f305950a060.
[07/15 11:12:52     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 11:12:52     83s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 11:12:52     83s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2305.6MB) @(0:01:24 - 0:01:24).
[07/15 11:12:52     83s] Move report: preRPlace moves 1106 insts, mean move: 0.64 um, max move: 3.01 um 
[07/15 11:12:52     83s] 	Max move on inst (npg1/g21237__6161): (188.59, 49.76) --> (189.84, 51.52)
[07/15 11:12:52     83s] 	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: ON21JI3VX1
[07/15 11:12:52     83s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 11:12:52     83s] tweakage running in 4 threads.
[07/15 11:12:52     83s] Placement tweakage begins.
[07/15 11:12:52     83s] wire length = 5.051e+04
[07/15 11:12:52     83s] wire length = 4.784e+04
[07/15 11:12:52     83s] Placement tweakage ends.
[07/15 11:12:52     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f305950a060.
[07/15 11:12:52     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 11:12:52     83s] Move report: tweak moves 106 insts, mean move: 8.58 um, max move: 21.84 um 
[07/15 11:12:52     83s] 	Max move on inst (spi1_conf0_reg[14]): (229.04, 132.16) --> (250.88, 132.16)
[07/15 11:12:52     83s] 
[07/15 11:12:52     83s] Running Spiral MT with 4 threads  fetchWidth=9 
[07/15 11:12:52     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f30307a6be0.
[07/15 11:12:52     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[07/15 11:12:52     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f305950a060.
[07/15 11:12:52     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[07/15 11:12:52     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f30307a6be0.
[07/15 11:12:52     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[07/15 11:12:52     83s] Move report: legalization moves 351 insts, mean move: 9.01 um, max move: 39.76 um spiral
[07/15 11:12:52     83s] 	Max move on inst (spi1_conf0_meta_reg[14]): (240.80, 159.04) --> (280.56, 159.04)
[07/15 11:12:52     83s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[07/15 11:12:52     83s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 11:12:52     83s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2455.8MB) @(0:01:24 - 0:01:24).
[07/15 11:12:52     83s] Move report: Detail placement moves 1106 insts, mean move: 4.05 um, max move: 58.51 um 
[07/15 11:12:52     83s] 	Max move on inst (spi1_conf0_reg[14]): (228.81, 132.13) --> (287.28, 132.16)
[07/15 11:12:52     83s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2455.8MB
[07/15 11:12:52     83s] Statistics of distance of Instance movement in refine placement:
[07/15 11:12:52     83s]   maximum (X+Y) =        58.51 um
[07/15 11:12:52     83s]   inst (spi1_conf0_reg[14]) with max move: (228.806, 132.128) -> (287.28, 132.16)
[07/15 11:12:52     83s]   mean    (X+Y) =         4.05 um
[07/15 11:12:52     83s] Summary Report:
[07/15 11:12:52     83s] Instances move: 1106 (out of 1106 movable)
[07/15 11:12:52     83s] Instances flipped: 0
[07/15 11:12:52     83s] Mean displacement: 4.05 um
[07/15 11:12:52     83s] Max displacement: 58.51 um (Instance: spi1_conf0_reg[14]) (228.806, 132.128) -> (287.28, 132.16)
[07/15 11:12:52     83s] 	Length: 27 sites, height: 1 rows, site name: core_ji3v, cell type: DFRRQJI3VX1
[07/15 11:12:52     83s] Total instances moved : 1106
[07/15 11:12:52     83s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.190, REAL:0.149, MEM:2455.8M, EPOCH TIME: 1721056372.365669
[07/15 11:12:52     83s] Total net bbox length = 3.904e+04 (1.904e+04 2.000e+04) (ext = 5.031e+03)
[07/15 11:12:52     83s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2455.8MB
[07/15 11:12:52     83s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2455.8MB) @(0:01:24 - 0:01:24).
[07/15 11:12:52     83s] *** Finished refinePlace (0:01:24 mem=2455.8M) ***
[07/15 11:12:52     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2252.1
[07/15 11:12:52     83s] OPERPROF: Finished RefinePlace at level 1, CPU:0.190, REAL:0.151, MEM:2455.8M, EPOCH TIME: 1721056372.366103
[07/15 11:12:52     83s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2455.8M, EPOCH TIME: 1721056372.366152
[07/15 11:12:52     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1106).
[07/15 11:12:52     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] All LLGs are deleted
[07/15 11:12:52     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2479.8M, EPOCH TIME: 1721056372.367725
[07/15 11:12:52     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2479.8M, EPOCH TIME: 1721056372.367806
[07/15 11:12:52     83s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:2453.8M, EPOCH TIME: 1721056372.369217
[07/15 11:12:52     83s] *** End of Placement (cpu=0:00:03.3, real=0:00:04.0, mem=2453.8M) ***
[07/15 11:12:52     83s] Processing tracks to init pin-track alignment.
[07/15 11:12:52     83s] z: 2, totalTracks: 1
[07/15 11:12:52     83s] z: 4, totalTracks: 1
[07/15 11:12:52     83s] z: 6, totalTracks: 1
[07/15 11:12:52     83s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 11:12:52     83s] All LLGs are deleted
[07/15 11:12:52     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2453.8M, EPOCH TIME: 1721056372.370463
[07/15 11:12:52     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2453.8M, EPOCH TIME: 1721056372.370529
[07/15 11:12:52     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2453.8M, EPOCH TIME: 1721056372.370675
[07/15 11:12:52     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2453.8M, EPOCH TIME: 1721056372.370839
[07/15 11:12:52     83s] Max number of tech site patterns supported in site array is 256.
[07/15 11:12:52     83s] Core basic site is core_ji3v
[07/15 11:12:52     83s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2453.8M, EPOCH TIME: 1721056372.379049
[07/15 11:12:52     83s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 11:12:52     83s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 11:12:52     83s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2461.8M, EPOCH TIME: 1721056372.379604
[07/15 11:12:52     83s] Fast DP-INIT is on for default
[07/15 11:12:52     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 11:12:52     83s] Atter site array init, number of instance map data is 0.
[07/15 11:12:52     83s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2461.8M, EPOCH TIME: 1721056372.380079
[07/15 11:12:52     83s] 
[07/15 11:12:52     83s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:12:52     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2461.8M, EPOCH TIME: 1721056372.380367
[07/15 11:12:52     83s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2461.8M, EPOCH TIME: 1721056372.380617
[07/15 11:12:52     83s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2461.8M, EPOCH TIME: 1721056372.380818
[07/15 11:12:52     83s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.001, MEM:2461.8M, EPOCH TIME: 1721056372.382270
[07/15 11:12:52     83s] default core: bins with density > 0.750 = 16.07 % ( 9 / 56 )
[07/15 11:12:52     83s] Density distribution unevenness ratio = 25.111%
[07/15 11:12:52     83s] Density distribution unevenness ratio (U70) = 4.480%
[07/15 11:12:52     83s] Density distribution unevenness ratio (U80) = 0.405%
[07/15 11:12:52     83s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 11:12:52     83s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.002, MEM:2461.8M, EPOCH TIME: 1721056372.382359
[07/15 11:12:52     83s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2461.8M, EPOCH TIME: 1721056372.382412
[07/15 11:12:52     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] All LLGs are deleted
[07/15 11:12:52     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2453.8M, EPOCH TIME: 1721056372.383603
[07/15 11:12:52     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2453.8M, EPOCH TIME: 1721056372.383667
[07/15 11:12:52     83s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2453.8M, EPOCH TIME: 1721056372.383993
[07/15 11:12:52     83s] *** Free Virtual Timing Model ...(mem=2453.8M)
[07/15 11:12:52     83s] <CMD> setDelayCalMode -engine aae
[07/15 11:12:52     83s] <CMD> all_setup_analysis_views
[07/15 11:12:52     83s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 11:12:52     83s] <CMD> reset_path_group -name reg2reg_tmp.2252
[07/15 11:12:52     83s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 11:12:52     83s] <CMD> reset_path_group -name reg2out_tmp.2252
[07/15 11:12:52     83s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 11:12:52     83s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[07/15 11:12:52     83s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[07/15 11:12:52     83s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[07/15 11:12:52     83s] <CMD> get_ccopt_clock_trees *
[07/15 11:12:52     83s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[07/15 11:12:52     83s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[07/15 11:12:52     83s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[07/15 11:12:52     83s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[07/15 11:12:52     83s] <CMD> getPlaceMode -quiet -timingEffort
[07/15 11:12:52     83s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 11:12:52     83s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[07/15 11:12:52     83s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 11:12:52     83s] **INFO: Enable pre-place timing setting for timing analysis
[07/15 11:12:52     83s] Set Using Default Delay Limit as 101.
[07/15 11:12:52     83s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 11:12:52     83s] <CMD> set delaycal_use_default_delay_limit 101
[07/15 11:12:52     83s] Set Default Net Delay as 0 ps.
[07/15 11:12:52     83s] <CMD> set delaycal_default_net_delay 0
[07/15 11:12:52     83s] Set Default Net Load as 0 pF. 
[07/15 11:12:52     83s] <CMD> set delaycal_default_net_load 0
[07/15 11:12:52     83s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 11:12:52     83s] <CMD> getAnalysisMode -clkSrcPath -quiet
[07/15 11:12:52     83s] <CMD> getAnalysisMode -clockPropagation -quiet
[07/15 11:12:52     83s] <CMD> getAnalysisMode -checkType -quiet
[07/15 11:12:52     83s] <CMD> buildTimingGraph
[07/15 11:12:52     83s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 11:12:52     83s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 11:12:52     83s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[07/15 11:12:52     83s] **INFO: Analyzing IO path groups for slack adjustment
[07/15 11:12:52     83s] <CMD> get_global timing_enable_path_group_priority
[07/15 11:12:52     83s] <CMD> get_global timing_constraint_enable_group_path_resetting
[07/15 11:12:52     83s] <CMD> set_global timing_enable_path_group_priority false
[07/15 11:12:52     83s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[07/15 11:12:52     83s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 11:12:52     83s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 11:12:52     83s] <CMD> group_path -name in2reg_tmp.2252 -from {0x244 0x247} -to 0x248 -ignore_source_of_trigger_arc
[07/15 11:12:52     83s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 11:12:52     83s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 11:12:52     83s] <CMD> group_path -name in2out_tmp.2252 -from {0x24f 0x252} -to 0x253 -ignore_source_of_trigger_arc
[07/15 11:12:52     83s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 11:12:52     83s] <CMD> group_path -name reg2reg_tmp.2252 -from 0x259 -to 0x25e
[07/15 11:12:52     83s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 11:12:52     83s] <CMD> group_path -name reg2out_tmp.2252 -from 0x269 -to 0x26e
[07/15 11:12:52     83s] <CMD> setPathGroupOptions reg2reg_tmp.2252 -effortLevel high
[07/15 11:12:52     83s] Effort level <high> specified for reg2reg_tmp.2252 path_group
[07/15 11:12:52     84s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 11:12:52     84s] #################################################################################
[07/15 11:12:52     84s] # Design Stage: PreRoute
[07/15 11:12:52     84s] # Design Name: aska_dig
[07/15 11:12:52     84s] # Design Mode: 180nm
[07/15 11:12:52     84s] # Analysis Mode: MMMC Non-OCV 
[07/15 11:12:52     84s] # Parasitics Mode: No SPEF/RCDB 
[07/15 11:12:52     84s] # Signoff Settings: SI Off 
[07/15 11:12:52     84s] #################################################################################
[07/15 11:12:52     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 2442.3M, InitMEM = 2442.3M)
[07/15 11:12:52     84s] Calculate delays in BcWc mode...
[07/15 11:12:52     84s] Start delay calculation (fullDC) (4 T). (MEM=2442.32)
[07/15 11:12:52     84s] End AAE Lib Interpolated Model. (MEM=2453.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 11:12:52     84s] Total number of fetched objects 1144
[07/15 11:12:52     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 11:12:52     84s] End delay calculation. (MEM=2582.46 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 11:12:52     84s] End delay calculation (fullDC). (MEM=2582.46 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 11:12:52     84s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2582.5M) ***
[07/15 11:12:52     84s] <CMD> reset_path_group -name in2reg_tmp.2252
[07/15 11:12:52     84s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 11:12:52     84s] <CMD> reset_path_group -name in2out_tmp.2252
[07/15 11:12:52     84s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 11:12:52     84s] **INFO: Disable pre-place timing setting for timing analysis
[07/15 11:12:52     84s] <CMD> setDelayCalMode -ignoreNetLoad false
[07/15 11:12:52     84s] Set Using Default Delay Limit as 1000.
[07/15 11:12:52     84s] <CMD> set delaycal_use_default_delay_limit 1000
[07/15 11:12:52     84s] Set Default Net Delay as 1000 ps.
[07/15 11:12:52     84s] <CMD> set delaycal_default_net_delay 1000ps
[07/15 11:12:52     84s] Set Default Net Load as 0.5 pF. 
[07/15 11:12:52     84s] <CMD> set delaycal_default_net_load 0.5pf
[07/15 11:12:52     84s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 11:12:52     84s] <CMD> all_setup_analysis_views
[07/15 11:12:52     84s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[07/15 11:12:52     84s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 11:12:52     84s] <CMD> setPlaceMode -reset -improveWithPsp
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[07/15 11:12:52     84s] <CMD> getPlaceMode -congRepair -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -fp -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[07/15 11:12:52     84s] <CMD> getPlaceMode -user -congRepairMaxIter
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[07/15 11:12:52     84s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[07/15 11:12:52     84s] <CMD> setPlaceMode -congRepairMaxIter 1
[07/15 11:12:52     84s] <CMD> getPlaceMode -quickCTS -quiet
[07/15 11:12:52     84s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[07/15 11:12:52     84s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[07/15 11:12:52     84s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[07/15 11:12:52     84s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 11:12:52     84s] <CMD> congRepair
[07/15 11:12:52     84s] Info: Disable timing driven in postCTS congRepair.
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s] Starting congRepair ...
[07/15 11:12:52     84s] User Input Parameters:
[07/15 11:12:52     84s] - Congestion Driven    : On
[07/15 11:12:52     84s] - Timing Driven        : Off
[07/15 11:12:52     84s] - Area-Violation Based : On
[07/15 11:12:52     84s] - Start Rollback Level : -5
[07/15 11:12:52     84s] - Legalized            : On
[07/15 11:12:52     84s] - Window Based         : Off
[07/15 11:12:52     84s] - eDen incr mode       : Off
[07/15 11:12:52     84s] - Small incr mode      : Off
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2572.9M, EPOCH TIME: 1721056372.720260
[07/15 11:12:52     84s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:2572.9M, EPOCH TIME: 1721056372.723696
[07/15 11:12:52     84s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2572.9M, EPOCH TIME: 1721056372.723765
[07/15 11:12:52     84s] Starting Early Global Route congestion estimation: mem = 2572.9M
[07/15 11:12:52     84s] (I)      ============================ Layers =============================
[07/15 11:12:52     84s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 11:12:52     84s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 11:12:52     84s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 11:12:52     84s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 11:12:52     84s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 11:12:52     84s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 11:12:52     84s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 11:12:52     84s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 11:12:52     84s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 11:12:52     84s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 11:12:52     84s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 11:12:52     84s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 11:12:52     84s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 11:12:52     84s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 11:12:52     84s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 11:12:52     84s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 11:12:52     84s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 11:12:52     84s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 11:12:52     84s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 11:12:52     84s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 11:12:52     84s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 11:12:52     84s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 11:12:52     84s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 11:12:52     84s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 11:12:52     84s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 11:12:52     84s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 11:12:52     84s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 11:12:52     84s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 11:12:52     84s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 11:12:52     84s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 11:12:52     84s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 11:12:52     84s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 11:12:52     84s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 11:12:52     84s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 11:12:52     84s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 11:12:52     84s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 11:12:52     84s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 11:12:52     84s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 11:12:52     84s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 11:12:52     84s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 11:12:52     84s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 11:12:52     84s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 11:12:52     84s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 11:12:52     84s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 11:12:52     84s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 11:12:52     84s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 11:12:52     84s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 11:12:52     84s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 11:12:52     84s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 11:12:52     84s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 11:12:52     84s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 11:12:52     84s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 11:12:52     84s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 11:12:52     84s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 11:12:52     84s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 11:12:52     84s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 11:12:52     84s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 11:12:52     84s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 11:12:52     84s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 11:12:52     84s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 11:12:52     84s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 11:12:52     84s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 11:12:52     84s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 11:12:52     84s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 11:12:52     84s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 11:12:52     84s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 11:12:52     84s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 11:12:52     84s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 11:12:52     84s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 11:12:52     84s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 11:12:52     84s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 11:12:52     84s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 11:12:52     84s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 11:12:52     84s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 11:12:52     84s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 11:12:52     84s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 11:12:52     84s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 11:12:52     84s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 11:12:52     84s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 11:12:52     84s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 11:12:52     84s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 11:12:52     84s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 11:12:52     84s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 11:12:52     84s] (I)      Started Import and model ( Curr Mem: 2572.94 MB )
[07/15 11:12:52     84s] (I)      Default pattern map key = aska_dig_default.
[07/15 11:12:52     84s] (I)      == Non-default Options ==
[07/15 11:12:52     84s] (I)      Maximum routing layer                              : 4
[07/15 11:12:52     84s] (I)      Number of threads                                  : 4
[07/15 11:12:52     84s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 11:12:52     84s] (I)      Method to set GCell size                           : row
[07/15 11:12:52     84s] (I)      Counted 511 PG shapes. We will not process PG shapes layer by layer.
[07/15 11:12:52     84s] (I)      Use row-based GCell size
[07/15 11:12:52     84s] (I)      Use row-based GCell align
[07/15 11:12:52     84s] (I)      layer 0 area = 202000
[07/15 11:12:52     84s] (I)      layer 1 area = 202000
[07/15 11:12:52     84s] (I)      layer 2 area = 202000
[07/15 11:12:52     84s] (I)      layer 3 area = 202000
[07/15 11:12:52     84s] (I)      GCell unit size   : 4480
[07/15 11:12:52     84s] (I)      GCell multiplier  : 1
[07/15 11:12:52     84s] (I)      GCell row height  : 4480
[07/15 11:12:52     84s] (I)      Actual row height : 4480
[07/15 11:12:52     84s] (I)      GCell align ref   : 20160 20160
[07/15 11:12:52     84s] [NR-eGR] Track table information for default rule: 
[07/15 11:12:52     84s] [NR-eGR] MET1 has single uniform track structure
[07/15 11:12:52     84s] [NR-eGR] MET2 has single uniform track structure
[07/15 11:12:52     84s] [NR-eGR] MET3 has single uniform track structure
[07/15 11:12:52     84s] [NR-eGR] MET4 has single uniform track structure
[07/15 11:12:52     84s] [NR-eGR] METTP has single uniform track structure
[07/15 11:12:52     84s] [NR-eGR] METTPL has single uniform track structure
[07/15 11:12:52     84s] (I)      ================= Default via ==================
[07/15 11:12:52     84s] (I)      +---+--------------------+---------------------+
[07/15 11:12:52     84s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 11:12:52     84s] (I)      +---+--------------------+---------------------+
[07/15 11:12:52     84s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 11:12:52     84s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 11:12:52     84s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 11:12:52     84s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 11:12:52     84s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 11:12:52     84s] (I)      +---+--------------------+---------------------+
[07/15 11:12:52     84s] [NR-eGR] Read 300 PG shapes
[07/15 11:12:52     84s] [NR-eGR] Read 0 clock shapes
[07/15 11:12:52     84s] [NR-eGR] Read 0 other shapes
[07/15 11:12:52     84s] [NR-eGR] #Routing Blockages  : 0
[07/15 11:12:52     84s] [NR-eGR] #Instance Blockages : 0
[07/15 11:12:52     84s] [NR-eGR] #PG Blockages       : 300
[07/15 11:12:52     84s] [NR-eGR] #Halo Blockages     : 0
[07/15 11:12:52     84s] [NR-eGR] #Boundary Blockages : 0
[07/15 11:12:52     84s] [NR-eGR] #Clock Blockages    : 0
[07/15 11:12:52     84s] [NR-eGR] #Other Blockages    : 0
[07/15 11:12:52     84s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 11:12:52     84s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 11:12:52     84s] [NR-eGR] Read 1144 nets ( ignored 0 )
[07/15 11:12:52     84s] (I)      early_global_route_priority property id does not exist.
[07/15 11:12:52     84s] (I)      Read Num Blocks=300  Num Prerouted Wires=0  Num CS=0
[07/15 11:12:52     84s] (I)      Layer 1 (V) : #blockages 300 : #preroutes 0
[07/15 11:12:52     84s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 11:12:52     84s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 11:12:52     84s] (I)      Number of ignored nets                =      0
[07/15 11:12:52     84s] (I)      Number of connected nets              =      0
[07/15 11:12:52     84s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 11:12:52     84s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 11:12:52     84s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 11:12:52     84s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 11:12:52     84s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 11:12:52     84s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 11:12:52     84s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 11:12:52     84s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 11:12:52     84s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 11:12:52     84s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 11:12:52     84s] (I)      Ndr track 0 does not exist
[07/15 11:12:52     84s] (I)      ---------------------Grid Graph Info--------------------
[07/15 11:12:52     84s] (I)      Routing area        : (0, 0) - (357280, 344960)
[07/15 11:12:52     84s] (I)      Core area           : (20160, 20160) - (337120, 324800)
[07/15 11:12:52     84s] (I)      Site width          :   560  (dbu)
[07/15 11:12:52     84s] (I)      Row height          :  4480  (dbu)
[07/15 11:12:52     84s] (I)      GCell row height    :  4480  (dbu)
[07/15 11:12:52     84s] (I)      GCell width         :  4480  (dbu)
[07/15 11:12:52     84s] (I)      GCell height        :  4480  (dbu)
[07/15 11:12:52     84s] (I)      Grid                :    80    77     4
[07/15 11:12:52     84s] (I)      Layer numbers       :     1     2     3     4
[07/15 11:12:52     84s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 11:12:52     84s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 11:12:52     84s] (I)      Default wire width  :   230   280   280   280
[07/15 11:12:52     84s] (I)      Default wire space  :   230   280   280   280
[07/15 11:12:52     84s] (I)      Default wire pitch  :   460   560   560   560
[07/15 11:12:52     84s] (I)      Default pitch size  :   460   560   560   560
[07/15 11:12:52     84s] (I)      First track coord   :   280   280   280   280
[07/15 11:12:52     84s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 11:12:52     84s] (I)      Total num of tracks :   616   638   616   638
[07/15 11:12:52     84s] (I)      Num of masks        :     1     1     1     1
[07/15 11:12:52     84s] (I)      Num of trim masks   :     0     0     0     0
[07/15 11:12:52     84s] (I)      --------------------------------------------------------
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s] [NR-eGR] ============ Routing rule table ============
[07/15 11:12:52     84s] [NR-eGR] Rule id: 0  Nets: 1144
[07/15 11:12:52     84s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 11:12:52     84s] (I)                    Layer    2    3    4 
[07/15 11:12:52     84s] (I)                    Pitch  560  560  560 
[07/15 11:12:52     84s] (I)             #Used tracks    1    1    1 
[07/15 11:12:52     84s] (I)       #Fully used tracks    1    1    1 
[07/15 11:12:52     84s] [NR-eGR] ========================================
[07/15 11:12:52     84s] [NR-eGR] 
[07/15 11:12:52     84s] (I)      =============== Blocked Tracks ===============
[07/15 11:12:52     84s] (I)      +-------+---------+----------+---------------+
[07/15 11:12:52     84s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 11:12:52     84s] (I)      +-------+---------+----------+---------------+
[07/15 11:12:52     84s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 11:12:52     84s] (I)      |     2 |   49126 |     9368 |        19.07% |
[07/15 11:12:52     84s] (I)      |     3 |   49280 |        0 |         0.00% |
[07/15 11:12:52     84s] (I)      |     4 |   49126 |        0 |         0.00% |
[07/15 11:12:52     84s] (I)      +-------+---------+----------+---------------+
[07/15 11:12:52     84s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2572.94 MB )
[07/15 11:12:52     84s] (I)      Reset routing kernel
[07/15 11:12:52     84s] (I)      Started Global Routing ( Curr Mem: 2572.94 MB )
[07/15 11:12:52     84s] (I)      totalPins=4619  totalGlobalPin=4576 (99.07%)
[07/15 11:12:52     84s] (I)      total 2D Cap : 138253 = (49280 H, 88973 V)
[07/15 11:12:52     84s] [NR-eGR] Layer group 1: route 1144 net(s) in layer range [2, 4]
[07/15 11:12:52     84s] (I)      
[07/15 11:12:52     84s] (I)      ============  Phase 1a Route ============
[07/15 11:12:52     84s] (I)      Usage: 10793 = (5177 H, 5616 V) = (10.51% H, 6.31% V) = (2.319e+04um H, 2.516e+04um V)
[07/15 11:12:52     84s] (I)      
[07/15 11:12:52     84s] (I)      ============  Phase 1b Route ============
[07/15 11:12:52     84s] (I)      Usage: 10793 = (5177 H, 5616 V) = (10.51% H, 6.31% V) = (2.319e+04um H, 2.516e+04um V)
[07/15 11:12:52     84s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.835264e+04um
[07/15 11:12:52     84s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 11:12:52     84s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 11:12:52     84s] (I)      
[07/15 11:12:52     84s] (I)      ============  Phase 1c Route ============
[07/15 11:12:52     84s] (I)      Usage: 10793 = (5177 H, 5616 V) = (10.51% H, 6.31% V) = (2.319e+04um H, 2.516e+04um V)
[07/15 11:12:52     84s] (I)      
[07/15 11:12:52     84s] (I)      ============  Phase 1d Route ============
[07/15 11:12:52     84s] (I)      Usage: 10793 = (5177 H, 5616 V) = (10.51% H, 6.31% V) = (2.319e+04um H, 2.516e+04um V)
[07/15 11:12:52     84s] (I)      
[07/15 11:12:52     84s] (I)      ============  Phase 1e Route ============
[07/15 11:12:52     84s] (I)      Usage: 10793 = (5177 H, 5616 V) = (10.51% H, 6.31% V) = (2.319e+04um H, 2.516e+04um V)
[07/15 11:12:52     84s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.835264e+04um
[07/15 11:12:52     84s] (I)      
[07/15 11:12:52     84s] (I)      ============  Phase 1l Route ============
[07/15 11:12:52     84s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 11:12:52     84s] (I)      Layer  2:      39244      6330         6        6464       42176    (13.29%) 
[07/15 11:12:52     84s] (I)      Layer  3:      48664      5278         0           0       48664    ( 0.00%) 
[07/15 11:12:52     84s] (I)      Layer  4:      48488      1085         3           0       48640    ( 0.00%) 
[07/15 11:12:52     84s] (I)      Total:        136396     12693         9        6464      139480    ( 4.43%) 
[07/15 11:12:52     84s] (I)      
[07/15 11:12:52     84s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 11:12:52     84s] [NR-eGR]                        OverCon            
[07/15 11:12:52     84s] [NR-eGR]                         #Gcell     %Gcell
[07/15 11:12:52     84s] [NR-eGR]        Layer               (1)    OverCon
[07/15 11:12:52     84s] [NR-eGR] ----------------------------------------------
[07/15 11:12:52     84s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 11:12:52     84s] [NR-eGR]    MET2 ( 2)         6( 0.11%)   ( 0.11%) 
[07/15 11:12:52     84s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 11:12:52     84s] [NR-eGR]    MET4 ( 4)         3( 0.05%)   ( 0.05%) 
[07/15 11:12:52     84s] [NR-eGR] ----------------------------------------------
[07/15 11:12:52     84s] [NR-eGR]        Total         9( 0.05%)   ( 0.05%) 
[07/15 11:12:52     84s] [NR-eGR] 
[07/15 11:12:52     84s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2604.96 MB )
[07/15 11:12:52     84s] (I)      total 2D Cap : 138268 = (49280 H, 88988 V)
[07/15 11:12:52     84s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 11:12:52     84s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2605.0M
[07/15 11:12:52     84s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.035, MEM:2605.0M, EPOCH TIME: 1721056372.758353
[07/15 11:12:52     84s] OPERPROF: Starting HotSpotCal at level 1, MEM:2605.0M, EPOCH TIME: 1721056372.758427
[07/15 11:12:52     84s] [hotspot] +------------+---------------+---------------+
[07/15 11:12:52     84s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 11:12:52     84s] [hotspot] +------------+---------------+---------------+
[07/15 11:12:52     84s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 11:12:52     84s] [hotspot] +------------+---------------+---------------+
[07/15 11:12:52     84s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 11:12:52     84s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 11:12:52     84s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2604.9M, EPOCH TIME: 1721056372.760447
[07/15 11:12:52     84s] Skipped repairing congestion.
[07/15 11:12:52     84s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2604.9M, EPOCH TIME: 1721056372.760554
[07/15 11:12:52     84s] Starting Early Global Route wiring: mem = 2604.9M
[07/15 11:12:52     84s] (I)      ============= Track Assignment ============
[07/15 11:12:52     84s] (I)      Started Track Assignment (4T) ( Curr Mem: 2604.95 MB )
[07/15 11:12:52     84s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 11:12:52     84s] (I)      Run Multi-thread track assignment
[07/15 11:12:52     84s] (I)      Finished Track Assignment (4T) ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2604.95 MB )
[07/15 11:12:52     84s] (I)      Started Export ( Curr Mem: 2604.95 MB )
[07/15 11:12:52     84s] [NR-eGR]                 Length (um)   Vias 
[07/15 11:12:52     84s] [NR-eGR] -----------------------------------
[07/15 11:12:52     84s] [NR-eGR]  MET1    (1H)             0   4539 
[07/15 11:12:52     84s] [NR-eGR]  MET2    (2V)         21836   6496 
[07/15 11:12:52     84s] [NR-eGR]  MET3    (3H)         23858    381 
[07/15 11:12:52     84s] [NR-eGR]  MET4    (4V)          4907      0 
[07/15 11:12:52     84s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 11:12:52     84s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 11:12:52     84s] [NR-eGR] -----------------------------------
[07/15 11:12:52     84s] [NR-eGR]          Total        50601  11416 
[07/15 11:12:52     84s] [NR-eGR] --------------------------------------------------------------------------
[07/15 11:12:52     84s] [NR-eGR] Total half perimeter of net bounding box: 39045um
[07/15 11:12:52     84s] [NR-eGR] Total length: 50601um, number of vias: 11416
[07/15 11:12:52     84s] [NR-eGR] --------------------------------------------------------------------------
[07/15 11:12:52     84s] [NR-eGR] Total eGR-routed clock nets wire length: 3866um, number of vias: 962
[07/15 11:12:52     84s] [NR-eGR] --------------------------------------------------------------------------
[07/15 11:12:52     84s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2604.95 MB )
[07/15 11:12:52     84s] Early Global Route wiring runtime: 0.01 seconds, mem = 2416.0M
[07/15 11:12:52     84s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.013, MEM:2416.0M, EPOCH TIME: 1721056372.773355
[07/15 11:12:52     84s] Tdgp not successfully inited but do clear! skip clearing
[07/15 11:12:52     84s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[07/15 11:12:52     84s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 11:12:52     84s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 11:12:52     84s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 11:12:52     84s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[07/15 11:12:52     84s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[07/15 11:12:52     84s] <CMD> setPlaceMode -reset -congRepairMaxIter
[07/15 11:12:52     84s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 11:12:52     84s] <CMD> all_setup_analysis_views
[07/15 11:12:52     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 11:12:52     84s] <CMD> reset_path_group -name reg2reg_tmp.2252
[07/15 11:12:52     84s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 11:12:52     84s] <CMD> reset_path_group -name reg2out_tmp.2252
[07/15 11:12:52     84s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 11:12:52     84s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[07/15 11:12:52     84s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[07/15 11:12:52     84s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -timingEffort
[07/15 11:12:52     84s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[07/15 11:12:52     84s] *** Finishing placeDesign default flow ***
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[07/15 11:12:52     84s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.94% flops. Placement and timing QoR can be severely impacted in this case!
[07/15 11:12:52     84s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[07/15 11:12:52     84s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[07/15 11:12:52     84s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 4, mem = 2416.0M **
[07/15 11:12:52     84s] <CMD> getPlaceMode -trimView -quiet
[07/15 11:12:52     84s] <CMD> getOptMode -quiet -viewOptPolishing
[07/15 11:12:52     84s] <CMD> getOptMode -quiet -fastViewOpt
[07/15 11:12:52     84s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[07/15 11:12:52     84s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[07/15 11:12:52     84s] Tdgp not successfully inited but do clear! skip clearing
[07/15 11:12:52     84s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[07/15 11:12:52     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 11:12:52     84s] <CMD> setExtractRCMode -engine preRoute
[07/15 11:12:52     84s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[07/15 11:12:52     84s] <CMD> setPlaceMode -reset -ignoreScan
[07/15 11:12:52     84s] <CMD> setPlaceMode -reset -repairPlace
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[07/15 11:12:52     84s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[07/15 11:12:52     84s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[07/15 11:12:52     84s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[07/15 11:12:52     84s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -clusterMode
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[07/15 11:12:52     84s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 11:12:52     84s] <CMD> setPlaceMode -reset -expHiddenFastMode
[07/15 11:12:52     84s] <CMD> getPlaceMode -tcg2Pass -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 11:12:52     84s] <CMD> getPlaceMode -fp -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -fastfp -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -doRPlace -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[07/15 11:12:52     84s] <CMD> getPlaceMode -quickCTS -quiet
[07/15 11:12:52     84s] <CMD> set spgFlowInInitialPlace 0
[07/15 11:12:52     84s] <CMD> getPlaceMode -user -maxRouteLayer
[07/15 11:12:52     84s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[07/15 11:12:52     84s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[07/15 11:12:52     84s] <CMD> getDesignMode -quiet -flowEffort
[07/15 11:12:52     84s] <CMD> report_message -end_cmd
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s] *** Summary of all messages that are not suppressed in this session:
[07/15 11:12:52     84s] Severity  ID               Count  Summary                                  
[07/15 11:12:52     84s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/15 11:12:52     84s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 11:12:52     84s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[07/15 11:12:52     84s] *** Message Summary: 3 warning(s), 2 error(s)
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s] <CMD> um::create_snapshot -name final -auto min
[07/15 11:12:52     84s] <CMD> um::pop_snapshot_stack
[07/15 11:12:52     84s] <CMD> um::create_snapshot -name place_design
[07/15 11:12:52     84s] *** placeDesign #1 [finish] : cpu/real = 0:00:04.3/0:00:04.5 (1.0), totSession cpu/real = 0:01:24.4/0:30:41.0 (0.0), mem = 2416.0M
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s] =============================================================================================
[07/15 11:12:52     84s]  Final TAT Report : placeDesign #1                                              21.18-s099_1
[07/15 11:12:52     84s] =============================================================================================
[07/15 11:12:52     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 11:12:52     84s] ---------------------------------------------------------------------------------------------
[07/15 11:12:52     84s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 11:12:52     84s] [ TimingUpdate           ]     10   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.3    1.5
[07/15 11:12:52     84s] [ FullDelayCalc          ]      5   0:00:00.5  (  10.3 % )     0:00:00.5 /  0:00:00.6    1.3
[07/15 11:12:52     84s] [ MISC                   ]          0:00:03.9  (  85.7 % )     0:00:03.9 /  0:00:03.5    0.9
[07/15 11:12:52     84s] ---------------------------------------------------------------------------------------------
[07/15 11:12:52     84s]  placeDesign #1 TOTAL               0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.3    1.0
[07/15 11:12:52     84s] ---------------------------------------------------------------------------------------------
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 11:12:52     84s] <CMD> checkPlace output/TM_select_3.checkPlace
[07/15 11:12:52     84s] OPERPROF: Starting checkPlace at level 1, MEM:2416.0M, EPOCH TIME: 1721056372.804683
[07/15 11:12:52     84s] Processing tracks to init pin-track alignment.
[07/15 11:12:52     84s] z: 2, totalTracks: 1
[07/15 11:12:52     84s] z: 4, totalTracks: 1
[07/15 11:12:52     84s] z: 6, totalTracks: 1
[07/15 11:12:52     84s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 11:12:52     84s] All LLGs are deleted
[07/15 11:12:52     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2416.0M, EPOCH TIME: 1721056372.806147
[07/15 11:12:52     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2416.0M, EPOCH TIME: 1721056372.806231
[07/15 11:12:52     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2416.0M, EPOCH TIME: 1721056372.806299
[07/15 11:12:52     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2416.0M, EPOCH TIME: 1721056372.806486
[07/15 11:12:52     84s] Max number of tech site patterns supported in site array is 256.
[07/15 11:12:52     84s] Core basic site is core_ji3v
[07/15 11:12:52     84s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2416.0M, EPOCH TIME: 1721056372.814360
[07/15 11:12:52     84s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 11:12:52     84s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 11:12:52     84s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2416.0M, EPOCH TIME: 1721056372.815195
[07/15 11:12:52     84s] SiteArray: non-trimmed site array dimensions = 68 x 566
[07/15 11:12:52     84s] SiteArray: use 262,144 bytes
[07/15 11:12:52     84s] SiteArray: current memory after site array memory allocation 2416.0M
[07/15 11:12:52     84s] SiteArray: FP blocked sites are writable
[07/15 11:12:52     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 11:12:52     84s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2416.0M, EPOCH TIME: 1721056372.815735
[07/15 11:12:52     84s] Process 349 wires and vias for routing blockage analysis
[07/15 11:12:52     84s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2416.0M, EPOCH TIME: 1721056372.818248
[07/15 11:12:52     84s] SiteArray: number of non floorplan blocked sites for llg default is 38488
[07/15 11:12:52     84s] Atter site array init, number of instance map data is 0.
[07/15 11:12:52     84s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:2416.0M, EPOCH TIME: 1721056372.818531
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:12:52     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2416.0M, EPOCH TIME: 1721056372.818702
[07/15 11:12:52     84s] ** NOTE: Created directory path 'output' for file 'output/TM_select_3.checkPlace'.
[07/15 11:12:52     84s] Begin checking placement ... (start mem=2416.0M, init mem=2416.0M)
[07/15 11:12:52     84s] Begin checking exclusive groups violation ...
[07/15 11:12:52     84s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 11:12:52     84s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s] Running CheckPlace using 4 threads!...
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s] ...checkPlace MT is done!
[07/15 11:12:52     84s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f30307a6be0.
[07/15 11:12:52     84s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[07/15 11:12:52     84s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2383.9M, EPOCH TIME: 1721056372.844373
[07/15 11:12:52     84s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2383.9M, EPOCH TIME: 1721056372.844806
[07/15 11:12:52     84s] *info: Placed = 1106          
[07/15 11:12:52     84s] *info: Unplaced = 0           
[07/15 11:12:52     84s] Placement Density:49.41%(47707/96559)
[07/15 11:12:52     84s] Placement Density (including fixed std cells):49.41%(47707/96559)
[07/15 11:12:52     84s] All LLGs are deleted
[07/15 11:12:52     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1106).
[07/15 11:12:52     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2383.9M, EPOCH TIME: 1721056372.845423
[07/15 11:12:52     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2383.9M, EPOCH TIME: 1721056372.845512
[07/15 11:12:52     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2383.9M)
[07/15 11:12:52     84s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.042, MEM:2383.9M, EPOCH TIME: 1721056372.846193
[07/15 11:12:52     84s] <CMD> setDrawView place
[07/15 11:12:52     84s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 11:12:52     84s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix TM_select_3_preCTS -outDir timingReports
[07/15 11:12:52     84s] #optDebug: fT-S <1 1 0 0 0>
[07/15 11:12:52     84s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:24.4/0:30:41.0 (0.0), mem = 2383.9M
[07/15 11:12:52     84s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2383.9M, EPOCH TIME: 1721056372.854918
[07/15 11:12:52     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] All LLGs are deleted
[07/15 11:12:52     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2383.9M, EPOCH TIME: 1721056372.854994
[07/15 11:12:52     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2383.9M, EPOCH TIME: 1721056372.855040
[07/15 11:12:52     84s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2383.9M, EPOCH TIME: 1721056372.855094
[07/15 11:12:52     84s] Start to check current routing status for nets...
[07/15 11:12:52     84s] All nets are already routed correctly.
[07/15 11:12:52     84s] End to check current routing status for nets (mem=2383.9M)
[07/15 11:12:52     84s] Extraction called for design 'aska_dig' of instances=1106 and nets=1171 using extraction engine 'preRoute' .
[07/15 11:12:52     84s] PreRoute RC Extraction called for design aska_dig.
[07/15 11:12:52     84s] RC Extraction called in multi-corner(2) mode.
[07/15 11:12:52     84s] RCMode: PreRoute
[07/15 11:12:52     84s]       RC Corner Indexes            0       1   
[07/15 11:12:52     84s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 11:12:52     84s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 11:12:52     84s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 11:12:52     84s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 11:12:52     84s] Shrink Factor                : 1.00000
[07/15 11:12:52     84s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 11:12:52     84s] Using capacitance table file ...
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s] Trim Metal Layers:
[07/15 11:12:52     84s] LayerId::1 widthSet size::4
[07/15 11:12:52     84s] LayerId::2 widthSet size::4
[07/15 11:12:52     84s] LayerId::3 widthSet size::4
[07/15 11:12:52     84s] LayerId::4 widthSet size::4
[07/15 11:12:52     84s] LayerId::5 widthSet size::4
[07/15 11:12:52     84s] LayerId::6 widthSet size::2
[07/15 11:12:52     84s] Updating RC grid for preRoute extraction ...
[07/15 11:12:52     84s] eee: pegSigSF::1.070000
[07/15 11:12:52     84s] Initializing multi-corner capacitance tables ... 
[07/15 11:12:52     84s] Initializing multi-corner resistance tables ...
[07/15 11:12:52     84s] eee: l::1 avDens::0.112545 usedTrk::576.232812 availTrk::5120.000000 sigTrk::576.232812
[07/15 11:12:52     84s] eee: l::2 avDens::0.115069 usedTrk::552.333368 availTrk::4800.000000 sigTrk::552.333368
[07/15 11:12:52     84s] eee: l::3 avDens::0.122383 usedTrk::538.485111 availTrk::4400.000000 sigTrk::538.485111
[07/15 11:12:52     84s] eee: l::4 avDens::0.030244 usedTrk::111.296096 availTrk::3680.000000 sigTrk::111.296096
[07/15 11:12:52     84s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 11:12:52     84s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 11:12:52     84s] {RT max_rc 0 4 4 0}
[07/15 11:12:52     84s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.231640 uaWl=1.000000 uaWlH=0.096968 aWlH=0.000000 lMod=0 pMax=0.833100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 11:12:52     84s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2391.945M)
[07/15 11:12:52     84s] Effort level <high> specified for reg2reg path_group
[07/15 11:12:52     84s] All LLGs are deleted
[07/15 11:12:52     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2443.7M, EPOCH TIME: 1721056372.931880
[07/15 11:12:52     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2443.7M, EPOCH TIME: 1721056372.931970
[07/15 11:12:52     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2443.7M, EPOCH TIME: 1721056372.932161
[07/15 11:12:52     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2443.7M, EPOCH TIME: 1721056372.932329
[07/15 11:12:52     84s] Max number of tech site patterns supported in site array is 256.
[07/15 11:12:52     84s] Core basic site is core_ji3v
[07/15 11:12:52     84s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2443.7M, EPOCH TIME: 1721056372.940367
[07/15 11:12:52     84s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 11:12:52     84s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 11:12:52     84s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2467.7M, EPOCH TIME: 1721056372.941454
[07/15 11:12:52     84s] SiteArray: non-trimmed site array dimensions = 68 x 566
[07/15 11:12:52     84s] SiteArray: use 262,144 bytes
[07/15 11:12:52     84s] SiteArray: current memory after site array memory allocation 2467.7M
[07/15 11:12:52     84s] SiteArray: FP blocked sites are writable
[07/15 11:12:52     84s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2467.7M, EPOCH TIME: 1721056372.942005
[07/15 11:12:52     84s] Process 349 wires and vias for routing blockage analysis
[07/15 11:12:52     84s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:2467.7M, EPOCH TIME: 1721056372.944085
[07/15 11:12:52     84s] SiteArray: number of non floorplan blocked sites for llg default is 38488
[07/15 11:12:52     84s] Atter site array init, number of instance map data is 0.
[07/15 11:12:52     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:2467.7M, EPOCH TIME: 1721056372.944364
[07/15 11:12:52     84s] 
[07/15 11:12:52     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:12:52     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:2467.7M, EPOCH TIME: 1721056372.944673
[07/15 11:12:52     84s] All LLGs are deleted
[07/15 11:12:52     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:52     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2467.7M, EPOCH TIME: 1721056372.945103
[07/15 11:12:52     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2467.7M, EPOCH TIME: 1721056372.945163
[07/15 11:12:52     84s] Starting delay calculation for Setup views
[07/15 11:12:53     84s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 11:12:53     84s] #################################################################################
[07/15 11:12:53     84s] # Design Stage: PreRoute
[07/15 11:12:53     84s] # Design Name: aska_dig
[07/15 11:12:53     84s] # Design Mode: 180nm
[07/15 11:12:53     84s] # Analysis Mode: MMMC Non-OCV 
[07/15 11:12:53     84s] # Parasitics Mode: No SPEF/RCDB 
[07/15 11:12:53     84s] # Signoff Settings: SI Off 
[07/15 11:12:53     84s] #################################################################################
[07/15 11:12:53     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 2465.7M, InitMEM = 2465.7M)
[07/15 11:12:53     84s] Calculate delays in BcWc mode...
[07/15 11:12:53     84s] Start delay calculation (fullDC) (4 T). (MEM=2465.69)
[07/15 11:12:53     84s] End AAE Lib Interpolated Model. (MEM=2477.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 11:12:53     84s] Total number of fetched objects 1144
[07/15 11:12:53     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 11:12:53     84s] End delay calculation. (MEM=2655.05 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 11:12:53     84s] End delay calculation (fullDC). (MEM=2655.05 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 11:12:53     84s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2655.0M) ***
[07/15 11:12:53     84s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:25 mem=2689.1M)
[07/15 11:12:53     84s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|-106.511 |  7.171  |-106.511 |
|           TNS (ns):|-38258.7 |  0.000  |-38258.7 |
|    Violating Paths:|   433   |    0    |   433   |
|          All Paths:|   780   |   299   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     35 (35)      |   -5.510   |     35 (35)      |
|   max_tran     |     35 (555)     |  -102.624  |     35 (555)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 11:12:53     84s] All LLGs are deleted
[07/15 11:12:53     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2503.8M, EPOCH TIME: 1721056373.969399
[07/15 11:12:53     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2503.8M, EPOCH TIME: 1721056373.969505
[07/15 11:12:53     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2503.8M, EPOCH TIME: 1721056373.969694
[07/15 11:12:53     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2503.8M, EPOCH TIME: 1721056373.969866
[07/15 11:12:53     84s] Max number of tech site patterns supported in site array is 256.
[07/15 11:12:53     84s] Core basic site is core_ji3v
[07/15 11:12:53     84s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2503.8M, EPOCH TIME: 1721056373.977999
[07/15 11:12:53     84s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 11:12:53     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 11:12:53     84s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2503.8M, EPOCH TIME: 1721056373.979095
[07/15 11:12:53     84s] Fast DP-INIT is on for default
[07/15 11:12:53     84s] Atter site array init, number of instance map data is 0.
[07/15 11:12:53     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2503.8M, EPOCH TIME: 1721056373.979621
[07/15 11:12:53     84s] 
[07/15 11:12:53     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:12:53     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2503.8M, EPOCH TIME: 1721056373.979955
[07/15 11:12:53     84s] All LLGs are deleted
[07/15 11:12:53     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2503.8M, EPOCH TIME: 1721056373.980379
[07/15 11:12:53     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2503.8M, EPOCH TIME: 1721056373.980448
[07/15 11:12:53     84s] Density: 49.408%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 11:12:53     84s] All LLGs are deleted
[07/15 11:12:53     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2503.8M, EPOCH TIME: 1721056373.981885
[07/15 11:12:53     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2503.8M, EPOCH TIME: 1721056373.981949
[07/15 11:12:53     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2503.8M, EPOCH TIME: 1721056373.982138
[07/15 11:12:53     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2503.8M, EPOCH TIME: 1721056373.982274
[07/15 11:12:53     84s] Max number of tech site patterns supported in site array is 256.
[07/15 11:12:53     84s] Core basic site is core_ji3v
[07/15 11:12:53     84s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2503.8M, EPOCH TIME: 1721056373.990147
[07/15 11:12:53     84s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 11:12:53     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 11:12:53     84s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2503.8M, EPOCH TIME: 1721056373.990980
[07/15 11:12:53     84s] Fast DP-INIT is on for default
[07/15 11:12:53     84s] Atter site array init, number of instance map data is 0.
[07/15 11:12:53     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2503.8M, EPOCH TIME: 1721056373.991458
[07/15 11:12:53     84s] 
[07/15 11:12:53     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:12:53     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2503.8M, EPOCH TIME: 1721056373.991741
[07/15 11:12:53     84s] All LLGs are deleted
[07/15 11:12:53     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:12:53     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2503.8M, EPOCH TIME: 1721056373.992114
[07/15 11:12:53     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2503.8M, EPOCH TIME: 1721056373.992174
[07/15 11:12:54     84s] Reported timing to dir timingReports
[07/15 11:12:54     84s] Total CPU time: 0.57 sec
[07/15 11:12:54     84s] Total Real time: 2.0 sec
[07/15 11:12:54     84s] Total Memory Usage: 2501.820312 Mbytes
[07/15 11:12:54     84s] Info: pop threads available for lower-level modules during optimization.
[07/15 11:12:54     84s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.6/0:00:01.2 (0.5), totSession cpu/real = 0:01:25.0/0:30:42.2 (0.0), mem = 2501.8M
[07/15 11:12:54     84s] 
[07/15 11:12:54     84s] =============================================================================================
[07/15 11:12:54     84s]  Final TAT Report : timeDesign #2                                               21.18-s099_1
[07/15 11:12:54     84s] =============================================================================================
[07/15 11:12:54     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 11:12:54     84s] ---------------------------------------------------------------------------------------------
[07/15 11:12:54     84s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 11:12:54     84s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.7 % )     0:00:01.1 /  0:00:00.5    0.4
[07/15 11:12:54     84s] [ DrvReport              ]      1   0:00:00.6  (  55.6 % )     0:00:00.6 /  0:00:00.0    0.0
[07/15 11:12:54     84s] [ ExtractRC              ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 11:12:54     84s] [ TimingUpdate           ]      1   0:00:00.1  (   7.9 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 11:12:54     84s] [ FullDelayCalc          ]      1   0:00:00.2  (  18.7 % )     0:00:00.2 /  0:00:00.2    0.9
[07/15 11:12:54     84s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 11:12:54     84s] [ GenerateReports        ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 11:12:54     84s] [ MISC                   ]          0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.3
[07/15 11:12:54     84s] ---------------------------------------------------------------------------------------------
[07/15 11:12:54     84s]  timeDesign #2 TOTAL                0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:00.6    0.5
[07/15 11:12:54     84s] ---------------------------------------------------------------------------------------------
[07/15 11:12:54     84s] 
[07/15 11:13:11     85s] <CMD> zoomBox -63.73900 -105.58000 398.62400 448.86100
[07/15 11:13:12     85s] <CMD> zoomBox -18.55500 -62.56700 374.45400 408.70800
[07/15 11:13:41     86s] <CMD> addTieHiLo -cell {LOGIC1JI3V LOGIC0JI3V} -prefix LTIE
[07/15 11:13:41     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:2508.4M, EPOCH TIME: 1721056421.638074
[07/15 11:13:41     86s] Processing tracks to init pin-track alignment.
[07/15 11:13:41     86s] z: 2, totalTracks: 1
[07/15 11:13:41     86s] z: 4, totalTracks: 1
[07/15 11:13:41     86s] z: 6, totalTracks: 1
[07/15 11:13:41     86s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 11:13:41     86s] All LLGs are deleted
[07/15 11:13:41     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:13:41     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:13:41     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2508.4M, EPOCH TIME: 1721056421.639371
[07/15 11:13:41     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2508.4M, EPOCH TIME: 1721056421.639499
[07/15 11:13:41     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2508.4M, EPOCH TIME: 1721056421.639703
[07/15 11:13:41     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:13:41     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:13:41     86s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2508.4M, EPOCH TIME: 1721056421.640055
[07/15 11:13:41     86s] Max number of tech site patterns supported in site array is 256.
[07/15 11:13:41     86s] Core basic site is core_ji3v
[07/15 11:13:41     86s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2508.4M, EPOCH TIME: 1721056421.648423
[07/15 11:13:41     86s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 11:13:41     86s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 11:13:41     86s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2508.4M, EPOCH TIME: 1721056421.649321
[07/15 11:13:41     86s] Fast DP-INIT is on for default
[07/15 11:13:41     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 11:13:41     86s] Atter site array init, number of instance map data is 0.
[07/15 11:13:41     86s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2508.4M, EPOCH TIME: 1721056421.649832
[07/15 11:13:41     86s] 
[07/15 11:13:41     86s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 11:13:41     86s] 
[07/15 11:13:41     86s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 11:13:41     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2508.4M, EPOCH TIME: 1721056421.650164
[07/15 11:13:41     86s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2508.4M, EPOCH TIME: 1721056421.650216
[07/15 11:13:41     86s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2508.4M, EPOCH TIME: 1721056421.651141
[07/15 11:13:41     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2508.4MB).
[07/15 11:13:41     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2508.4M, EPOCH TIME: 1721056421.651548
[07/15 11:13:41     86s] Options: No distance constraint, Max Fan-out = 10.
[07/15 11:13:41     86s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2508.4M, EPOCH TIME: 1721056421.651630
[07/15 11:13:41     86s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2508.4M, EPOCH TIME: 1721056421.651689
[07/15 11:13:41     86s] INFO: Total Number of Tie Cells (LOGIC1JI3V) placed: 0  
[07/15 11:13:41     86s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2508.4M, EPOCH TIME: 1721056421.652893
[07/15 11:13:41     86s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2508.4M, EPOCH TIME: 1721056421.652959
[07/15 11:13:41     86s] INFO: Total Number of Tie Cells (LOGIC0JI3V) placed: 0  
[07/15 11:13:41     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2508.4M, EPOCH TIME: 1721056421.653524
[07/15 11:13:41     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1106).
[07/15 11:13:41     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:13:41     86s] All LLGs are deleted
[07/15 11:13:41     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:13:41     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 11:13:41     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2500.4M, EPOCH TIME: 1721056421.655041
[07/15 11:13:41     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2500.4M, EPOCH TIME: 1721056421.655205
[07/15 11:13:41     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2496.4M, EPOCH TIME: 1721056421.655916
[07/15 11:15:34     89s] <CMD> setDrawView fplan
[07/15 11:15:41     89s] <CMD> fit
[07/15 11:15:46     89s] <CMD> selectObject Module npg1
[07/15 11:16:07     90s] <CMD> setDrawView place
[07/15 11:16:09     90s] <CMD> setDrawView ameba
[07/15 11:16:13     90s] <CMD> setDrawView fplan
[07/15 11:17:23     93s] <CMD> deselectAll
[07/15 11:17:23     93s] <CMD> selectObject Module npg1
[07/15 11:17:28     93s] <CMD> deselectAll
[07/15 11:17:28     93s] <CMD> selectObject Module npg1
[07/15 11:17:30     93s] <CMD> uiSetTool moveWire
[07/15 11:17:30     93s] <CMD> deselectAll
[07/15 11:17:30     93s] <CMD> selectObject Module npg1
[07/15 11:17:42     93s] <CMD> deselectAll
[07/15 11:23:11    104s] <CMD> selectObject Module npg1
[07/15 11:23:22    104s] <CMD> deselectAll
[07/15 11:23:22    104s] <CMD> selectObject Module npg1
[07/15 11:23:25    104s] <CMD> deselectAll
[07/15 11:23:25    104s] <CMD> selectObject Module npg1
[07/15 11:23:40    104s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Jul 15 11:23:40 2024
  Total CPU time:     0:01:46
  Total real time:    0:41:40
  Peak memory (main): 1832.78MB

[07/15 11:23:40    104s] 
[07/15 11:23:40    104s] *** Memory Usage v#1 (Current mem = 2561.316M, initial mem = 478.105M) ***
[07/15 11:23:40    104s] 
[07/15 11:23:40    104s] *** Summary of all messages that are not suppressed in this session:
[07/15 11:23:40    104s] Severity  ID               Count  Summary                                  
[07/15 11:23:40    104s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[07/15 11:23:40    104s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[07/15 11:23:40    104s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[07/15 11:23:40    104s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[07/15 11:23:40    104s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[07/15 11:23:40    104s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 11:23:40    104s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[07/15 11:23:40    104s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 11:23:40    104s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 11:23:40    104s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 11:23:40    104s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 11:23:40    104s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 11:23:40    104s] WARNING   IMPOAX-773           6  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/15 11:23:40    104s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 11:23:40    104s] WARNING   IMPCTE-290          32  Could not locate cell %s in any library ...
[07/15 11:23:40    104s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[07/15 11:23:40    104s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[07/15 11:23:40    104s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[07/15 11:23:40    104s] *** Message Summary: 67 warning(s), 2 error(s)
[07/15 11:23:40    104s] 
[07/15 11:23:40    104s] --- Ending "Innovus" (totcpu=0:01:45, real=0:41:37, mem=2561.3M) ---
