/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/bin/m_generic  -mp  4  -prjfile  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/scratchproject.prs  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/report/PCIe_EP_Demo_premap.xml -merge_inferred_clocks 0  -top_level_module  PCIe_EP_Demo  -implementation  synthesis  -ovm  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PCIe_EP_Demo.vm  -conchk_prepass  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PCIe_EP_Demo_cck.rpt   -freq 100.000   -tcl  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/designer/PCIe_EP_Demo/synthesis.fdc  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synwork/PCIe_EP_Demo_mult.srs  -flow prepass  -gcc_prepass  -osrd  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synwork/PCIe_EP_Demo_prem.srd  -qsap  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PCIe_EP_Demo.sap  -devicelib  /soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v  -ologparam  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/syntmp/PCIe_EP_Demo.plg  -osyn  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synwork/PCIe_EP_Demo_prem.srd  -prjdir  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/  -prjname  PCIe_EP_Demo_syn  -log  /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_premap.srr  -sn  2021.09  -jobname  "premap" 
relcom:/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/bin/m_generic -mp 4 -prjfile ../scratchproject.prs -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/PCIe_EP_Demo_premap.xml -merge_inferred_clocks 0 -top_level_module PCIe_EP_Demo -implementation synthesis -ovm ../PCIe_EP_Demo.vm -conchk_prepass ../PCIe_EP_Demo_cck.rpt -freq 100.000 -tcl ../../designer/PCIe_EP_Demo/synthesis.fdc ../synwork/PCIe_EP_Demo_mult.srs -flow prepass -gcc_prepass -osrd ../synwork/PCIe_EP_Demo_prem.srd -qsap ../PCIe_EP_Demo.sap -devicelib /soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v -ologparam PCIe_EP_Demo.plg -osyn ../synwork/PCIe_EP_Demo_prem.srd -prjdir ../ -prjname PCIe_EP_Demo_syn -log ../synlog/PCIe_EP_Demo_premap.srr -sn 2021.09 -jobname "premap"
rc:1 success:1 runtime:54
file:../scratchproject.prs|io:o|time:1652758374|size:58048|exec:0|csum:
file:../PCIe_EP_Demo.vm|io:o|time:0|size:-1|exec:0|csum:
file:../PCIe_EP_Demo_cck.rpt|io:o|time:1652758599|size:89650|exec:0|csum:
file:../../designer/PCIe_EP_Demo/synthesis.fdc|io:i|time:1652758369|size:13244|exec:0|csum:C37CD0187239CCDDA2BAA5A642E6B18B
file:../synwork/PCIe_EP_Demo_mult.srs|io:i|time:1652758545|size:29493|exec:0|csum:8900600006DB62F1EBEDDFAB34EBAEA8
file:../synwork/PCIe_EP_Demo_prem.srd|io:o|time:1652758586|size:23062458|exec:0|csum:
file:../PCIe_EP_Demo.sap|io:o|time:1652758600|size:84496|exec:0|csum:
file:/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v|io:i|time:1645637755|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:PCIe_EP_Demo.plg|io:o|time:1652758546|size:0|exec:0|csum:
file:../synwork/PCIe_EP_Demo_prem.srd|io:o|time:1652758586|size:23062458|exec:0|csum:
file:../synlog/PCIe_EP_Demo_premap.srr|io:o|time:1652758600|size:260092|exec:0|csum:
file:/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/linux_a_64/m_generic|io:i|time:1645638679|size:47283408|exec:1|csum:32A8308D2F5457D4E147D569BD2EB6B5
file:/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/bin/m_generic|io:i|time:1645638380|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
