m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control
Eadder
Z0 w1606078193
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 247
Z5 dF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL
Z6 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/adder.vhd
Z7 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/adder.vhd
l0
L5 1
VQh2:HJ`:GN_fMP[[FC11A2
!s100 7YT:af3:Q=iQPOiHC4Ia51
Z8 OV;C;2020.1;71
33
Z9 !s110 1607392989
!i10b 1
Z10 !s108 1607392989.000000
Z11 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/adder.vhd|
Z12 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/adder.vhd|
!i113 1
Z13 o-work work -2008 -explicit
Z14 tExplicit 1 CvgOpt 0
Aadder32
R1
R2
R3
R4
Z15 DEx4 work 5 adder 0 22 Qh2:HJ`:GN_fMP[[FC11A2
!i122 247
l14
L13 4
ViP>T<8P?PkMaDa1Z4eie12
!s100 X]hbMibkSdcjRN@iUgLDI0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ealu
Z16 w1606165981
Z17 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R3
R4
!i122 248
R5
Z18 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/alu.vhd
Z19 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/alu.vhd
l0
L5 1
VhEa3?iz3h4>z`2Uj3n4kh2
!s100 jo7M?j4M@][`M4z;6IQAl2
R8
33
Z20 !s110 1607392990
!i10b 1
Z21 !s108 1607392990.000000
Z22 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/alu.vhd|
Z23 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/alu.vhd|
!i113 1
R13
R14
Aarch_alu
R17
R3
R4
Z24 DEx4 work 3 alu 0 22 hEa3?iz3h4>z`2Uj3n4kh2
!i122 248
l20
L16 114
V255fCC@3^NkC]2GDB7Q^`3
!s100 hI;HH0W5UId<5aj;VF;4[0
R8
33
R20
!i10b 1
R21
R22
R23
!i113 1
R13
R14
Econtroller
Z25 w1607203829
R17
R3
R4
!i122 249
R5
Z26 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/controller.vhd
Z27 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/controller.vhd
l0
L9 1
V>mLIdjL:jYH5:DK`Pkb]G2
!s100 dLchVIKY<bl42]SBWkl3L2
R8
33
R20
!i10b 1
R21
Z28 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/controller.vhd|
Z29 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/controller.vhd|
!i113 1
R13
R14
Abehavioral
R17
R3
R4
Z30 DEx4 work 10 controller 0 22 >mLIdjL:jYH5:DK`Pkb]G2
!i122 249
l60
L31 497
V0L7D_FM@E1_4RzMZWJnXD0
!s100 m7[;XO_W;FUm]HE7<YPoe1
R8
33
R20
!i10b 1
R21
R28
R29
!i113 1
R13
R14
Edatamem
Z31 w1606176289
R1
R2
R3
R4
!i122 250
R5
Z32 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datamem.vhd
Z33 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datamem.vhd
l0
L5 1
VKD2VfazEoE[2:d2H4?8kH2
!s100 gOn@ZXk=idN[8<CVAmTZM0
R8
33
Z34 !s110 1607392991
!i10b 1
Z35 !s108 1607392991.000000
Z36 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datamem.vhd|
Z37 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datamem.vhd|
!i113 1
R13
R14
Abehavioural
R1
R2
R3
R4
Z38 DEx4 work 7 datamem 0 22 KD2VfazEoE[2:d2H4?8kH2
!i122 250
l17
L14 12
VjN8F@XD[gYh?PG?9oRG;]3
!s100 A5ZDFhQC:Zd64LebAiZnE1
R8
33
R34
!i10b 1
R35
R36
R37
!i113 1
R13
R14
Edatamem_interface
Z39 w1606576350
R17
R3
R4
!i122 251
R5
Z40 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datamem_interface.vhd
Z41 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datamem_interface.vhd
l0
L6 1
VlG8i72=LzJ[`zj4Oe8Sh60
!s100 9c3QWBMia?>6SKXL6PMbW2
R8
33
R34
!i10b 1
R35
Z42 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datamem_interface.vhd|
Z43 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datamem_interface.vhd|
!i113 1
R13
R14
Abehavioural
R1
R2
R38
R17
R3
R4
Z44 DEx4 work 17 datamem_interface 0 22 lG8i72=LzJ[`zj4Oe8Sh60
!i122 251
l33
L16 210
Vkz^Ka1SaR^d[An55Wn4GE3
!s100 ?PANC>_h>[Fo?_c_m@]`o1
R8
33
R34
!i10b 1
R35
R42
R43
!i113 1
R13
R14
Edatapath
Z45 w1607292938
R17
R3
R4
!i122 252
R5
Z46 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datapath.vhd
Z47 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datapath.vhd
l0
L6 1
V^11;`95dff>W5KA;5[KnU0
!s100 7h9f<W?UG0hRFUQ7nYdSn0
R8
33
R34
!i10b 1
R35
Z48 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datapath.vhd|
Z49 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/datapath.vhd|
!i113 1
R13
R14
Aarch_datapath
Z50 DEx4 work 14 memwb_pipeline 0 22 Vk@Eg_6B:V3kA7AXoh0QG1
R44
Z51 DEx4 work 19 hazard_control_unit 0 22 nO5c0llXZL@5Fnln<OR_J0
Z52 DEx4 work 14 exmem_pipeline 0 22 K]L_nG`H3<NN2fRC20z6E1
Z53 DEx4 work 16 jump_target_unit 0 22 8F2n[MOmn`d1mM^?zbaIF3
R24
Z54 DEx4 work 6 mux5_1 0 22 ^;lSL7Ra?SoklGBN;3TlG2
Z55 DEx4 work 15 forwarding_unit 0 22 nGCLRmTGFD5RljK9C;PIa2
Z56 DEx4 work 13 idex_register 0 22 `LgnE43?;_L=I9X8>b80^2
Z57 DEx4 work 13 register_bank 0 22 Pod]VU6zjS43MV5?b9bl90
Z58 DEx4 work 6 mux3_1 0 22 O9FMLSIY2Kj1f[1;4FRPR0
Z59 DEx4 work 13 ifid_register 0 22 7zfhzk<g0R[^MjgK7b03>3
Z60 DEx4 work 4 mux2 0 22 E]P6[hV6JC8gj>m2`oWWg1
R1
R2
R15
Z61 DEx4 work 7 instmem 0 22 B7T@CGeTJ6HV1J_]]OnUh0
Z62 DEx4 work 2 pc 0 22 TVlVXQC8:?MBQ;_XWiQkD0
R17
R3
R4
Z63 DEx4 work 8 datapath 0 22 ^11;`95dff>W5KA;5[KnU0
!i122 252
l133
L50 143
V`YjcVWb3kP>GA>QMR0KBK3
!s100 =a=R]=2_9BlJ9ok21`N]92
R8
33
R34
!i10b 1
R35
R48
R49
!i113 1
R13
R14
Eexmem_pipeline
Z64 w1606576204
R3
R4
!i122 253
R5
Z65 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/exmem_pipeline.vhd
Z66 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/exmem_pipeline.vhd
l0
L5 1
VK]L_nG`H3<NN2fRC20z6E1
!s100 T<7B54XlISnT@95dX?4Tz0
R8
33
Z67 !s110 1607392992
!i10b 1
Z68 !s108 1607392992.000000
Z69 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/exmem_pipeline.vhd|
Z70 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/exmem_pipeline.vhd|
!i113 1
R13
R14
Aarch_exmem
Z71 DEx4 work 11 register32b 0 22 ACE[e386mS?6@fEB9JTfX2
Z72 DEx4 work 10 register5b 0 22 QUhgKm8MHMg3@<9UhnlDC0
Z73 DEx4 work 10 register2b 0 22 7noj<1BaGeDGDmeFYKCT72
Z74 DEx4 work 10 register1b 0 22 gz?kZ579LDOIehJ__JTeA0
Z75 DEx4 work 10 register3b 0 22 @jUWeR@eS6dCFMOda56;e0
R3
R4
R52
!i122 253
l84
L48 93
V1fE[`nN^6V<V3kXYTK^Dj1
!s100 X<AkPkn9YmCNz63LzV_BJ2
R8
33
R67
!i10b 1
R68
R69
R70
!i113 1
R13
R14
Eforwarding_unit
R16
R3
R4
!i122 254
R5
Z76 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/forwarding_unit.vhd
Z77 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/forwarding_unit.vhd
l0
L5 1
VnGCLRmTGFD5RljK9C;PIa2
!s100 OKidCWWE1dK]X1M5SWTQM3
R8
33
R67
!i10b 1
R68
Z78 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/forwarding_unit.vhd|
Z79 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/forwarding_unit.vhd|
!i113 1
R13
R14
Aarch_forwarding
R3
R4
R55
!i122 254
l28
L23 51
V`Y_5QNo6N6YJfKoMVTH;L1
!s100 C]HM3lYgzVQ8PS947k>Cf3
R8
33
R67
!i10b 1
R68
R78
R79
!i113 1
R13
R14
Efpga_riscv32_minimal
Z80 w1607282798
R3
R4
!i122 255
R5
Z81 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/fpga_riscv32_minimal.vhd
Z82 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/fpga_riscv32_minimal.vhd
l0
L6 1
VnI`k7k]PnYY@W[Oo;lXYc1
!s100 OF0A<>DQZ0@Xo`2AiEXm80
R8
33
R67
!i10b 1
R68
Z83 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/fpga_riscv32_minimal.vhd|
Z84 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/fpga_riscv32_minimal.vhd|
!i113 1
R13
R14
Aarch_minimal_riscv32
R63
R17
R30
R3
R4
DEx4 work 20 fpga_riscv32_minimal 0 22 nI`k7k]PnYY@W[Oo;lXYc1
!i122 255
l54
L36 33
V[0>gl0YI]5=i5Gi6TiAD43
!s100 T_ENQnegTN941YJL^@3F[2
R8
33
R67
!i10b 1
R68
R83
R84
!i113 1
R13
R14
Ehazard_control_unit
R16
R3
R4
!i122 256
R5
Z85 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/hazard_control_unit.vhd
Z86 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/hazard_control_unit.vhd
l0
L5 1
VnO5c0llXZL@5Fnln<OR_J0
!s100 e?EF=hKQ036^aaFg3B9dD3
R8
33
Z87 !s110 1607392993
!i10b 1
Z88 !s108 1607392993.000000
Z89 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/hazard_control_unit.vhd|
Z90 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/hazard_control_unit.vhd|
!i113 1
R13
R14
Aarch_hazard_unit
R3
R4
R51
!i122 256
l17
L13 26
V<dbhmO`jKNPec]TJ=I@^40
!s100 :_;TM>F_jb2T5>z7h@N9O1
R8
33
R87
!i10b 1
R88
R89
R90
!i113 1
R13
R14
Eidex_register
Z91 w1606576295
R3
R4
!i122 257
R5
Z92 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/idex_register.vhd
Z93 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/idex_register.vhd
l0
L8 1
V`LgnE43?;_L=I9X8>b80^2
!s100 N`HBWjo6`QO=Y1?0[:V223
R8
33
R87
!i10b 1
R88
Z94 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/idex_register.vhd|
Z95 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/idex_register.vhd|
!i113 1
R13
R14
Aarch_idex_register
R71
R72
R73
R75
R74
Z96 DEx4 work 10 register4b 0 22 NQDCG?:;[oiBPOIRYDhgl1
R3
R4
R56
!i122 257
l131
L73 148
VkYFiY;XMUJLLlN1X0@0R42
!s100 8`L?;KHmRhMXi1DzBNgF93
R8
33
R87
!i10b 1
R88
R94
R95
!i113 1
R13
R14
Eifid_register
Z97 w1606576260
R3
R4
!i122 258
R5
Z98 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/ifid_register.vhd
Z99 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/ifid_register.vhd
l0
L6 1
V7zfhzk<g0R[^MjgK7b03>3
!s100 Wc]SZ2]8;7>fUciaZ6RZF0
R8
33
Z100 !s110 1607392994
!i10b 1
R88
Z101 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/ifid_register.vhd|
Z102 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/ifid_register.vhd|
!i113 1
R13
R14
Abehavioral
R71
R3
R4
R59
!i122 258
l20
L16 18
VXW:Zd2hkhn@JGIzdEU1SK3
!s100 j4N0W:W[nhig:QUzJ0Yai0
R8
33
R100
!i10b 1
R88
R101
R102
!i113 1
R13
R14
Einstmem
Z103 w1607392979
R3
R4
!i122 259
R5
Z104 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/instmem.vhd
Z105 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/instmem.vhd
l0
L5 1
VB7T@CGeTJ6HV1J_]]OnUh0
!s100 >HQLGE76?B8IgbLSOWa052
R8
33
R100
!i10b 1
Z106 !s108 1607392994.000000
Z107 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/instmem.vhd|
Z108 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/instmem.vhd|
!i113 1
R13
R14
Adescription
R3
R4
R61
!i122 259
l16
L14 29
VL=`bQ7K@SLbiXm4gg7Ke42
!s100 Xa`TQ7jBLoBcFG[:?a0MI3
R8
33
R100
!i10b 1
R106
R107
R108
!i113 1
R13
R14
Ejump_target_unit
Z109 w1606597814
R17
R3
R4
!i122 260
R5
Z110 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/jump_target_unit.vhd
Z111 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/jump_target_unit.vhd
l0
L6 1
V8F2n[MOmn`d1mM^?zbaIF3
!s100 gIU^V`V^2LVQ^LnCK:mW@2
R8
33
R100
!i10b 1
R106
Z112 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/jump_target_unit.vhd|
Z113 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/jump_target_unit.vhd|
!i113 1
R13
R14
Aarch_jump_unit
R1
R2
R15
R60
R17
R3
R4
R53
!i122 260
l18
L16 6
VAT92[6[8k4IZX=2:kVH6<3
!s100 R1Ne9>YJzA12kJDlQ]=nn3
R8
33
R100
!i10b 1
R106
R112
R113
!i113 1
R13
R14
Ememwb_pipeline
Z114 w1606576148
R3
R4
!i122 261
R5
Z115 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/memwb_pipeline.vhd
Z116 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/memwb_pipeline.vhd
l0
L5 1
VVk@Eg_6B:V3kA7AXoh0QG1
!s100 EXLVzoW<WOz=a_0PXTJ@C3
R8
33
Z117 !s110 1607392995
!i10b 1
Z118 !s108 1607392995.000000
Z119 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/memwb_pipeline.vhd|
Z120 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/memwb_pipeline.vhd|
!i113 1
R13
R14
Aarch_memwb_register
R71
R72
R74
R73
R3
R4
R50
!i122 261
l60
L36 63
VcmO=LMm??ABU0i`^S3Dja0
!s100 O2:7V_^B_FO;G5:^QlUQD3
R8
33
R117
!i10b 1
R118
R119
R120
!i113 1
R13
R14
Emux2
Z121 w1606090434
R3
R4
!i122 262
R5
Z122 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux2.vhd
Z123 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux2.vhd
l0
L5 1
VE]P6[hV6JC8gj>m2`oWWg1
!s100 1zCX@b`ib^^ROF<S9jY;13
R8
33
R117
!i10b 1
R118
Z124 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux2.vhd|
Z125 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux2.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
R60
!i122 262
l15
L13 13
VQhm9NBnL;e<MeNf8gj[Gf0
!s100 5Lj]495Y6A;JWQWYN_CFA1
R8
33
R117
!i10b 1
R118
R124
R125
!i113 1
R13
R14
Emux32_1
Z126 w1606570805
R3
R4
!i122 265
R5
Z127 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux32_1.vhd
Z128 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux32_1.vhd
l0
L4 1
V:?SOn;T>gM6I]TdS8W]kl3
!s100 `9kQ4BknWlCkT5kJic>aP0
R8
33
Z129 !s110 1607392996
!i10b 1
Z130 !s108 1607392996.000000
Z131 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux32_1.vhd|
Z132 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux32_1.vhd|
!i113 1
R13
R14
Aarch_mux32_1
R3
R4
Z133 DEx4 work 7 mux32_1 0 22 :?SOn;T>gM6I]TdS8W]kl3
!i122 265
l14
L13 39
V>VXFnn<ha:zl8^U5:cfNz3
!s100 kIeMfHE7G^o6B=]4X_oi73
R8
33
R129
!i10b 1
R130
R131
R132
!i113 1
R13
R14
Emux3_1
R16
R3
R4
!i122 263
R5
Z134 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux3_1.vhd
Z135 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux3_1.vhd
l0
L4 1
VO9FMLSIY2Kj1f[1;4FRPR0
!s100 <2EGj0^40lhN?lHK4f3R>2
R8
33
R117
!i10b 1
R118
Z136 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux3_1.vhd|
Z137 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux3_1.vhd|
!i113 1
R13
R14
Aarch_mux3_1
R3
R4
R58
!i122 263
l13
L12 9
VdCkYKSfh>P=L^l]bkThPO1
!s100 _KdjO3b<hSiB80Hm1:zaA2
R8
33
R117
!i10b 1
R118
R136
R137
!i113 1
R13
R14
Emux5_1
R16
R3
R4
!i122 264
R5
Z138 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux5_1.vhd
Z139 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux5_1.vhd
l0
L4 1
V^;lSL7Ra?SoklGBN;3TlG2
!s100 6X>AUidin69K``W3_d4M^1
R8
33
R129
!i10b 1
R118
Z140 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux5_1.vhd|
Z141 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/mux5_1.vhd|
!i113 1
R13
R14
Aarch_mux5_1
R3
R4
R54
!i122 264
l13
L12 11
V=8Q^9nfkQ=fY`[P@`<:c92
!s100 ?LhhI;RDZjUCLmToTb`U?3
R8
33
R129
!i10b 1
R118
R140
R141
!i113 1
R13
R14
Epc
Z142 w1606664952
R17
R3
R4
!i122 266
R5
Z143 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/pc.vhd
Z144 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/pc.vhd
l0
L6 1
VTVlVXQC8:?MBQ;_XWiQkD0
!s100 XLX<iJ[mlETImfO`GH=mR0
R8
33
R129
!i10b 1
R130
Z145 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/pc.vhd|
Z146 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/pc.vhd|
!i113 1
R13
R14
Abehavioral
R71
R17
R3
R4
R62
!i122 266
l19
L15 8
Vzb3CJ8NoiEz6`@jJU[i700
!s100 RI9E=Y;mMc_i7DCH9SeFS3
R8
33
R129
!i10b 1
R130
R145
R146
!i113 1
R13
R14
Eregister1b
Z147 w1606103326
R3
R4
!i122 268
R5
Z148 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register1b.vhd
Z149 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register1b.vhd
l0
L7 1
Vgz?kZ579LDOIehJ__JTeA0
!s100 :[=f65zzIiWB>`P1Z?_9E0
R8
33
Z150 !s110 1607392997
!i10b 1
Z151 !s108 1607392997.000000
Z152 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register1b.vhd|
Z153 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register1b.vhd|
!i113 1
R13
R14
Aarch_register1b
R3
R4
R74
!i122 268
l17
Z154 L15 17
VTRmek4En0^X6Sk7>An^fo1
!s100 >:5H;^EVGdZ7F`_>LGPWY3
R8
33
R150
!i10b 1
R151
R152
R153
!i113 1
R13
R14
Eregister2b
Z155 w1606103316
R3
R4
!i122 269
R5
Z156 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register2b.vhd
Z157 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register2b.vhd
l0
L7 1
V7noj<1BaGeDGDmeFYKCT72
!s100 7H@a7A>]K:OmE3<b9kbD_3
R8
33
R150
!i10b 1
R151
Z158 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register2b.vhd|
Z159 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register2b.vhd|
!i113 1
R13
R14
Aarch_register2b
R3
R4
R73
!i122 269
l17
R154
V[gZPMad4Oik:lHQ:mjH8H2
!s100 c>AmeOh3Z74fSnPVcQIo13
R8
33
R150
!i10b 1
R151
R158
R159
!i113 1
R13
R14
Eregister32b
Z160 w1606575619
R3
R4
!i122 273
R5
Z161 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register32b.vhd
Z162 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register32b.vhd
l0
L5 1
VACE[e386mS?6@fEB9JTfX2
!s100 7:Uj[@IlIFSS2ibA[elRK2
R8
33
Z163 !s110 1607392999
!i10b 1
Z164 !s108 1607392999.000000
Z165 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register32b.vhd|
Z166 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register32b.vhd|
!i113 1
R13
R14
Aarch_register32b
R3
R4
R71
!i122 273
l15
Z167 L13 17
Vf=`X3_ek8SoB=b=M`e2hV3
!s100 H?Y08V_[cJ3?846RJg9J70
R8
33
R163
!i10b 1
R164
R165
R166
!i113 1
R13
R14
Eregister32b_falling
Z168 w1606101565
R3
R4
!i122 274
R5
Z169 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register32b_falling.vhd
Z170 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register32b_falling.vhd
l0
L5 1
VVj?2zQV@IEGl4cb5obW<P2
!s100 gNjTdgWXH0;Vi^Ec>2[W62
R8
33
R163
!i10b 1
R164
Z171 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register32b_falling.vhd|
Z172 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register32b_falling.vhd|
!i113 1
R13
R14
Aarch_register32b_falling
R3
R4
Z173 DEx4 work 19 register32b_falling 0 22 Vj?2zQV@IEGl4cb5obW<P2
!i122 274
l15
R167
V4Y]S?288oZLdGI5:D[Ja70
!s100 UAz[oVz7_`9a0^da>TLG>0
R8
33
R163
!i10b 1
R164
R171
R172
!i113 1
R13
R14
Eregister3b
Z174 w1606103318
R3
R4
!i122 270
R5
Z175 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register3b.vhd
Z176 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register3b.vhd
l0
L7 1
V@jUWeR@eS6dCFMOda56;e0
!s100 >l9kYO99Mb]blG6W5C6JV0
R8
33
Z177 !s110 1607392998
!i10b 1
Z178 !s108 1607392998.000000
Z179 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register3b.vhd|
Z180 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register3b.vhd|
!i113 1
R13
R14
Aarch_register3b
R3
R4
R75
!i122 270
l17
R154
VkMh4R=zlBJYjXcTbXZA;]2
!s100 d9;SFfPYb]@iKeeP?]XbN1
R8
33
R177
!i10b 1
R178
R179
R180
!i113 1
R13
R14
Eregister4b
Z181 w1606103395
R3
R4
!i122 271
R5
Z182 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register4b.vhd
Z183 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register4b.vhd
l0
L4 1
VNQDCG?:;[oiBPOIRYDhgl1
!s100 GgBn:E8?W446Jb4Sz>:PR0
R8
33
R177
!i10b 1
R178
Z184 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register4b.vhd|
Z185 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register4b.vhd|
!i113 1
R13
R14
Aarch_register4b
R3
R4
R96
!i122 271
l14
Z186 L12 17
V@VNcQMO9k]:EOeRQfna`S3
!s100 gf9SVm=5_bcRL08ezV0953
R8
33
R177
!i10b 1
R178
R184
R185
!i113 1
R13
R14
Eregister5b
Z187 w1606103472
R3
R4
!i122 272
R5
Z188 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register5b.vhd
Z189 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register5b.vhd
l0
L4 1
VQUhgKm8MHMg3@<9UhnlDC0
!s100 oQPTKcE8d_6bJ>3[gDJoi1
R8
33
R177
!i10b 1
R178
Z190 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register5b.vhd|
Z191 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register5b.vhd|
!i113 1
R13
R14
Aarch_register5b
R3
R4
R72
!i122 272
l14
R186
VIQ^ll6C683gzY^76:L]UD3
!s100 ^ZdJ8LCFAL[AIRR:Z>m_F1
R8
33
R177
!i10b 1
R178
R190
R191
!i113 1
R13
R14
Eregister_bank
Z192 w1606659995
R3
R4
!i122 267
R5
Z193 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register_bank.vhd
Z194 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register_bank.vhd
l0
L9 1
VPod]VU6zjS43MV5?b9bl90
!s100 aIJniH?kW<igz3WEE=PjU1
R8
33
R150
!i10b 1
R130
Z195 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register_bank.vhd|
Z196 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/register_bank.vhd|
!i113 1
R13
R14
Aarch_register_bank
R133
R173
R3
R4
R57
!i122 267
l54
L18 159
VHGMa>`:Hn`z;ga>cd`m?40
!s100 fk5@<1MP^@Aj>CHR;7P=N0
R8
33
R150
!i10b 1
R130
R195
R196
!i113 1
R13
R14
Etb
Z197 w1607389033
R1
R2
Z198 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R3
R4
!i122 275
R5
Z199 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/tb.vhd
Z200 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/tb.vhd
l0
L9 1
VGaIi:3oO3L1bSAaCbGI]m0
!s100 ];BzKfgP_XP3];6OR8Q:m2
R8
32
Z201 !s110 1607393000
!i10b 1
R164
Z202 !s90 -reportprogress|300|-work|work|-2002|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/tb.vhd|
Z203 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL/tb.vhd|
!i113 1
Z204 o-work work -2002 -explicit
R14
Atb_arch
R1
R2
R198
R3
R4
Z205 DEx4 work 2 tb 0 22 GaIi:3oO3L1bSAaCbGI]m0
!i122 275
l68
Z206 L12 122
Z207 VAhzddBj:GRM9QR;hGTBVO3
Z208 !s100 VkP80Gg0aHmVW?CmgnS;E0
R8
32
R201
!i10b 1
R164
R202
R203
!i113 1
R204
R14
