
06-lcd.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000030  00800100  0000037a  0000040e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000037a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000004  00800130  00800130  0000043e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000043e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000470  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000a8  00000000  00000000  000004b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000010cc  00000000  00000000  00000558  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000009b3  00000000  00000000  00001624  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000007b1  00000000  00000000  00001fd7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000198  00000000  00000000  00002788  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004cd  00000000  00000000  00002920  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000897  00000000  00000000  00002ded  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a0  00000000  00000000  00003684  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 10 01 	jmp	0x220	; 0x220 <__vector_9>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ea e7       	ldi	r30, 0x7A	; 122
  7c:	f3 e0       	ldi	r31, 0x03	; 3
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 33       	cpi	r26, 0x30	; 48
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a0 e3       	ldi	r26, 0x30	; 48
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a4 33       	cpi	r26, 0x34	; 52
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <main>
  9e:	0c 94 bb 01 	jmp	0x376	; 0x376 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) )
    {
        lcd_putc(c);
    }
}/* lcd_puts_p */
  a6:	29 9a       	sbi	0x05, 1	; 5
  a8:	85 e0       	ldi	r24, 0x05	; 5
  aa:	8a 95       	dec	r24
  ac:	f1 f7       	brne	.-4      	; 0xaa <toggle_e+0x4>
  ae:	00 00       	nop
  b0:	29 98       	cbi	0x05, 1	; 5
  b2:	08 95       	ret

000000b4 <lcd_write>:
  b4:	cf 93       	push	r28
  b6:	c8 2f       	mov	r28, r24
  b8:	66 23       	and	r22, r22
  ba:	11 f0       	breq	.+4      	; 0xc0 <lcd_write+0xc>
  bc:	28 9a       	sbi	0x05, 0	; 5
  be:	01 c0       	rjmp	.+2      	; 0xc2 <lcd_write+0xe>
  c0:	28 98       	cbi	0x05, 0	; 5
  c2:	54 9a       	sbi	0x0a, 4	; 10
  c4:	55 9a       	sbi	0x0a, 5	; 10
  c6:	56 9a       	sbi	0x0a, 6	; 10
  c8:	57 9a       	sbi	0x0a, 7	; 10
  ca:	5f 98       	cbi	0x0b, 7	; 11
  cc:	5e 98       	cbi	0x0b, 6	; 11
  ce:	5d 98       	cbi	0x0b, 5	; 11
  d0:	5c 98       	cbi	0x0b, 4	; 11
  d2:	cc 23       	and	r28, r28
  d4:	0c f4       	brge	.+2      	; 0xd8 <lcd_write+0x24>
  d6:	5f 9a       	sbi	0x0b, 7	; 11
  d8:	c6 fd       	sbrc	r28, 6
  da:	5e 9a       	sbi	0x0b, 6	; 11
  dc:	c5 fd       	sbrc	r28, 5
  de:	5d 9a       	sbi	0x0b, 5	; 11
  e0:	c4 fd       	sbrc	r28, 4
  e2:	5c 9a       	sbi	0x0b, 4	; 11
  e4:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
  e8:	5f 98       	cbi	0x0b, 7	; 11
  ea:	5e 98       	cbi	0x0b, 6	; 11
  ec:	5d 98       	cbi	0x0b, 5	; 11
  ee:	5c 98       	cbi	0x0b, 4	; 11
  f0:	c3 fd       	sbrc	r28, 3
  f2:	5f 9a       	sbi	0x0b, 7	; 11
  f4:	c2 fd       	sbrc	r28, 2
  f6:	5e 9a       	sbi	0x0b, 6	; 11
  f8:	c1 fd       	sbrc	r28, 1
  fa:	5d 9a       	sbi	0x0b, 5	; 11
  fc:	c0 fd       	sbrc	r28, 0
  fe:	5c 9a       	sbi	0x0b, 4	; 11
 100:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 104:	5c 9a       	sbi	0x0b, 4	; 11
 106:	5d 9a       	sbi	0x0b, 5	; 11
 108:	5e 9a       	sbi	0x0b, 6	; 11
 10a:	5f 9a       	sbi	0x0b, 7	; 11
 10c:	87 eb       	ldi	r24, 0xB7	; 183
 10e:	9b e0       	ldi	r25, 0x0B	; 11
 110:	01 97       	sbiw	r24, 0x01	; 1
 112:	f1 f7       	brne	.-4      	; 0x110 <lcd_write+0x5c>
 114:	00 c0       	rjmp	.+0      	; 0x116 <lcd_write+0x62>
 116:	00 00       	nop
 118:	cf 91       	pop	r28
 11a:	08 95       	ret

0000011c <lcd_command>:
 11c:	60 e0       	ldi	r22, 0x00	; 0
 11e:	0e 94 5a 00 	call	0xb4	; 0xb4 <lcd_write>
 122:	08 95       	ret

00000124 <lcd_data>:
 124:	61 e0       	ldi	r22, 0x01	; 1
 126:	0e 94 5a 00 	call	0xb4	; 0xb4 <lcd_write>
 12a:	08 95       	ret

0000012c <lcd_gotoxy>:
 12c:	61 11       	cpse	r22, r1
 12e:	04 c0       	rjmp	.+8      	; 0x138 <lcd_gotoxy+0xc>
 130:	80 58       	subi	r24, 0x80	; 128
 132:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
 136:	08 95       	ret
 138:	80 54       	subi	r24, 0x40	; 64
 13a:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
 13e:	08 95       	ret

00000140 <lcd_clrscr>:
 140:	81 e0       	ldi	r24, 0x01	; 1
 142:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
 146:	08 95       	ret

00000148 <lcd_putc>:
 148:	61 e0       	ldi	r22, 0x01	; 1
 14a:	0e 94 5a 00 	call	0xb4	; 0xb4 <lcd_write>
 14e:	08 95       	ret

00000150 <lcd_init>:
*                  LCD_DISP_ON_CURSOR      display on, cursor on
*                  LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
*  Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 150:	cf 93       	push	r28
 152:	c8 2f       	mov	r28, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
 154:	20 9a       	sbi	0x04, 0	; 4
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
 156:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
 158:	21 9a       	sbi	0x04, 1	; 4
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 15a:	54 9a       	sbi	0x0a, 4	; 10
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 15c:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 15e:	56 9a       	sbi	0x0a, 6	; 10
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 160:	57 9a       	sbi	0x0a, 7	; 10
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 162:	8f ef       	ldi	r24, 0xFF	; 255
 164:	99 ef       	ldi	r25, 0xF9	; 249
 166:	01 97       	sbiw	r24, 0x01	; 1
 168:	f1 f7       	brne	.-4      	; 0x166 <lcd_init+0x16>
 16a:	00 c0       	rjmp	.+0      	; 0x16c <lcd_init+0x1c>
 16c:	00 00       	nop
    }
    delay(LCD_DELAY_BOOTUP); /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN); // LCD_FUNCTION>>4;
 16e:	5d 9a       	sbi	0x0b, 5	; 11
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN); // LCD_FUNCTION_8BIT>>4;
 170:	5c 9a       	sbi	0x0b, 4	; 11
    lcd_e_toggle();
 172:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 176:	8f e1       	ldi	r24, 0x1F	; 31
 178:	9e e4       	ldi	r25, 0x4E	; 78
 17a:	01 97       	sbiw	r24, 0x01	; 1
 17c:	f1 f7       	brne	.-4      	; 0x17a <lcd_init+0x2a>
 17e:	00 c0       	rjmp	.+0      	; 0x180 <lcd_init+0x30>
 180:	00 00       	nop
    delay(LCD_DELAY_INIT); /* delay, busy flag can't be checked here */

    /* repeat last command */
    lcd_e_toggle();
 182:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 186:	8f ef       	ldi	r24, 0xFF	; 255
 188:	90 e0       	ldi	r25, 0x00	; 0
 18a:	01 97       	sbiw	r24, 0x01	; 1
 18c:	f1 f7       	brne	.-4      	; 0x18a <lcd_init+0x3a>
 18e:	00 c0       	rjmp	.+0      	; 0x190 <lcd_init+0x40>
 190:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* repeat last command a third time */
    lcd_e_toggle();
 192:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 196:	8f ef       	ldi	r24, 0xFF	; 255
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	01 97       	sbiw	r24, 0x01	; 1
 19c:	f1 f7       	brne	.-4      	; 0x19a <lcd_init+0x4a>
 19e:	00 c0       	rjmp	.+0      	; 0x1a0 <lcd_init+0x50>
 1a0:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN); // LCD_FUNCTION_4BIT_1LINE>>4
 1a2:	5c 98       	cbi	0x0b, 4	; 11
    lcd_e_toggle();
 1a4:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 1a8:	8f ef       	ldi	r24, 0xFF	; 255
 1aa:	90 e0       	ldi	r25, 0x00	; 0
 1ac:	01 97       	sbiw	r24, 0x01	; 1
 1ae:	f1 f7       	brne	.-4      	; 0x1ac <lcd_init+0x5c>
 1b0:	00 c0       	rjmp	.+0      	; 0x1b2 <lcd_init+0x62>
 1b2:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
    lcd_command(KS0073_4LINES_MODE);
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
    #else
    lcd_command(LCD_FUNCTION_DEFAULT); /* function set: display lines  */
 1b4:	88 e2       	ldi	r24, 0x28	; 40
 1b6:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
    #endif
    lcd_command(LCD_DISP_OFF);     /* display off                  */
 1ba:	88 e0       	ldi	r24, 0x08	; 8
 1bc:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
    lcd_clrscr();                  /* display clear                */
 1c0:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT); /* set entry mode               */
 1c4:	86 e0       	ldi	r24, 0x06	; 6
 1c6:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
    lcd_command(dispAttr);         /* display/cursor control       */
 1ca:	8c 2f       	mov	r24, r28
 1cc:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
}/* lcd_init */
 1d0:	cf 91       	pop	r28
 1d2:	08 95       	ret

000001d4 <main>:
 * Returns:  none
 **********************************************************************/
int main(void)
{
    // Initialize LCD display
    lcd_init(LCD_DISP_ON);
 1d4:	8c e0       	ldi	r24, 0x0C	; 12
 1d6:	0e 94 a8 00 	call	0x150	; 0x150 <lcd_init>
    
    
    lcd_command(1 << LCD_CGRAM);
 1da:	80 e4       	ldi	r24, 0x40	; 64
 1dc:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
 1e0:	c0 e0       	ldi	r28, 0x00	; 0
 1e2:	d1 e0       	ldi	r29, 0x01	; 1
 1e4:	00 e3       	ldi	r16, 0x30	; 48
 1e6:	11 e0       	ldi	r17, 0x01	; 1
    for (uint8_t i = 0; i < 48; i++)
    {
        // Store all new chars to memory line by line
        lcd_data(euroChar[i]);
 1e8:	89 91       	ld	r24, Y+
 1ea:	0e 94 92 00 	call	0x124	; 0x124 <lcd_data>
    // Initialize LCD display
    lcd_init(LCD_DISP_ON);
    
    
    lcd_command(1 << LCD_CGRAM);
    for (uint8_t i = 0; i < 48; i++)
 1ee:	c0 17       	cp	r28, r16
 1f0:	d1 07       	cpc	r29, r17
 1f2:	d1 f7       	brne	.-12     	; 0x1e8 <main+0x14>
    {
        // Store all new chars to memory line by line
        lcd_data(euroChar[i]);
    }
    // Set DDRAM address
    lcd_command(1 << LCD_DDRAM);
 1f4:	80 e8       	ldi	r24, 0x80	; 128
 1f6:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
    
    lcd_gotoxy(1, 0);
 1fa:	60 e0       	ldi	r22, 0x00	; 0
 1fc:	81 e0       	ldi	r24, 0x01	; 1
 1fe:	0e 94 96 00 	call	0x12c	; 0x12c <lcd_gotoxy>
    // Display first custom character
    lcd_putc(5);
 202:	85 e0       	ldi	r24, 0x05	; 5
 204:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_putc>

    // Configure 8-bit Timer/Counter2 for Stopwatch
    // Set the overflow prescaler to 16 ms and enable interrupt
    TIM2_overflow_16ms();
 208:	e1 eb       	ldi	r30, 0xB1	; 177
 20a:	f0 e0       	ldi	r31, 0x00	; 0
 20c:	80 81       	ld	r24, Z
 20e:	87 60       	ori	r24, 0x07	; 7
 210:	80 83       	st	Z, r24
    TIM2_overflow_interrupt_enable();
 212:	e0 e7       	ldi	r30, 0x70	; 112
 214:	f0 e0       	ldi	r31, 0x00	; 0
 216:	80 81       	ld	r24, Z
 218:	81 60       	ori	r24, 0x01	; 1
 21a:	80 83       	st	Z, r24

    // Enables interrupts by setting the global interrupt mask
    sei();
 21c:	78 94       	sei
 21e:	ff cf       	rjmp	.-2      	; 0x21e <main+0x4a>

00000220 <__vector_9>:
 * Function: Timer/Counter2 overflow interrupt
 * Purpose:  Update the stopwatch on LCD display every sixth overflow,
 *           ie approximately every 100 ms (6 x 16 ms = 100 ms).
 **********************************************************************/
ISR(TIMER2_OVF_vect)
{
 220:	1f 92       	push	r1
 222:	0f 92       	push	r0
 224:	0f b6       	in	r0, 0x3f	; 63
 226:	0f 92       	push	r0
 228:	11 24       	eor	r1, r1
 22a:	2f 93       	push	r18
 22c:	3f 93       	push	r19
 22e:	4f 93       	push	r20
 230:	5f 93       	push	r21
 232:	6f 93       	push	r22
 234:	7f 93       	push	r23
 236:	8f 93       	push	r24
 238:	9f 93       	push	r25
 23a:	af 93       	push	r26
 23c:	bf 93       	push	r27
 23e:	ef 93       	push	r30
 240:	ff 93       	push	r31
 242:	cf 93       	push	r28
 244:	df 93       	push	r29
 246:	00 d0       	rcall	.+0      	; 0x248 <__vector_9+0x28>
 248:	1f 92       	push	r1
 24a:	cd b7       	in	r28, 0x3d	; 61
 24c:	de b7       	in	r29, 0x3e	; 62
    static uint8_t number_of_overflows = 0;
    static uint8_t tens_sec = 0;
    static uint8_t sec = 0;
    static uint8_t tenths_sec = 0;
    
    char das [1] = " ";
 24e:	80 e2       	ldi	r24, 0x20	; 32
 250:	89 83       	std	Y+1, r24	; 0x01
    char s[1] = " ";
 252:	8a 83       	std	Y+2, r24	; 0x02
    char ds[1] = " ";
 254:	8b 83       	std	Y+3, r24	; 0x03

    number_of_overflows++;
 256:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <number_of_overflows.1951>
 25a:	8f 5f       	subi	r24, 0xFF	; 255
    if (number_of_overflows >= 6)
 25c:	86 30       	cpi	r24, 0x06	; 6
 25e:	18 f4       	brcc	.+6      	; 0x266 <__vector_9+0x46>
    
    char das [1] = " ";
    char s[1] = " ";
    char ds[1] = " ";

    number_of_overflows++;
 260:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <number_of_overflows.1951>
 264:	3d c0       	rjmp	.+122    	; 0x2e0 <__vector_9+0xc0>
    if (number_of_overflows >= 6)
    {
        // Do this every 6 x 16 ms = 100 ms
        number_of_overflows = 0;
 266:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <number_of_overflows.1951>
        tenths_sec++;
 26a:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <tenths_sec.1954>
 26e:	8f 5f       	subi	r24, 0xFF	; 255
        
        if (tenths_sec > 9) {
 270:	8a 30       	cpi	r24, 0x0A	; 10
 272:	18 f4       	brcc	.+6      	; 0x27a <__vector_9+0x5a>
    number_of_overflows++;
    if (number_of_overflows >= 6)
    {
        // Do this every 6 x 16 ms = 100 ms
        number_of_overflows = 0;
        tenths_sec++;
 274:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <tenths_sec.1954>
 278:	07 c0       	rjmp	.+14     	; 0x288 <__vector_9+0x68>
        
        if (tenths_sec > 9) {
            tenths_sec = 0;
 27a:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <tenths_sec.1954>
            sec++;
 27e:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <sec.1953>
 282:	8f 5f       	subi	r24, 0xFF	; 255
 284:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <sec.1953>
        }
        
        if (sec > 9) {
 288:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <sec.1953>
 28c:	8a 30       	cpi	r24, 0x0A	; 10
 28e:	38 f0       	brcs	.+14     	; 0x29e <__vector_9+0x7e>
            sec = 0;
 290:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <sec.1953>
            tens_sec++;
 294:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <__data_end>
 298:	8f 5f       	subi	r24, 0xFF	; 255
 29a:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <__data_end>
        }
        
        if (tens_sec > 5) {
 29e:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <__data_end>
 2a2:	86 30       	cpi	r24, 0x06	; 6
 2a4:	10 f0       	brcs	.+4      	; 0x2aa <__vector_9+0x8a>
            tens_sec = 0;
 2a6:	10 92 30 01 	sts	0x0130, r1	; 0x800130 <__data_end>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 2aa:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <__data_end>
 2ae:	4a e0       	ldi	r20, 0x0A	; 10
 2b0:	be 01       	movw	r22, r28
 2b2:	6f 5f       	subi	r22, 0xFF	; 255
 2b4:	7f 4f       	sbci	r23, 0xFF	; 255
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	0e 94 86 01 	call	0x30c	; 0x30c <__itoa_ncheck>
 2bc:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <sec.1953>
 2c0:	4a e0       	ldi	r20, 0x0A	; 10
 2c2:	be 01       	movw	r22, r28
 2c4:	6e 5f       	subi	r22, 0xFE	; 254
 2c6:	7f 4f       	sbci	r23, 0xFF	; 255
 2c8:	90 e0       	ldi	r25, 0x00	; 0
 2ca:	0e 94 86 01 	call	0x30c	; 0x30c <__itoa_ncheck>
 2ce:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <tenths_sec.1954>
 2d2:	4a e0       	ldi	r20, 0x0A	; 10
 2d4:	be 01       	movw	r22, r28
 2d6:	6d 5f       	subi	r22, 0xFD	; 253
 2d8:	7f 4f       	sbci	r23, 0xFF	; 255
 2da:	90 e0       	ldi	r25, 0x00	; 0
 2dc:	0e 94 86 01 	call	0x30c	; 0x30c <__itoa_ncheck>
        lcd_gotoxy(7, 0);
        lcd_puts(ds);
*/
    }
    // Else do nothing and exit the ISR
}
 2e0:	0f 90       	pop	r0
 2e2:	0f 90       	pop	r0
 2e4:	0f 90       	pop	r0
 2e6:	df 91       	pop	r29
 2e8:	cf 91       	pop	r28
 2ea:	ff 91       	pop	r31
 2ec:	ef 91       	pop	r30
 2ee:	bf 91       	pop	r27
 2f0:	af 91       	pop	r26
 2f2:	9f 91       	pop	r25
 2f4:	8f 91       	pop	r24
 2f6:	7f 91       	pop	r23
 2f8:	6f 91       	pop	r22
 2fa:	5f 91       	pop	r21
 2fc:	4f 91       	pop	r20
 2fe:	3f 91       	pop	r19
 300:	2f 91       	pop	r18
 302:	0f 90       	pop	r0
 304:	0f be       	out	0x3f, r0	; 63
 306:	0f 90       	pop	r0
 308:	1f 90       	pop	r1
 30a:	18 95       	reti

0000030c <__itoa_ncheck>:
 30c:	bb 27       	eor	r27, r27
 30e:	4a 30       	cpi	r20, 0x0A	; 10
 310:	31 f4       	brne	.+12     	; 0x31e <__itoa_ncheck+0x12>
 312:	99 23       	and	r25, r25
 314:	22 f4       	brpl	.+8      	; 0x31e <__itoa_ncheck+0x12>
 316:	bd e2       	ldi	r27, 0x2D	; 45
 318:	90 95       	com	r25
 31a:	81 95       	neg	r24
 31c:	9f 4f       	sbci	r25, 0xFF	; 255
 31e:	0c 94 92 01 	jmp	0x324	; 0x324 <__utoa_common>

00000322 <__utoa_ncheck>:
 322:	bb 27       	eor	r27, r27

00000324 <__utoa_common>:
 324:	fb 01       	movw	r30, r22
 326:	55 27       	eor	r21, r21
 328:	aa 27       	eor	r26, r26
 32a:	88 0f       	add	r24, r24
 32c:	99 1f       	adc	r25, r25
 32e:	aa 1f       	adc	r26, r26
 330:	a4 17       	cp	r26, r20
 332:	10 f0       	brcs	.+4      	; 0x338 <__utoa_common+0x14>
 334:	a4 1b       	sub	r26, r20
 336:	83 95       	inc	r24
 338:	50 51       	subi	r21, 0x10	; 16
 33a:	b9 f7       	brne	.-18     	; 0x32a <__utoa_common+0x6>
 33c:	a0 5d       	subi	r26, 0xD0	; 208
 33e:	aa 33       	cpi	r26, 0x3A	; 58
 340:	08 f0       	brcs	.+2      	; 0x344 <__utoa_common+0x20>
 342:	a9 5d       	subi	r26, 0xD9	; 217
 344:	a1 93       	st	Z+, r26
 346:	00 97       	sbiw	r24, 0x00	; 0
 348:	79 f7       	brne	.-34     	; 0x328 <__utoa_common+0x4>
 34a:	b1 11       	cpse	r27, r1
 34c:	b1 93       	st	Z+, r27
 34e:	11 92       	st	Z+, r1
 350:	cb 01       	movw	r24, r22
 352:	0c 94 ab 01 	jmp	0x356	; 0x356 <strrev>

00000356 <strrev>:
 356:	dc 01       	movw	r26, r24
 358:	fc 01       	movw	r30, r24
 35a:	67 2f       	mov	r22, r23
 35c:	71 91       	ld	r23, Z+
 35e:	77 23       	and	r23, r23
 360:	e1 f7       	brne	.-8      	; 0x35a <strrev+0x4>
 362:	32 97       	sbiw	r30, 0x02	; 2
 364:	04 c0       	rjmp	.+8      	; 0x36e <strrev+0x18>
 366:	7c 91       	ld	r23, X
 368:	6d 93       	st	X+, r22
 36a:	70 83       	st	Z, r23
 36c:	62 91       	ld	r22, -Z
 36e:	ae 17       	cp	r26, r30
 370:	bf 07       	cpc	r27, r31
 372:	c8 f3       	brcs	.-14     	; 0x366 <strrev+0x10>
 374:	08 95       	ret

00000376 <_exit>:
 376:	f8 94       	cli

00000378 <__stop_program>:
 378:	ff cf       	rjmp	.-2      	; 0x378 <__stop_program>
