<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>system_videoprocessor_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">64</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">system_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">system_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>videoprocessor_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 21 15:43:38 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5ae3d076</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5ae3d076</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>system_videoprocessor_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 21 15:43:38 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5ae3d076</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>videoprocessor_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 21 15:43:38 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b8fc9f92</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>system_videoprocessor_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 21 15:43:38 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b8fc9f92</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 21 15:43:38 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5ae3d076</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 21 15:44:27 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5ae3d076</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>PixelClk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_active_video_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_field_id_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_hblank_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_hsync_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_vblank_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_vsync_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_active_video_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_hsync_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_vsync_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>test</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/div_gen_0_3/div_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_videoprocessor_v2_0_S00_AXI_inst/divide_color2_X</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06e1/hdl/videoprocessor_v2_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06e1/hdl/videoprocessor_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/system_videoprocessor_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/div_gen_0_3/div_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_videoprocessor_v2_0_S00_AXI_inst/divide_color2_X</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06e1/hdl/videoprocessor_v2_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06e1/hdl/videoprocessor_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/system_videoprocessor_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/videoprocessor_v1_0/data/videoprocessor.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/videoprocessor_v1_0/data/videoprocessor.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/videoprocessor_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/videoprocessor_v1_0/src/videoprocessor.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/videoprocessor_v1_0/src/videoprocessor.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/videoprocessor_v1_0/src/videoprocessor_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>system_videoprocessor_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_videoprocessor_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_videoprocessor_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_videoprocessor_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_videoprocessor_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">system_videoprocessor_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>videoprocessor_v2.0</xilinx:displayName>
      <xilinx:coreRevision>25</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ac2c503_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21259324_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3819e639_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a5a066b_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4838bade_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36541d7b_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@133b1cee_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d26d2a4_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fe8e746_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bc1024b_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24dd9df7_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12225574_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49a0aa06_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33beada4_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cecee36_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ed3d532_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@666e25f9_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c9c5fb5_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13ead45d_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48f9f5d4_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54eeb02b_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51b52a4e_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dfad357_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46c72513_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3856516b_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@744f2947_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@765faeca_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bf4780f_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d1c51e8_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cad2cfd_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@590d59f4_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59d52879_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@372be507_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47a480a5_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32fe36ba_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d4d1d41_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ec91af3_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47550242_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@622a61aa_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46e28bec_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45369610_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@207e24b4_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2325738f_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@221e992a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b6876a7_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59146c38_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25ca27a8_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d1f09e6_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fe09090_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6db83d79_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e17f9bc_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49e91e4e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f9ca611_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a728642_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3259c5ce_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3458b7c1_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23f33eef_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54e2a17_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d2be7f_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ac6d592_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c36f54b_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ac9532_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d6fca7e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70d8924d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@650066f2_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4895671_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@691f886a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16519ed8_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c1dbe96_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66d914ce_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53d7b91b_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53c5958_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2efba791_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20b1b1ce_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b226030_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2665f6cd_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cb3c98e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f6589e0_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22d62e3f_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cdb4536_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@273f4083_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a63362f_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d092e98_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@125852fd_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@500e335e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ec3e61d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43e3618b_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39ed0ced_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42a3110d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@464ed8b2_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@313dda25_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7947a516_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32afab74_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@622c2d73_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12ad00a9_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b12aace_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3120e310_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@488e3ad6_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ca3cb42_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43f2ff56_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@285db752_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bd33cc5_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44f9fe01_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fb136a6_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f89daeb_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5884e7c8_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52d4ae52_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectcopyD/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bf97650_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c11ef99_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55cc5b2_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a3367ec_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7da66359_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a1b63bc_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68a41d98_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26798756_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4826e0b6_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f89c9b6_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78b5b710_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@665a9bbc_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aede9b0_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@131ac516_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fe768b0_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@264970be_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48977fbf_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c6efd58_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41b6dd80_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a40bd3d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fb8372d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a01c008_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e449e26_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cba64f3_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a724ffb_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f4d6835_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44e6de97_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15948c98_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d6b9cb5_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44dacdef_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@115349da_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34e5775a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74663fb1_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67afc4e6_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fd7f506_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41a4782e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51af85e7_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@557cfe4b_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52905dc9_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e5e7990_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78649a54_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c486fcf_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56c558c1_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20a1a5c_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@154b7a69_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@164c4c08_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25b7a260_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16cee208_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43fae7bf_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d1922e6_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1540f425_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a6765ea_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b1403e2_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@95583a0_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@321bebff_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2df691e4_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16c3969d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10afd47a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c90944d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e203bca_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a277433_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a10163b_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57060abe_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59ecb48a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53ae54b2_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35cdc820_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41b8560f_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d0e8a4_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6add0907_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52b2462_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b154561_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67413a81_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66cbbb05_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40460ab7_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ae75077_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34e5d032_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28d4ad21_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f1b7320_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64cf51ef_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ec13c58_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14f744f9_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b85cbd1_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@496cc9c1_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6adf151c_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b668d42_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fda8453_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a9f8a72_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5060835a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22368a34_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@483e7092_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18989ffa_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25b3e2e2_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5acf3f7e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d76dec8_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1828a330_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56fc3289_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e94984e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49ca556d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76ae59fd_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d803cee_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d261c97_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@343a45cf_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37cb61f8_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5115e899_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4568d2bd_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fa68faf_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@611b3f54_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@620c7aad_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bbe21f8_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28e18f3a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@662d2cd0_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f2e085_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62a6bab5_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23a01683_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f2792ac_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bb88388_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e9cf465_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cad91c5_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ce71d4e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f1e35f6_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49a1c7d4_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60b0538e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@180eb35c_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1101f3e1_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65caeab9_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52ed2745_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@faa378c_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e6e3d43_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@284db252_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40ae55ee_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1852dbd6_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@262506f0_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31007d2b_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7149a1d4_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4211b3dc_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ce3b82f_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@720103ac_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67e5b576_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79947eda_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2489dcbc_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51425450_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e8862e9_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17073e2e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@468ca262_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ca881da_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78f1279b_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56a2c548_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ad9e52a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b692b5d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@298e21e9_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c3d91ba_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34eda01a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d08fc7_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@234ea3b5_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4baec797_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dbc9431_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29754fa0_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11a923ee_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f15a7d6_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dc8ea9e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a4c0066_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4705f9d7_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23111b6b_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55ca55f9_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3091a509_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d7fc4cd_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63b98211_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62acaa05_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60ecc4d4_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42a82576_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f972199_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57829857_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3631e1ec_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a070ab1_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d5bdcb7_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f765cbf_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a222bf1_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59530e34_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1926e20d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41da8fa_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fec88f2_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39f73435_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@726049a7_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c897ba5_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5de4c51f_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@787f1e9b_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@545b9b4a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fd3b8d2_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fafeaeb_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39ae4664_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eefae74_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67b0b0a2_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e7d0578_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64878673_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2185ae57_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7205479d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ed43a9_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b1f24c0_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67137211_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d040130_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f9b9196_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59fffa60_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46cba91e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a753ed6_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ab735e0_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba441a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3130f035_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4230de2c_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3218667a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@127ee10f_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19ad9eb5_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c2c2f3_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13b36ef_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a6c63a4_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5871f2d8_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aceadf0_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@238df8ca_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75e3a38f_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69bdeb4_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d4e1a9d_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21924c3e_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33e30d01_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31a8a74a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44f8dac1_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47c18496_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@403a9c5a_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f8969f7_ARCHIVE_LOCATION">/home/mike/Desktop/ProjectVersions/projectsave0/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/videoprocessor_2.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="88917eeb"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5dc0db61"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9822c37d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="fba08ac4"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="aae5e3dd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
