{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623132394841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623132394945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 23:06:34 2021 " "Processing started: Mon Jun 07 23:06:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623132394945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132394945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132394946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1623132396141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623132396141 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GeneralRegister.sv(71) " "Verilog HDL information at GeneralRegister.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "GeneralRegister.sv" "" { Text "C:/Github projects/371final_lab6/GeneralRegister.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623132413609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generalregister.sv 2 2 " "Found 2 design units, including 2 entities, in source file generalregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GeneralRegister " "Found entity 1: GeneralRegister" {  } { { "GeneralRegister.sv" "" { Text "C:/Github projects/371final_lab6/GeneralRegister.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413611 ""} { "Info" "ISGN_ENTITY_NAME" "2 GeneralRegister_testbench " "Found entity 2: GeneralRegister_testbench" {  } { { "GeneralRegister.sv" "" { Text "C:/Github projects/371final_lab6/GeneralRegister.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Github projects/371final_lab6/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock25_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL_0002 " "Found entity 1: CLOCK25_PLL_0002" {  } { { "CLOCK25_PLL_0002.v" "" { Text "C:/Github projects/371final_lab6/CLOCK25_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "video_driver.sv" "" { Text "C:/Github projects/371final_lab6/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Github projects/371final_lab6/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413749 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  DE1_SoC.sv(53) " "Verilog HDL syntax error at DE1_SoC.sv(53) near text: \")\"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE1_SoC.sv" "" { Text "C:/Github projects/371final_lab6/DE1_SoC.sv" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623132413751 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" DE1_SoC.sv(53) " "Verilog HDL syntax error at DE1_SoC.sv(53) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE1_SoC.sv" "" { Text "C:/Github projects/371final_lab6/DE1_SoC.sv" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623132413751 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE1_SoC DE1_SoC.sv(8) " "Verilog Module Declaration warning at DE1_SoC.sv(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE1_SoC\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Github projects/371final_lab6/DE1_SoC.sv" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623132413751 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE1_SoC DE1_SoC.sv(7) " "Ignored design unit \"DE1_SoC\" at DE1_SoC.sv(7) due to previous errors" {  } { { "DE1_SoC.sv" "" { Text "C:/Github projects/371final_lab6/DE1_SoC.sv" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1623132413752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 0 0 " "Found 0 design units, including 0 entities, in source file de1_soc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock25_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL " "Found entity 1: CLOCK25_PLL" {  } { { "CLOCK25_PLL.v" "" { Text "C:/Github projects/371final_lab6/CLOCK25_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25_pll/clock25_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock25_pll/clock25_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL_0002 " "Found entity 1: CLOCK25_PLL_0002" {  } { { "CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "C:/Github projects/371final_lab6/CLOCK25_PLL/CLOCK25_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413757 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 Display.sv(26) " "Verilog HDL Expression warning at Display.sv(26): truncated literal to match 24 bits" {  } { { "Display.sv" "" { Text "C:/Github projects/371final_lab6/Display.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1623132413758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 2 2 " "Found 2 design units, including 2 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.sv" "" { Text "C:/Github projects/371final_lab6/Display.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413759 ""} { "Info" "ISGN_ENTITY_NAME" "2 Display_testbench " "Found entity 2: Display_testbench" {  } { { "Display.sv" "" { Text "C:/Github projects/371final_lab6/Display.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecontrol.sv 2 2 " "Found 2 design units, including 2 entities, in source file gamecontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameControl " "Found entity 1: GameControl" {  } { { "GameControl.sv" "" { Text "C:/Github projects/371final_lab6/GameControl.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413761 ""} { "Info" "ISGN_ENTITY_NAME" "2 GameControl_testbench " "Found entity 2: GameControl_testbench" {  } { { "GameControl.sv" "" { Text "C:/Github projects/371final_lab6/GameControl.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDecDigit.sv(32) " "Verilog HDL warning at HexDecDigit.sv(32): extended using \"x\" or \"z\"" {  } { { "HexDecDigit.sv" "" { Text "C:/Github projects/371final_lab6/HexDecDigit.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623132413764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecdigit.sv 2 2 " "Found 2 design units, including 2 entities, in source file hexdecdigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecDigit " "Found entity 1: HexDecDigit" {  } { { "HexDecDigit.sv" "" { Text "C:/Github projects/371final_lab6/HexDecDigit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413765 ""} { "Info" "ISGN_ENTITY_NAME" "2 HexDecDigit_testbench " "Found entity 2: HexDecDigit_testbench" {  } { { "HexDecDigit.sv" "" { Text "C:/Github projects/371final_lab6/HexDecDigit.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413765 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "n8_driver.v(74) " "Verilog HDL Event Control warning at n8_driver.v(74): event expression contains \"\|\" or \"\|\|\"" {  } { { "n8_driver.v" "" { Text "C:/Github projects/371final_lab6/n8_driver.v" 74 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1623132413790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n8_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file n8_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 n8_driver " "Found entity 1: n8_driver" {  } { { "n8_driver.v" "" { Text "C:/Github projects/371final_lab6/n8_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n8_to_key.sv 2 2 " "Found 2 design units, including 2 entities, in source file n8_to_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n8_to_key " "Found entity 1: n8_to_key" {  } { { "n8_to_key.sv" "" { Text "C:/Github projects/371final_lab6/n8_to_key.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413792 ""} { "Info" "ISGN_ENTITY_NAME" "2 n8_to_key_testbench " "Found entity 2: n8_to_key_testbench" {  } { { "n8_to_key.sv" "" { Text "C:/Github projects/371final_lab6/n8_to_key.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_logic.sv 2 2 " "Found 2 design units, including 2 entities, in source file win_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_logic " "Found entity 1: win_logic" {  } { { "win_logic.sv" "" { Text "C:/Github projects/371final_lab6/win_logic.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413794 ""} { "Info" "ISGN_ENTITY_NAME" "2 win_logic_testbench " "Found entity 2: win_logic_testbench" {  } { { "win_logic.sv" "" { Text "C:/Github projects/371final_lab6/win_logic.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623132413794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413794 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github projects/371final_lab6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Github projects/371final_lab6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132413851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623132414107 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 07 23:06:54 2021 " "Processing ended: Mon Jun 07 23:06:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623132414107 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623132414107 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623132414107 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623132414107 ""}
