// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __network_SeparableConv2D_4_w_1_H__
#define __network_SeparableConv2D_4_w_1_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct network_SeparableConv2D_4_w_1_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 16;
  static const unsigned AddressRange = 144;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(network_SeparableConv2D_4_w_1_ram) {
        ram[0] = "0b1110110110010101";
        ram[1] = "0b1111101010101010";
        ram[2] = "0b1111010100110001";
        ram[3] = "0b1111110011010000";
        ram[4] = "0b0000101111101111";
        ram[5] = "0b0000110011110101";
        ram[6] = "0b1111010110101100";
        ram[7] = "0b0000010101010001";
        ram[8] = "0b1111101110010110";
        ram[9] = "0b0001000110011001";
        ram[10] = "0b0000111110010001";
        ram[11] = "0b1111111101110000";
        ram[12] = "0b0001000100111010";
        ram[13] = "0b1111101110111000";
        ram[14] = "0b1111100000010011";
        ram[15] = "0b0000000001000110";
        ram[16] = "0b1111011001110011";
        ram[17] = "0b1111110001100010";
        ram[18] = "0b0000011001111100";
        ram[19] = "0b1111101011100101";
        ram[20] = "0b0000011100000101";
        ram[21] = "0b1111101110110101";
        ram[22] = "0b1110010101011000";
        ram[23] = "0b1111000001011001";
        ram[24] = "0b0000011101101100";
        ram[25] = "0b1111011010110100";
        ram[26] = "0b0000000000110000";
        ram[27] = "0b1111110010000000";
        ram[28] = "0b0000011001001100";
        ram[29] = "0b1111111010011111";
        ram[30] = "0b0000011100101001";
        ram[31] = "0b0000110110110111";
        ram[32] = "0b0000011100101100";
        ram[33] = "0b1111111010110001";
        ram[34] = "0b0000011110010101";
        ram[35] = "0b1111101110111000";
        ram[36] = "0b0001100010011110";
        ram[37] = "0b0010100011011101";
        ram[38] = "0b0000101100000010";
        ram[39] = "0b0000100000010010";
        ram[40] = "0b1111000101100101";
        ram[41] = "0b0000011010101110";
        ram[42] = "0b0000110001010000";
        ram[43] = "0b0001111100110111";
        ram[44] = "0b0000100101100010";
        ram[45] = "0b0001000010010110";
        ram[46] = "0b0000100111110111";
        ram[47] = "0b0001000001101000";
        ram[48] = "0b0000111011101011";
        ram[49] = "0b1111100110000101";
        ram[50] = "0b1101010111111000";
        ram[51] = "0b1111110100001111";
        ram[52] = "0b1101101100100011";
        ram[53] = "0b1110101111111010";
        ram[54] = "0b1111010010001011";
        ram[55] = "0b0000110001110011";
        ram[56] = "0b0000001001110111";
        ram[57] = "0b0000111001010110";
        ram[58] = "0b0001111000110110";
        ram[59] = "0b0001000010101111";
        ram[60] = "0b0000000011101011";
        ram[61] = "0b0000110111000111";
        ram[62] = "0b1111100010101001";
        ram[63] = "0b0000101111101010";
        ram[64] = "0b0000111110100111";
        ram[65] = "0b0000101000110011";
        ram[66] = "0b0000111111000101";
        ram[67] = "0b1111110101010100";
        ram[68] = "0b1111100110100001";
        ram[69] = "0b0000110100011011";
        ram[70] = "0b1111111000000011";
        ram[71] = "0b1111101101100101";
        ram[72] = "0b0000011110111010";
        ram[73] = "0b1111011010011111";
        ram[74] = "0b0000000101011100";
        ram[75] = "0b1111001111101110";
        ram[76] = "0b1101100110101110";
        ram[77] = "0b1111000001011000";
        ram[78] = "0b1111111100000101";
        ram[79] = "0b1111011010101100";
        ram[80] = "0b0000100000100010";
        ram[81] = "0b0010000010000111";
        ram[82] = "0b0001000001110011";
        ram[83] = "0b0000110000001111";
        ram[84] = "0b0000110100011100";
        ram[85] = "0b0000001011110000";
        ram[86] = "0b1111011001000111";
        ram[87] = "0b0000010010001100";
        ram[88] = "0b1111110011110010";
        ram[89] = "0b1111111010011011";
        ram[90] = "0b1111010010000000";
        ram[91] = "0b1111010010011110";
        ram[92] = "0b1111101001101100";
        ram[93] = "0b1111111110100111";
        ram[94] = "0b1110111100010110";
        ram[95] = "0b0000000001101000";
        ram[96] = "0b1111111010000101";
        ram[97] = "0b1111010011110011";
        ram[98] = "0b1111101100100101";
        ram[99] = "0b0000000100001111";
        ram[100] = "0b1110111110010000";
        ram[101] = "0b1111101111011101";
        ram[102] = "0b1110101111111111";
        ram[103] = "0b1110001000110010";
        ram[104] = "0b1110100011010000";
        ram[105] = "0b0000000100110111";
        ram[106] = "0b1110110001000000";
        ram[107] = "0b0000011100101001";
        ram[108] = "0b0001000000101100";
        ram[109] = "0b1111101000011111";
        ram[110] = "0b1111101100000010";
        ram[111] = "0b1111011110111100";
        ram[112] = "0b1110101011000010";
        ram[113] = "0b1111111010110111";
        ram[114] = "0b1111011100111010";
        ram[115] = "0b1111110011111000";
        ram[116] = "0b0001000001110101";
        ram[117] = "0b1111011010100011";
        ram[118] = "0b1111100101110011";
        ram[119] = "0b1111001000000111";
        ram[120] = "0b0000010001110101";
        ram[121] = "0b0000001010110101";
        ram[122] = "0b0000111100000101";
        ram[123] = "0b1111001001001100";
        ram[124] = "0b0000000001000011";
        ram[125] = "0b0000000100110011";
        ram[126] = "0b0001010110001101";
        ram[127] = "0b0000101111001001";
        ram[128] = "0b0001000101101100";
        ram[129] = "0b0000111000110100";
        ram[130] = "0b1101110001010010";
        ram[131] = "0b0001011100110100";
        ram[132] = "0b0000101010011110";
        ram[133] = "0b0001011101100101";
        ram[134] = "0b0001100001100111";
        ram[135] = "0b0000001101110000";
        ram[136] = "0b1111101111110101";
        ram[137] = "0b0000001110001000";
        ram[138] = "0b1111000110011001";
        ram[139] = "0b1111000001110001";
        ram[140] = "0b1111001100010000";
        ram[141] = "0b0000010010101101";
        ram[142] = "0b1111110101101101";
        ram[143] = "0b0000000111111110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(network_SeparableConv2D_4_w_1) {


static const unsigned DataWidth = 16;
static const unsigned AddressRange = 144;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


network_SeparableConv2D_4_w_1_ram* meminst;


SC_CTOR(network_SeparableConv2D_4_w_1) {
meminst = new network_SeparableConv2D_4_w_1_ram("network_SeparableConv2D_4_w_1_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);


meminst->reset(reset);
meminst->clk(clk);
}
~network_SeparableConv2D_4_w_1() {
    delete meminst;
}


};//endmodule
#endif
