vhdl modules "usr_package.vhd"
vhdl modules "registre1bit.vhd"
vhdl modules "mux_2_1.vhd"
vhdl modules "rdc_Nbits.vhd"
vhdl modules "rdc_load_nbits.vhd"
vhdl modules "compteurNbits.vhd"
verilog work "serial_tx.v"
vhdl modules "registreNbits.vhd"
vhdl modules "FSM_recuperer_donnee_adc_12bits.vhd"
vhdl modules "FSM_convertir_1canal_adc12bits.vhd"
vhdl modules "FSM_conversion_seq_choix_canaux_adc12bits.vhd"
vhdl modules "configuration_spi_adc_12bits.vhd"
vhdl modules "top_controle_spi_adc_12bits.vhd"
vhdl modules "FSM_serial_tx.vhd"
vhdl modules "FSM_controle_mode_adc_12bits.vhd"
vhdl modules "top_controle_adc_12bits.vhd"
verilog work "serial_rx.v"
vhdl modules "memoire_tampon_NxM.vhd"
vhdl modules "FSM_envoyer_Noctets.vhd"
vhdl modules "diviseur_clk.vhd"
vhdl modules "buffer_8xM.vhd"
vhdl work "top_test_mode_adc_12bits.vhd"
vhdl work "test_sim_mode_adc12bits_tb.vhd"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
