
---------- Begin Simulation Statistics ----------
final_tick                               81939966188500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67723                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791800                       # Number of bytes of host memory used
host_op_rate                                   108624                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   147.66                       # Real time elapsed on the host
host_tick_rate                               19625541                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002898                       # Number of seconds simulated
sim_ticks                                  2897931000                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       651705                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        19374                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       863553                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       497980                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       651705                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       153725                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          943312                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           39450                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2133                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14093005                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7119932                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19401                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1264479                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1227863                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5621508                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.853232                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.111788                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1361743     24.22%     24.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1863802     33.15%     57.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       425313      7.57%     64.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       200286      3.56%     68.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       151273      2.69%     71.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       167679      2.98%     74.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       143670      2.56%     76.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        43263      0.77%     77.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1264479     22.49%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5621508                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.579584                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.579584                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2897344                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17603913                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           548544                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1560920                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          19627                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        759053                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3693294                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    62                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1411961                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    80                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              943312                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            849065                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4902650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3221                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10949021                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           39254                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.162757                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       863028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       537430                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.889117                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5785496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.084335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.526166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2983554     51.57%     51.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           132532      2.29%     53.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           104218      1.80%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           149675      2.59%     58.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           178995      3.09%     61.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           340830      5.89%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           168706      2.92%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           193838      3.35%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1533148     26.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5785496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2745397                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1368266                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32991                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           780532                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.892859                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5100211                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1411961                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          155707                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3719325                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1426746                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17267383                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3688250                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        31066                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16766551                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            302                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         95838                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19627                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         96269                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          253                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       378439                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       113698                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        28546                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          261                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4826                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26953411                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16750083                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498289                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13430580                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.890018                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16756634                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29026407                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13087481                       # number of integer regfile writes
system.switch_cpus.ipc                       1.725375                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.725375                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100022      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10397081     61.90%     62.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86952      0.52%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34924      0.21%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342289      2.04%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129173      0.77%     66.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       160948      0.96%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63331      0.38%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       139327      0.83%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           46      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176560      1.05%     69.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23295      0.14%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13075      0.08%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3415741     20.33%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1412969      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       280349      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          450      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16797624                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1587115                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3151061                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1546452                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1900676                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              204418                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012169                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          121296     59.34%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             82      0.04%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3348      1.64%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            17      0.01%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2662      1.30%     62.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9967      4.88%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          59029     28.88%     96.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           610      0.30%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         7407      3.62%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15314905                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36511550                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15203631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16594791                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17267380                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16797624                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1227825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77456                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1748818                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5785496                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.903403                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.327409                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1234221     21.33%     21.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       632163     10.93%     32.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       893430     15.44%     47.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       828069     14.31%     62.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       729134     12.60%     74.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       611488     10.57%     85.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       341352      5.90%     91.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       252806      4.37%     95.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       262833      4.54%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5785496                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.898220                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              849093                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       376094                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       279348                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3719325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1426746                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6732932                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5795841                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          306478                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         146182                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           859997                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         644621                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2954                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54910670                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17491617                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22466758                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1997418                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1566317                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          19627                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2601968                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1734052                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3015075                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30010069                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4108339                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21624358                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34699306                       # The number of ROB writes
system.switch_cpus.timesIdled                     158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8675                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50365                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8675                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2536                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3612                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1955                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5207                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2536                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        21053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       726720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       726720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  726720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7743                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7743    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7743                       # Request fanout histogram
system.membus.reqLayer2.occupancy            30246500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           41082000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2897931000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6456                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22542                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          256                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14257                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19302                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19301                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           382                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6074                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2835520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2876352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           12448                       # Total snoops (count)
system.tol2bus.snoopTraffic                    231168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            38206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.227059                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.418936                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29531     77.29%     77.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8675     22.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              38206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44365000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38053500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            571500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          248                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        17767                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18015                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          248                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        17767                       # number of overall hits
system.l2.overall_hits::total                   18015                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          133                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         7603                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7743                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          133                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         7603                       # number of overall misses
system.l2.overall_misses::total                  7743                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10998500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    595101500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        606100000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10998500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    595101500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       606100000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25758                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25758                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.349081                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.299685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.300606                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.349081                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.299685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.300606                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82695.488722                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78271.932132                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78277.153558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82695.488722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78271.932132                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78277.153558                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3612                       # number of writebacks
system.l2.writebacks::total                      3612                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         7603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         7603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7736                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9668500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    519071500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    528740000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9668500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    519071500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    528740000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.349081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.299685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.300334                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.349081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.299685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.300334                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72695.488722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68271.932132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68347.983454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72695.488722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68271.932132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68347.983454                       # average overall mshr miss latency
system.l2.replacements                          12448                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18930                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18930                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          256                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              256                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          256                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          256                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1794                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1794                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14095                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14095                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         5206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5207                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    395370500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     395370500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.269727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.269765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75945.159431                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75930.574227                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    343310500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    343310500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.269727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.269713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65945.159431                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65945.159431                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10998500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10998500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.349081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.350785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82695.488722                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82078.358209                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          133                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          133                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9668500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9668500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.349081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.348168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72695.488722                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72695.488722                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    199731000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    199731000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.394958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.395456                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83325.406758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83151.956703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    175761000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    175761000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.394958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.394633                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73325.406758                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73325.406758                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1633.516029                       # Cycle average of tags in use
system.l2.tags.total_refs                       30163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12448                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.423120                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     410.992458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.055566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.988331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    62.446167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1157.033507                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.200680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.030491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.564958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.797615                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          901                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.875977                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    114972                       # Number of tag accesses
system.l2.tags.data_accesses                   114972                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       486592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             495552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       231168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          231168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         7603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3612                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3612                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             22085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            132508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2937268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    167910140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171002001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        22085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2937268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2959353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       79770015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79770015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       79770015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            22085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           132508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2937268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    167910140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            250772016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      7160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000436398500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          203                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          203                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3354                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7736                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3612                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3612                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    443                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              210                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     78348250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   36465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               215092000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10742.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29492.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5315                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3030                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7736                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3612                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.948718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.791600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.527299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          707     28.33%     28.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          727     29.13%     57.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          431     17.27%     74.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          226      9.05%     83.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          113      4.53%     88.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           64      2.56%     90.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           55      2.20%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      1.72%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          130      5.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2496                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.842365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    111.045637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            184     90.64%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           15      7.39%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.99%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           203                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.492611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.462456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               56     27.59%     27.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      5.91%     33.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              117     57.64%     91.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      7.39%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           203                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 466752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   28352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  227264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  495104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               231168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       161.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2897768000                       # Total gap between requests
system.mem_ctrls.avgGap                     255354.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       458240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       227264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2937268.002585292794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 158126608.259478926659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78422847.196844920516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         7603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3612                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4190000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    210902000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  64179304500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31503.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27739.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17768356.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7632660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4049265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19756380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5063400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     228646080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        974219490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        292383840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1531751115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.567145                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    751602250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     96720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2049598250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10210200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5423055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            32315640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13472820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     228646080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        853095060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        394384320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1537547175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.567213                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1017288750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     96720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1783911750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2897920500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       848633                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           848648                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       848633                       # number of overall hits
system.cpu.icache.overall_hits::total          848648                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          432                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            433                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          432                       # number of overall misses
system.cpu.icache.overall_misses::total           433                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15968500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15968500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15968500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15968500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       849065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       849081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       849065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       849081                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 36964.120370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36878.752887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 36964.120370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36878.752887                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          256                       # number of writebacks
system.cpu.icache.writebacks::total               256                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           51                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           51                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          381                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          381                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14192000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14192000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000449                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000449                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37249.343832                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37249.343832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37249.343832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37249.343832                       # average overall mshr miss latency
system.cpu.icache.replacements                    256                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       848633                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          848648                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          432                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           433                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15968500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15968500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       849065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       849081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 36964.120370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36878.752887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           51                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          381                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          381                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14192000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14192000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37249.343832                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37249.343832                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004221                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               45795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               256                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            178.886719                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000035                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1698544                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1698544                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4686364                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4686365                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4686364                       # number of overall hits
system.cpu.dcache.overall_hits::total         4686365                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26606                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26612                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26606                       # number of overall misses
system.cpu.dcache.overall_misses::total         26612                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    884025000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    884025000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    884025000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    884025000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4712970                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4712977                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4712970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4712977                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005647                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005647                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 33226.527851                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33219.036525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 33226.527851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33219.036525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8843                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               277                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.924188                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18930                       # number of writebacks
system.cpu.dcache.writebacks::total             18930                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1236                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25370                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    820120500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    820120500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    820120500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    820120500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005383                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005383                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005383                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005383                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 32326.389436                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32326.389436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 32326.389436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32326.389436                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24351                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3307494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3307494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    292355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    292355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3314798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3314803                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 40026.697700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39999.315912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6069                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6069                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    247788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    247788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 40828.472565                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40828.472565                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19302                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    591670000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    591670000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 30653.300176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30651.712169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    572332500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    572332500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 29652.997254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29652.997254                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939966188500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.034903                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2383049                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24351                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.862470                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000110                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.034793                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          730                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9451329                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9451329                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81948552487000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89318                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793248                       # Number of bytes of host memory used
host_op_rate                                   143272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   447.84                       # Real time elapsed on the host
host_tick_rate                               19172843                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008586                       # Number of seconds simulated
sim_ticks                                  8586298500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         42265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1942817                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        54312                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2590922                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1494339                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1942817                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       448478                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2822543                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          114967                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4239                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42293369                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21359538                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        54312                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3818248                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3573199                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16695588                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.882370                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.125924                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3975122     23.81%     23.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5590573     33.49%     57.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1228194      7.36%     64.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       580963      3.48%     68.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       442316      2.65%     70.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       483263      2.89%     73.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       436911      2.62%     76.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       139998      0.84%     77.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3818248     22.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16695588                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.572420                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.572420                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8547359                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52653828                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1639431                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4560988                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          54924                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2367638                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11064039                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    91                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4227053                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   216                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2822543                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2526680                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14560964                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8454                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32742587                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          109848                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.164363                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2554452                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1609306                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.906676                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17170340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.106720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.525382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8774019     51.10%     51.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           395525      2.30%     53.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           329087      1.92%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           452864      2.64%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           542078      3.16%     61.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1016144      5.92%     67.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           510104      2.97%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           582653      3.39%     73.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4567866     26.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17170340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8245731                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4104830                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        95846                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2343784                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.925609                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15276028                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4227053                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          458006                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11134863                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4265670                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51695986                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11048975                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        81453                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50240309                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            859                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        341502                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          54924                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        342731                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          765                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1166694                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          742                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       321342                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        73748                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          742                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83126                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        12720                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80916468                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50193476                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497589                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40263177                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.922882                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50212963                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         86971404                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39208066                       # number of integer regfile writes
system.switch_cpus.ipc                       1.746970                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.746970                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299054      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31148023     61.90%     62.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260133      0.52%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103882      0.21%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023656      2.03%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388848      0.77%     66.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482867      0.96%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189824      0.38%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       421123      0.84%     68.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          126      0.00%     68.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       532594      1.06%     69.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69446      0.14%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38707      0.08%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10227109     20.32%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4229104      8.40%     98.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       842814      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1201      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50321759                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4769992                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9464970                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4643741                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5694262                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              601184                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011947                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          354141     58.91%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            142      0.02%     58.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10260      1.71%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            43      0.01%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        14778      2.46%     63.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30529      5.08%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         169706     28.23%     96.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1837      0.31%     96.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        19747      3.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45853897                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    109186868                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45549735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49575598                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51695961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50321759                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           25                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3573143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       236793                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5131416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17170340                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.930737                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.334311                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3640966     21.20%     21.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1842165     10.73%     31.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2571886     14.98%     46.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2521349     14.68%     61.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2157092     12.56%     74.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1807852     10.53%     84.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1086513      6.33%     91.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       755067      4.40%     95.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       787450      4.59%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17170340                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.930352                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2526680                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1014883                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       829952                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11134863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4265670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20171083                       # number of misc regfile reads
system.switch_cpus.numCycles                 17172597                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          934823                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         393812                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2587620                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1521535                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8452                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164429642                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52338199                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67259409                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5947389                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4920894                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          54924                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7645581                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5057344                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9041368                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89787812                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            3                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12620335                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             64573404                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103868334                       # The number of ROB writes
system.switch_cpus.timesIdled                     196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        79974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        29531                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       159955                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          29531                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8586298500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7314                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14237                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6830                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13884                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7314                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        63463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        63463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  63463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2267840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2267840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2267840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             21198                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   21198    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               21198                       # Request fanout histogram
system.membus.reqLayer2.occupancy           106503000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          112790250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8586298500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8586298500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8586298500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8586298500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19049                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          697                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           46788                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60933                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           705                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18344                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       237830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                239937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9072128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9161856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44223                       # Total snoops (count)
system.tol2bus.snoopTraffic                    911168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           124204                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.237762                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.425714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  94673     76.22%     76.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  29531     23.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             124204                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143149500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         118916498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1057999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8586298500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          680                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        58103                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58783                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          680                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        58103                       # number of overall hits
system.l2.overall_hits::total                   58783                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        21173                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21198                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           25                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        21173                       # number of overall misses
system.l2.overall_misses::total                 21198                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2128500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1672233500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1674362000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2128500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1672233500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1674362000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          705                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79276                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                79981                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          705                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79276                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               79981                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.035461                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.267080                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265038                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.035461                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.267080                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265038                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        85140                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78979.525811                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78986.791207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        85140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78979.525811                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78986.791207                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14237                       # number of writebacks
system.l2.writebacks::total                     14237                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        21173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21198                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        21173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21198                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1878500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1460503500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1462382000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1878500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1460503500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1462382000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.035461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.267080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.035461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.267080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265038                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        75140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68979.525811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68986.791207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        75140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68979.525811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68986.791207                       # average overall mshr miss latency
system.l2.replacements                          44223                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62475                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62475                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          697                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              697                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          697                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          697                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6375                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6375                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        47048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47048                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13884                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1070627500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1070627500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.227861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.227861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77112.323538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77112.323538                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    931787500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    931787500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.227861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.227861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67112.323538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67112.323538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2128500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2128500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.035461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.035461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        85140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        85140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1878500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1878500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.035461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.035461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        75140                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        75140                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         7289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    601606000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    601606000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.397351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.397351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82536.150364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82536.150364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         7289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    528716000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    528716000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.397351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.397351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72536.150364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72536.150364                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8586298500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1986.684472                       # Cycle average of tags in use
system.l2.tags.total_refs                      171988                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46211                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.721798                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     569.754843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.654591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1401.275039                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.278201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.684216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970061                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1988                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          487                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          532                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    364327                       # Number of tag accesses
system.l2.tags.data_accesses                   364327                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8586298500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1355072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1356672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       911168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          911168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        21173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14237                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14237                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       186343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    157817947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158004290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       186343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           186343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106118836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106118836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106118836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       186343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    157817947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            264123126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        25.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     19962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000718934500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          809                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          809                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               55640                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13408                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       21198                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14237                       # Number of write requests accepted
system.mem_ctrls.readBursts                     21198                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14237                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    61                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              684                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    228447250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   99935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               603203500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11429.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30179.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14166                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12097                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 21198                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14237                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.314766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.762054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.274696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2185     27.60%     27.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2326     29.38%     56.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1419     17.92%     74.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          700      8.84%     83.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          386      4.88%     88.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          268      3.39%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          129      1.63%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          128      1.62%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          376      4.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7917                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.726823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.744726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.788856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              77      9.52%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            247     30.53%     40.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           190     23.49%     63.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           110     13.60%     77.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            53      6.55%     83.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            35      4.33%     88.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            32      3.96%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            17      2.10%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            17      2.10%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             7      0.87%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.62%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.49%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.49%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            5      0.62%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.12%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.25%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.25%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           809                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.540173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.510967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              212     26.21%     26.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      4.45%     30.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              477     58.96%     89.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               81     10.01%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.25%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           809                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1279168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  908160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1356672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               911168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       148.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8572144000                       # Total gap between requests
system.mem_ctrls.avgGap                     241911.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1277568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       908160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 186343.393489056994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 148791472.833142220974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105768510.144388750196                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           25                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        21173                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14237                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       841500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    602362000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 205918642000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33660.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28449.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14463625.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             22441020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             11935275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            59083500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           23625720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     677333280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2884844100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        867796320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4547059215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.571528                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2230603750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    286520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6069174750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             34064940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             18109740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            83623680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           50446080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     677333280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2689184190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1032562560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4585324470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.028076                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2657973250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    286520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5641805250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11484219000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81948552487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3374552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3374567                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3374552                       # number of overall hits
system.cpu.icache.overall_hits::total         3374567                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1193                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1194                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1193                       # number of overall misses
system.cpu.icache.overall_misses::total          1194                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     27728500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27728500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     27728500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27728500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3375745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3375761                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3375745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3375761                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000353                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000354                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000353                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000354                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 23242.665549                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23223.199330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 23242.665549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23223.199330                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          953                       # number of writebacks
system.cpu.icache.writebacks::total               953                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1086                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1086                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1086                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1086                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     24576500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24576500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     24576500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24576500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000322                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000322                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000322                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000322                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22630.294659                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22630.294659                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22630.294659                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22630.294659                       # average overall mshr miss latency
system.cpu.icache.replacements                    953                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3374552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3374567                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1193                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1194                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     27728500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27728500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3375745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3375761                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000353                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000354                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 23242.665549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23223.199330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1086                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1086                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     24576500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24576500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22630.294659                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22630.294659                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81948552487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.017971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3375654                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1087                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3105.477461                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000140                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.017831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.261719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6752609                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6752609                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81948552487000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81948552487000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81948552487000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81948552487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81948552487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81948552487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81948552487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18693205                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18693206                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18693205                       # number of overall hits
system.cpu.dcache.overall_hits::total        18693206                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108914                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108920                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108914                       # number of overall misses
system.cpu.dcache.overall_misses::total        108920                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3472427498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3472427498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3472427498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3472427498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18802119                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18802126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18802119                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18802126                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005793                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31882.287842                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31880.531564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31882.287842                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31880.531564                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34238                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1127                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.379769                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81405                       # number of writebacks
system.cpu.dcache.writebacks::total             81405                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4268                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4268                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104646                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104646                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3222471998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3222471998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3222471998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3222471998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005566                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005566                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005566                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005566                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30794.029375                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30794.029375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30794.029375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30794.029375                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103628                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13183348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13183348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1163719500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1163719500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13212028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13212033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 40575.993724                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40568.921039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    994034500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    994034500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 40717.425142                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40717.425142                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2308707998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2308707998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590093                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014353                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014353                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 28774.684024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28774.325394                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2228437498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2228437498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 27774.575275                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27774.575275                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81948552487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.142190                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18797858                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104652                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.622539                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.141766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37708904                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37708904                       # Number of data accesses

---------- End Simulation Statistics   ----------
