

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Sat Dec 23 20:35:19 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4630913|  4630913|  55.738 ms|  55.738 ms|  4630913|  4630913|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_1_VITIS_LOOP_70_2_VITIS_LOOP_73_3   |  4630912|  4630912|      1196|          -|          -|  3872|        no|
        | + VITIS_LOOP_78_4_VITIS_LOOP_81_5_VITIS_LOOP_84_6  |     1176|     1176|        29|          4|          1|   288|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 1
  Pipeline-0 : II = 4, D = 29, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 33 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 4 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%br_ln67 = br void" [../src/hls/cnn.cpp:67]   --->   Operation 50 'br' 'br_ln67' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten70 = phi i12 0, void %.lr.ph25, i12 %add_ln67, void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:67]   --->   Operation 51 'phi' 'indvar_flatten70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i = phi i4 1, void %.lr.ph25, i4 %select_ln67_8, void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:67]   --->   Operation 52 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten44 = phi i10 0, void %.lr.ph25, i10 %select_ln70, void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:70]   --->   Operation 53 'phi' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ii = phi i4 1, void %.lr.ph25, i4 %ii_cast5_mid2, void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:67]   --->   Operation 54 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph25, i6 %add_ln73, void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:73]   --->   Operation 55 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.96ns)   --->   "%add_ln67 = add i12 %indvar_flatten70, i12 1" [../src/hls/cnn.cpp:67]   --->   Operation 56 'add' 'add_ln67' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i" [../src/hls/cnn.cpp:70]   --->   Operation 57 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.36ns)   --->   "%mul_ln70 = mul i7 %zext_ln70, i7 11" [../src/hls/cnn.cpp:70]   --->   Operation 58 'mul' 'mul_ln70' <Predicate = true> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ii_cast = zext i4 %ii" [../src/hls/cnn.cpp:67]   --->   Operation 59 'zext' 'ii_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.87ns)   --->   "%tmp = add i5 %ii_cast, i5 20" [../src/hls/cnn.cpp:67]   --->   Operation 60 'add' 'tmp' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_cast = sext i5 %tmp" [../src/hls/cnn.cpp:67]   --->   Operation 61 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.89ns)   --->   "%mul4811 = add i7 %tmp_cast, i7 %mul_ln70" [../src/hls/cnn.cpp:67]   --->   Operation 62 'add' 'mul4811' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.86ns)   --->   "%icmp_ln67 = icmp_eq  i12 %indvar_flatten70, i12 3872" [../src/hls/cnn.cpp:67]   --->   Operation 63 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %._crit_edge21.loopexit, void %._crit_edge26.loopexit" [../src/hls/cnn.cpp:67]   --->   Operation 64 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.85ns)   --->   "%icmp_ln70 = icmp_eq  i10 %indvar_flatten44, i10 352" [../src/hls/cnn.cpp:70]   --->   Operation 65 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.45ns)   --->   "%select_ln67 = select i1 %icmp_ln70, i4 1, i4 %ii" [../src/hls/cnn.cpp:67]   --->   Operation 66 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.86ns)   --->   "%add_ln67_3 = add i4 %i, i4 1" [../src/hls/cnn.cpp:67]   --->   Operation 67 'add' 'add_ln67_3' <Predicate = (!icmp_ln67)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i4 %add_ln67_3" [../src/hls/cnn.cpp:70]   --->   Operation 68 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.36ns)   --->   "%mul_ln70_1 = mul i7 %zext_ln70_1, i7 11" [../src/hls/cnn.cpp:70]   --->   Operation 69 'mul' 'mul_ln70_1' <Predicate = (!icmp_ln67)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node mul4811_mid1)   --->   "%select_ln67_7 = select i1 %icmp_ln70, i7 %mul_ln70_1, i7 %mul_ln70" [../src/hls/cnn.cpp:67]   --->   Operation 70 'select' 'select_ln67_7' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.89ns)   --->   "%mul4811_mid162 = add i7 %mul_ln70_1, i7 117" [../src/hls/cnn.cpp:70]   --->   Operation 71 'add' 'mul4811_mid162' <Predicate = (!icmp_ln67)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%xor_ln67 = xor i1 %icmp_ln70, i1 1" [../src/hls/cnn.cpp:67]   --->   Operation 72 'xor' 'xor_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.87ns)   --->   "%icmp_ln73 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:73]   --->   Operation 73 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln67)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln67 = and i1 %icmp_ln73, i1 %xor_ln67" [../src/hls/cnn.cpp:67]   --->   Operation 74 'and' 'and_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.45ns)   --->   "%select_ln67_8 = select i1 %icmp_ln70, i4 %add_ln67_3, i4 %i" [../src/hls/cnn.cpp:67]   --->   Operation 75 'select' 'select_ln67_8' <Predicate = (!icmp_ln67)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.86ns)   --->   "%add_ln70 = add i4 %select_ln67, i4 1" [../src/hls/cnn.cpp:70]   --->   Operation 76 'add' 'add_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node iii_mid2)   --->   "%empty_86 = or i1 %and_ln67, i1 %icmp_ln70" [../src/hls/cnn.cpp:67]   --->   Operation 77 'or' 'empty_86' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.44ns) (out node of the LUT)   --->   "%iii_mid2 = select i1 %empty_86, i6 0, i6 %iii" [../src/hls/cnn.cpp:67]   --->   Operation 78 'select' 'iii_mid2' <Predicate = (!icmp_ln67)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.45ns)   --->   "%ii_cast5_mid2 = select i1 %and_ln67, i4 %add_ln70, i4 %select_ln67" [../src/hls/cnn.cpp:67]   --->   Operation 79 'select' 'ii_cast5_mid2' <Predicate = (!icmp_ln67)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%ii_cast_mid1 = zext i4 %add_ln70" [../src/hls/cnn.cpp:70]   --->   Operation 80 'zext' 'ii_cast_mid1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.87ns)   --->   "%tmp_mid1 = add i5 %ii_cast_mid1, i5 20" [../src/hls/cnn.cpp:70]   --->   Operation 81 'add' 'tmp_mid1' <Predicate = (!icmp_ln67)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node mul4811_mid1)   --->   "%tmp_cast_mid1 = sext i5 %tmp_mid1" [../src/hls/cnn.cpp:70]   --->   Operation 82 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.89ns) (out node of the LUT)   --->   "%mul4811_mid1 = add i7 %tmp_cast_mid1, i7 %select_ln67_7" [../src/hls/cnn.cpp:70]   --->   Operation 83 'add' 'mul4811_mid1' <Predicate = (!icmp_ln67)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node empty_87)   --->   "%select_ln67_9 = select i1 %icmp_ln70, i7 %mul4811_mid162, i7 %mul4811" [../src/hls/cnn.cpp:67]   --->   Operation 84 'select' 'select_ln67_9' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.42ns) (out node of the LUT)   --->   "%empty_87 = select i1 %and_ln67, i7 %mul4811_mid1, i7 %select_ln67_9" [../src/hls/cnn.cpp:67]   --->   Operation 85 'select' 'empty_87' <Predicate = (!icmp_ln67)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:73]   --->   Operation 86 'zext' 'zext_ln73' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%layer_6_bias_addr = getelementptr i32 %layer_6_bias, i64 0, i64 %zext_ln73" [../src/hls/cnn.cpp:76]   --->   Operation 87 'getelementptr' 'layer_6_bias_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (1.35ns)   --->   "%output_sum = load i5 %layer_6_bias_addr" [../src/hls/cnn.cpp:76]   --->   Operation 88 'load' 'output_sum' <Predicate = (!icmp_ln67)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln110 = ret" [../src/hls/cnn.cpp:110]   --->   Operation 89 'ret' 'ret_ln110' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_67_1_VITIS_LOOP_70_2_VITIS_LOOP_73_3_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3872, i64 3872, i64 3872"   --->   Operation 91 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_70_2_VITIS_LOOP_73_3_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%ii_cast5_mid2_cast = zext i4 %ii_cast5_mid2" [../src/hls/cnn.cpp:67]   --->   Operation 93 'zext' 'ii_cast5_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%add52_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_87, i5 0" [../src/hls/cnn.cpp:67]   --->   Operation 94 'bitconcatenate' 'add52_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:73]   --->   Operation 95 'zext' 'zext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:73]   --->   Operation 96 'zext' 'zext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/hls/cnn.cpp:73]   --->   Operation 97 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/2] (1.35ns)   --->   "%output_sum = load i5 %layer_6_bias_addr" [../src/hls/cnn.cpp:76]   --->   Operation 98 'load' 'output_sum' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 99 [1/1] (0.48ns)   --->   "%br_ln78 = br void" [../src/hls/cnn.cpp:78]   --->   Operation 99 'br' 'br_ln78' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i9 0, void %._crit_edge21.loopexit, i9 %add_ln78, void %.split190" [../src/hls/cnn.cpp:78]   --->   Operation 100 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge21.loopexit, i4 %select_ln81_10, void %.split190" [../src/hls/cnn.cpp:81]   --->   Operation 101 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge21.loopexit, i3 %select_ln81_8, void %.split190" [../src/hls/cnn.cpp:81]   --->   Operation 102 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge21.loopexit, i3 %add_ln93, void %.split190" [../src/hls/cnn.cpp:93]   --->   Operation 103 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.74ns)   --->   "%indvars_iv_next37 = add i3 %v, i3 1" [../src/hls/cnn.cpp:81]   --->   Operation 104 'add' 'indvars_iv_next37' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%indvars_iv_next37_cast = zext i3 %indvars_iv_next37" [../src/hls/cnn.cpp:81]   --->   Operation 105 'zext' 'indvars_iv_next37_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%empty = trunc i3 %indvars_iv_next37" [../src/hls/cnn.cpp:81]   --->   Operation 106 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0" [../src/hls/cnn.cpp:81]   --->   Operation 107 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln92 = sub i4 %p_shl, i4 %indvars_iv_next37_cast" [../src/hls/cnn.cpp:92]   --->   Operation 108 'sub' 'sub_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 109 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln93_6 = add i4 %sub_ln92, i4 1" [../src/hls/cnn.cpp:93]   --->   Operation 109 'add' 'add_ln93_6' <Predicate = true> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 110 [1/1] (0.85ns)   --->   "%icmp_ln78 = icmp_eq  i9 %indvar_flatten36, i9 288" [../src/hls/cnn.cpp:78]   --->   Operation 110 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %.split4, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:78]   --->   Operation 111 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.88ns)   --->   "%icmp_ln81 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:81]   --->   Operation 112 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.27ns)   --->   "%select_ln78 = select i1 %icmp_ln81, i3 7, i3 %v" [../src/hls/cnn.cpp:78]   --->   Operation 113 'select' 'select_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_9)   --->   "%select_ln78_8 = select i1 %icmp_ln81, i4 1, i4 %add_ln93_6" [../src/hls/cnn.cpp:78]   --->   Operation 114 'select' 'select_ln78_8' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln78)   --->   "%xor_ln78 = xor i1 %icmp_ln81, i1 1" [../src/hls/cnn.cpp:78]   --->   Operation 115 'xor' 'xor_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.69ns)   --->   "%icmp_ln84 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:84]   --->   Operation 116 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln78 = and i1 %icmp_ln84, i1 %xor_ln78" [../src/hls/cnn.cpp:78]   --->   Operation 117 'and' 'and_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.74ns)   --->   "%indvars_iv_next37_dup = add i3 %select_ln78, i3 1" [../src/hls/cnn.cpp:78]   --->   Operation 118 'add' 'indvars_iv_next37_dup' <Predicate = (!icmp_ln78)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln81)   --->   "%or_ln81 = or i1 %and_ln78, i1 %icmp_ln81" [../src/hls/cnn.cpp:81]   --->   Operation 119 'or' 'or_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln81 = select i1 %or_ln81, i3 7, i3 %vi" [../src/hls/cnn.cpp:81]   --->   Operation 120 'select' 'select_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.74ns)   --->   "%indvars_iv_next37_mid1 = add i3 %select_ln78, i3 2" [../src/hls/cnn.cpp:78]   --->   Operation 121 'add' 'indvars_iv_next37_mid1' <Predicate = (!icmp_ln78)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%indvars_iv_next37_cast_mid1 = zext i3 %indvars_iv_next37_mid1" [../src/hls/cnn.cpp:78]   --->   Operation 122 'zext' 'indvars_iv_next37_cast_mid1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%empty_84 = trunc i3 %indvars_iv_next37_mid1" [../src/hls/cnn.cpp:78]   --->   Operation 123 'trunc' 'empty_84' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_84, i2 0" [../src/hls/cnn.cpp:78]   --->   Operation 124 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln92_3 = sub i4 %p_shl_mid1, i4 %indvars_iv_next37_cast_mid1" [../src/hls/cnn.cpp:92]   --->   Operation 125 'sub' 'sub_ln92_3' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 126 [1/1] (0.27ns)   --->   "%select_ln81_8 = select i1 %and_ln78, i3 %indvars_iv_next37_dup, i3 %select_ln78" [../src/hls/cnn.cpp:81]   --->   Operation 126 'select' 'select_ln81_8' <Predicate = (!icmp_ln78)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i3 %select_ln81_8" [../src/hls/cnn.cpp:81]   --->   Operation 127 'sext' 'sext_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.86ns)   --->   "%add_ln81 = add i4 %select_ln67_8, i4 %sext_ln81" [../src/hls/cnn.cpp:81]   --->   Operation 128 'add' 'add_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i4 %add_ln81" [../src/hls/cnn.cpp:81]   --->   Operation 129 'zext' 'zext_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 130 [3/3] (1.08ns) (grouped into DSP with root node add_ln81_4)   --->   "%mul_ln81 = mul i8 %zext_ln81, i8 13" [../src/hls/cnn.cpp:81]   --->   Operation 130 'mul' 'mul_ln81' <Predicate = (!icmp_ln78)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln93_8 = add i4 %sub_ln92_3, i4 1" [../src/hls/cnn.cpp:93]   --->   Operation 131 'add' 'add_ln93_8' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 132 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln81_9 = select i1 %and_ln78, i4 %add_ln93_8, i4 %select_ln78_8" [../src/hls/cnn.cpp:81]   --->   Operation 132 'select' 'select_ln81_9' <Predicate = (!icmp_ln78)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i3 %select_ln81" [../src/hls/cnn.cpp:88]   --->   Operation 133 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i2 %trunc_ln88" [../src/hls/cnn.cpp:92]   --->   Operation 134 'sext' 'sext_ln92' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.86ns)   --->   "%add_ln93_7 = add i4 %select_ln81_9, i4 %sext_ln92" [../src/hls/cnn.cpp:93]   --->   Operation 135 'add' 'add_ln93_7' <Predicate = (!icmp_ln78)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.86ns)   --->   "%add_ln81_5 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:81]   --->   Operation 136 'add' 'add_ln81_5' <Predicate = (!icmp_ln78)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.08>
ST_5 : Operation 137 [2/3] (1.08ns) (grouped into DSP with root node add_ln81_4)   --->   "%mul_ln81 = mul i8 %zext_ln81, i8 13" [../src/hls/cnn.cpp:81]   --->   Operation 137 'mul' 'mul_ln81' <Predicate = (!icmp_ln78)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.83>
ST_6 : Operation 138 [1/3] (0.00ns) (grouped into DSP with root node add_ln81_4)   --->   "%mul_ln81 = mul i8 %zext_ln81, i8 13" [../src/hls/cnn.cpp:81]   --->   Operation 138 'mul' 'mul_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln81_4 = add i8 %mul_ln81, i8 %ii_cast5_mid2_cast" [../src/hls/cnn.cpp:81]   --->   Operation 139 'add' 'add_ln81_4' <Predicate = (!icmp_ln78)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.26>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%iv = phi i6 0, void %._crit_edge21.loopexit, i6 %select_ln78_7, void %.split190" [../src/hls/cnn.cpp:78]   --->   Operation 140 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.92ns)   --->   "%add_ln78 = add i9 %indvar_flatten36, i9 1" [../src/hls/cnn.cpp:78]   --->   Operation 141 'add' 'add_ln78' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.88ns)   --->   "%add_ln78_2 = add i6 %iv, i6 1" [../src/hls/cnn.cpp:78]   --->   Operation 142 'add' 'add_ln78_2' <Predicate = (!icmp_ln78 & icmp_ln81)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.44ns)   --->   "%select_ln78_7 = select i1 %icmp_ln81, i6 %add_ln78_2, i6 %iv" [../src/hls/cnn.cpp:78]   --->   Operation 143 'select' 'select_ln78_7' <Predicate = (!icmp_ln78)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i6 %select_ln78_7" [../src/hls/cnn.cpp:78]   --->   Operation 144 'zext' 'zext_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i6 %select_ln78_7" [../src/hls/cnn.cpp:78]   --->   Operation 145 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_7 : Operation 146 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln81_4 = add i8 %mul_ln81, i8 %ii_cast5_mid2_cast" [../src/hls/cnn.cpp:81]   --->   Operation 146 'add' 'add_ln81_4' <Predicate = (!icmp_ln78)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i2 %trunc_ln88" [../src/hls/cnn.cpp:88]   --->   Operation 147 'sext' 'sext_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.90ns)   --->   "%add_ln88 = add i8 %add_ln81_4, i8 %sext_ln88" [../src/hls/cnn.cpp:88]   --->   Operation 148 'add' 'add_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln88, i5 0" [../src/hls/cnn.cpp:88]   --->   Operation 149 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.97ns)   --->   "%add_ln88_3 = add i13 %shl_ln, i13 %zext_ln78" [../src/hls/cnn.cpp:88]   --->   Operation 150 'add' 'add_ln88_3' <Predicate = (!icmp_ln78)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [17/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 151 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.74ns)   --->   "%add_ln93 = add i3 %select_ln81, i3 1" [../src/hls/cnn.cpp:93]   --->   Operation 152 'add' 'add_ln93' <Predicate = (!icmp_ln78)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.45ns)   --->   "%select_ln81_10 = select i1 %icmp_ln81, i4 1, i4 %add_ln81_5" [../src/hls/cnn.cpp:81]   --->   Operation 153 'select' 'select_ln81_10' <Predicate = (!icmp_ln78)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.55>
ST_8 : Operation 154 [16/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 154 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.55>
ST_9 : Operation 155 [15/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 155 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.55>
ST_10 : Operation 156 [14/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 156 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.55>
ST_11 : Operation 157 [13/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 157 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.55>
ST_12 : Operation 158 [12/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 158 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.55>
ST_13 : Operation 159 [11/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 159 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.55>
ST_14 : Operation 160 [10/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 160 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.01>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%add4115 = phi i32 %output_sum, void %._crit_edge21.loopexit, i32 %add, void %.split190"   --->   Operation 161 'phi' 'add4115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [9/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 163 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.55>
ST_16 : Operation 164 [8/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 164 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.55>
ST_17 : Operation 165 [7/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 165 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.55>
ST_18 : Operation 166 [6/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 166 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.55>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i13 %add_ln88_3" [../src/hls/cnn.cpp:88]   --->   Operation 167 'zext' 'zext_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_19 : Operation 168 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln88 = mul i27 %zext_ln88, i27 12337" [../src/hls/cnn.cpp:88]   --->   Operation 168 'mul' 'mul_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 169 [5/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 169 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 170 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln88 = mul i27 %zext_ln88, i27 12337" [../src/hls/cnn.cpp:88]   --->   Operation 170 'mul' 'mul_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 171 [4/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 171 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i5.i5, i4 %add_ln93_7, i5 %trunc_ln78, i5 0" [../src/hls/cnn.cpp:93]   --->   Operation 172 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.98ns)   --->   "%add_ln92 = add i14 %shl_ln2, i14 %zext_ln73_5" [../src/hls/cnn.cpp:92]   --->   Operation 173 'add' 'add_ln92' <Predicate = (!icmp_ln78)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i14 %add_ln92" [../src/hls/cnn.cpp:92]   --->   Operation 174 'zext' 'zext_ln92' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%layer_6_weights_addr = getelementptr i32 %layer_6_weights, i64 0, i64 %zext_ln92" [../src/hls/cnn.cpp:92]   --->   Operation 175 'getelementptr' 'layer_6_weights_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_20 : Operation 176 [2/2] (1.35ns)   --->   "%layer_6_weights_load = load i14 %layer_6_weights_addr" [../src/hls/cnn.cpp:92]   --->   Operation 176 'load' 'layer_6_weights_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>

State 21 <SV = 20> <Delay = 1.55>
ST_21 : Operation 177 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln88 = mul i27 %zext_ln88, i27 12337" [../src/hls/cnn.cpp:88]   --->   Operation 177 'mul' 'mul_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 178 [3/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 178 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 179 [1/2] (1.35ns)   --->   "%layer_6_weights_load = load i14 %layer_6_weights_addr" [../src/hls/cnn.cpp:92]   --->   Operation 179 'load' 'layer_6_weights_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>

State 22 <SV = 21> <Delay = 1.55>
ST_22 : Operation 180 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln88 = mul i27 %zext_ln88, i27 12337" [../src/hls/cnn.cpp:88]   --->   Operation 180 'mul' 'mul_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln88_2 = partselect i6 @_ssdm_op_PartSelect.i6.i27.i32.i32, i27 %mul_ln88, i32 20, i32 25" [../src/hls/cnn.cpp:88]   --->   Operation 181 'partselect' 'trunc_ln88_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_22 : Operation 182 [2/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 182 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.85ns)   --->   "%switch_ln88 = switch i6 %trunc_ln88_2, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62" [../src/hls/cnn.cpp:88]   --->   Operation 183 'switch' 'switch_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.85>

State 23 <SV = 22> <Delay = 2.90>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_4_VITIS_LOOP_81_5_VITIS_LOOP_84_6_str"   --->   Operation 184 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 185 'speclooptripcount' 'empty_83' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 186 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_81_5_VITIS_LOOP_84_6_str"   --->   Operation 187 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 188 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/hls/cnn.cpp:84]   --->   Operation 189 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 190 [1/17] (1.55ns)   --->   "%urem_ln88 = urem i13 %add_ln88_3, i13 85" [../src/hls/cnn.cpp:88]   --->   Operation 190 'urem' 'urem_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i13 %urem_ln88" [../src/hls/cnn.cpp:88]   --->   Operation 191 'zext' 'zext_ln88_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 192 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 193 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i32 %input_2, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 194 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i32 %input_3, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 195 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr i32 %input_4, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 196 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr i32 %input_5, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 197 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr i32 %input_6, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 198 'getelementptr' 'input_6_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr i32 %input_7, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 199 'getelementptr' 'input_7_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr i32 %input_8, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 200 'getelementptr' 'input_8_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr i32 %input_9, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 201 'getelementptr' 'input_9_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr i32 %input_10, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 202 'getelementptr' 'input_10_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr i32 %input_11, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 203 'getelementptr' 'input_11_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr i32 %input_12, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 204 'getelementptr' 'input_12_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr i32 %input_13, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 205 'getelementptr' 'input_13_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr i32 %input_14, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 206 'getelementptr' 'input_14_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr i32 %input_15, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 207 'getelementptr' 'input_15_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%input_16_addr = getelementptr i32 %input_16, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 208 'getelementptr' 'input_16_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%input_17_addr = getelementptr i32 %input_17, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 209 'getelementptr' 'input_17_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%input_18_addr = getelementptr i32 %input_18, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 210 'getelementptr' 'input_18_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%input_19_addr = getelementptr i32 %input_19, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 211 'getelementptr' 'input_19_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%input_20_addr = getelementptr i32 %input_20, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 212 'getelementptr' 'input_20_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%input_21_addr = getelementptr i32 %input_21, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 213 'getelementptr' 'input_21_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%input_22_addr = getelementptr i32 %input_22, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 214 'getelementptr' 'input_22_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%input_23_addr = getelementptr i32 %input_23, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 215 'getelementptr' 'input_23_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%input_24_addr = getelementptr i32 %input_24, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 216 'getelementptr' 'input_24_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%input_25_addr = getelementptr i32 %input_25, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 217 'getelementptr' 'input_25_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%input_26_addr = getelementptr i32 %input_26, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 218 'getelementptr' 'input_26_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%input_27_addr = getelementptr i32 %input_27, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 219 'getelementptr' 'input_27_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%input_28_addr = getelementptr i32 %input_28, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 220 'getelementptr' 'input_28_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%input_29_addr = getelementptr i32 %input_29, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 221 'getelementptr' 'input_29_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%input_30_addr = getelementptr i32 %input_30, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 222 'getelementptr' 'input_30_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%input_31_addr = getelementptr i32 %input_31, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 223 'getelementptr' 'input_31_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%input_32_addr = getelementptr i32 %input_32, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 224 'getelementptr' 'input_32_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%input_33_addr = getelementptr i32 %input_33, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 225 'getelementptr' 'input_33_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%input_34_addr = getelementptr i32 %input_34, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 226 'getelementptr' 'input_34_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%input_35_addr = getelementptr i32 %input_35, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 227 'getelementptr' 'input_35_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%input_36_addr = getelementptr i32 %input_36, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 228 'getelementptr' 'input_36_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%input_37_addr = getelementptr i32 %input_37, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 229 'getelementptr' 'input_37_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%input_38_addr = getelementptr i32 %input_38, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 230 'getelementptr' 'input_38_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%input_39_addr = getelementptr i32 %input_39, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 231 'getelementptr' 'input_39_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%input_40_addr = getelementptr i32 %input_40, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 232 'getelementptr' 'input_40_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%input_41_addr = getelementptr i32 %input_41, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 233 'getelementptr' 'input_41_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%input_42_addr = getelementptr i32 %input_42, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 234 'getelementptr' 'input_42_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%input_43_addr = getelementptr i32 %input_43, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 235 'getelementptr' 'input_43_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%input_44_addr = getelementptr i32 %input_44, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 236 'getelementptr' 'input_44_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%input_45_addr = getelementptr i32 %input_45, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 237 'getelementptr' 'input_45_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%input_46_addr = getelementptr i32 %input_46, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 238 'getelementptr' 'input_46_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%input_47_addr = getelementptr i32 %input_47, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 239 'getelementptr' 'input_47_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%input_48_addr = getelementptr i32 %input_48, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 240 'getelementptr' 'input_48_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%input_49_addr = getelementptr i32 %input_49, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 241 'getelementptr' 'input_49_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%input_50_addr = getelementptr i32 %input_50, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 242 'getelementptr' 'input_50_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%input_51_addr = getelementptr i32 %input_51, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 243 'getelementptr' 'input_51_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%input_52_addr = getelementptr i32 %input_52, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 244 'getelementptr' 'input_52_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%input_53_addr = getelementptr i32 %input_53, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 245 'getelementptr' 'input_53_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%input_54_addr = getelementptr i32 %input_54, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 246 'getelementptr' 'input_54_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%input_55_addr = getelementptr i32 %input_55, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 247 'getelementptr' 'input_55_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%input_56_addr = getelementptr i32 %input_56, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 248 'getelementptr' 'input_56_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%input_57_addr = getelementptr i32 %input_57, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 249 'getelementptr' 'input_57_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.00ns)   --->   "%input_58_addr = getelementptr i32 %input_58, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 250 'getelementptr' 'input_58_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%input_59_addr = getelementptr i32 %input_59, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 251 'getelementptr' 'input_59_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%input_60_addr = getelementptr i32 %input_60, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 252 'getelementptr' 'input_60_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%input_61_addr = getelementptr i32 %input_61, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 253 'getelementptr' 'input_61_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%input_62_addr = getelementptr i32 %input_62, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 254 'getelementptr' 'input_62_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%input_63_addr = getelementptr i32 %input_63, i64 0, i64 %zext_ln88_2" [../src/hls/cnn.cpp:88]   --->   Operation 255 'getelementptr' 'input_63_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 256 [2/2] (1.35ns)   --->   "%input_62_load = load i7 %input_62_addr" [../src/hls/cnn.cpp:88]   --->   Operation 256 'load' 'input_62_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 257 [2/2] (1.35ns)   --->   "%input_61_load = load i7 %input_61_addr" [../src/hls/cnn.cpp:88]   --->   Operation 257 'load' 'input_61_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 258 [2/2] (1.35ns)   --->   "%input_60_load = load i7 %input_60_addr" [../src/hls/cnn.cpp:88]   --->   Operation 258 'load' 'input_60_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 259 [2/2] (1.35ns)   --->   "%input_59_load = load i7 %input_59_addr" [../src/hls/cnn.cpp:88]   --->   Operation 259 'load' 'input_59_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 260 [2/2] (1.35ns)   --->   "%input_58_load = load i7 %input_58_addr" [../src/hls/cnn.cpp:88]   --->   Operation 260 'load' 'input_58_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 261 [2/2] (1.35ns)   --->   "%input_57_load = load i7 %input_57_addr" [../src/hls/cnn.cpp:88]   --->   Operation 261 'load' 'input_57_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 262 [2/2] (1.35ns)   --->   "%input_56_load = load i7 %input_56_addr" [../src/hls/cnn.cpp:88]   --->   Operation 262 'load' 'input_56_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 263 [2/2] (1.35ns)   --->   "%input_55_load = load i7 %input_55_addr" [../src/hls/cnn.cpp:88]   --->   Operation 263 'load' 'input_55_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 264 [2/2] (1.35ns)   --->   "%input_54_load = load i7 %input_54_addr" [../src/hls/cnn.cpp:88]   --->   Operation 264 'load' 'input_54_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 265 [2/2] (1.35ns)   --->   "%input_53_load = load i7 %input_53_addr" [../src/hls/cnn.cpp:88]   --->   Operation 265 'load' 'input_53_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 266 [2/2] (1.35ns)   --->   "%input_52_load = load i7 %input_52_addr" [../src/hls/cnn.cpp:88]   --->   Operation 266 'load' 'input_52_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 267 [2/2] (1.35ns)   --->   "%input_51_load = load i7 %input_51_addr" [../src/hls/cnn.cpp:88]   --->   Operation 267 'load' 'input_51_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 268 [2/2] (1.35ns)   --->   "%input_50_load = load i7 %input_50_addr" [../src/hls/cnn.cpp:88]   --->   Operation 268 'load' 'input_50_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 269 [2/2] (1.35ns)   --->   "%input_49_load = load i7 %input_49_addr" [../src/hls/cnn.cpp:88]   --->   Operation 269 'load' 'input_49_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 270 [2/2] (1.35ns)   --->   "%input_48_load = load i7 %input_48_addr" [../src/hls/cnn.cpp:88]   --->   Operation 270 'load' 'input_48_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 271 [2/2] (1.35ns)   --->   "%input_47_load = load i7 %input_47_addr" [../src/hls/cnn.cpp:88]   --->   Operation 271 'load' 'input_47_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 272 [2/2] (1.35ns)   --->   "%input_46_load = load i7 %input_46_addr" [../src/hls/cnn.cpp:88]   --->   Operation 272 'load' 'input_46_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 273 [2/2] (1.35ns)   --->   "%input_45_load = load i7 %input_45_addr" [../src/hls/cnn.cpp:88]   --->   Operation 273 'load' 'input_45_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 274 [2/2] (1.35ns)   --->   "%input_44_load = load i7 %input_44_addr" [../src/hls/cnn.cpp:88]   --->   Operation 274 'load' 'input_44_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 275 [2/2] (1.35ns)   --->   "%input_43_load = load i7 %input_43_addr" [../src/hls/cnn.cpp:88]   --->   Operation 275 'load' 'input_43_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 276 [2/2] (1.35ns)   --->   "%input_42_load = load i7 %input_42_addr" [../src/hls/cnn.cpp:88]   --->   Operation 276 'load' 'input_42_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 277 [2/2] (1.35ns)   --->   "%input_41_load = load i7 %input_41_addr" [../src/hls/cnn.cpp:88]   --->   Operation 277 'load' 'input_41_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 278 [2/2] (1.35ns)   --->   "%input_40_load = load i7 %input_40_addr" [../src/hls/cnn.cpp:88]   --->   Operation 278 'load' 'input_40_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 279 [2/2] (1.35ns)   --->   "%input_39_load = load i7 %input_39_addr" [../src/hls/cnn.cpp:88]   --->   Operation 279 'load' 'input_39_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 280 [2/2] (1.35ns)   --->   "%input_38_load = load i7 %input_38_addr" [../src/hls/cnn.cpp:88]   --->   Operation 280 'load' 'input_38_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 281 [2/2] (1.35ns)   --->   "%input_37_load = load i7 %input_37_addr" [../src/hls/cnn.cpp:88]   --->   Operation 281 'load' 'input_37_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 282 [2/2] (1.35ns)   --->   "%input_36_load = load i7 %input_36_addr" [../src/hls/cnn.cpp:88]   --->   Operation 282 'load' 'input_36_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 283 [2/2] (1.35ns)   --->   "%input_35_load = load i7 %input_35_addr" [../src/hls/cnn.cpp:88]   --->   Operation 283 'load' 'input_35_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 284 [2/2] (1.35ns)   --->   "%input_34_load = load i7 %input_34_addr" [../src/hls/cnn.cpp:88]   --->   Operation 284 'load' 'input_34_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 285 [2/2] (1.35ns)   --->   "%input_33_load = load i7 %input_33_addr" [../src/hls/cnn.cpp:88]   --->   Operation 285 'load' 'input_33_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 286 [2/2] (1.35ns)   --->   "%input_32_load = load i7 %input_32_addr" [../src/hls/cnn.cpp:88]   --->   Operation 286 'load' 'input_32_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 287 [2/2] (1.35ns)   --->   "%input_31_load = load i7 %input_31_addr" [../src/hls/cnn.cpp:88]   --->   Operation 287 'load' 'input_31_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 288 [2/2] (1.35ns)   --->   "%input_30_load = load i7 %input_30_addr" [../src/hls/cnn.cpp:88]   --->   Operation 288 'load' 'input_30_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 289 [2/2] (1.35ns)   --->   "%input_29_load = load i7 %input_29_addr" [../src/hls/cnn.cpp:88]   --->   Operation 289 'load' 'input_29_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 290 [2/2] (1.35ns)   --->   "%input_28_load = load i7 %input_28_addr" [../src/hls/cnn.cpp:88]   --->   Operation 290 'load' 'input_28_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 291 [2/2] (1.35ns)   --->   "%input_27_load = load i7 %input_27_addr" [../src/hls/cnn.cpp:88]   --->   Operation 291 'load' 'input_27_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 292 [2/2] (1.35ns)   --->   "%input_26_load = load i7 %input_26_addr" [../src/hls/cnn.cpp:88]   --->   Operation 292 'load' 'input_26_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 293 [2/2] (1.35ns)   --->   "%input_25_load = load i7 %input_25_addr" [../src/hls/cnn.cpp:88]   --->   Operation 293 'load' 'input_25_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 294 [2/2] (1.35ns)   --->   "%input_24_load = load i7 %input_24_addr" [../src/hls/cnn.cpp:88]   --->   Operation 294 'load' 'input_24_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 295 [2/2] (1.35ns)   --->   "%input_23_load = load i7 %input_23_addr" [../src/hls/cnn.cpp:88]   --->   Operation 295 'load' 'input_23_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 296 [2/2] (1.35ns)   --->   "%input_22_load = load i7 %input_22_addr" [../src/hls/cnn.cpp:88]   --->   Operation 296 'load' 'input_22_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 297 [2/2] (1.35ns)   --->   "%input_21_load = load i7 %input_21_addr" [../src/hls/cnn.cpp:88]   --->   Operation 297 'load' 'input_21_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 298 [2/2] (1.35ns)   --->   "%input_20_load = load i7 %input_20_addr" [../src/hls/cnn.cpp:88]   --->   Operation 298 'load' 'input_20_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 299 [2/2] (1.35ns)   --->   "%input_19_load = load i7 %input_19_addr" [../src/hls/cnn.cpp:88]   --->   Operation 299 'load' 'input_19_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 300 [2/2] (1.35ns)   --->   "%input_18_load = load i7 %input_18_addr" [../src/hls/cnn.cpp:88]   --->   Operation 300 'load' 'input_18_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 301 [2/2] (1.35ns)   --->   "%input_17_load = load i7 %input_17_addr" [../src/hls/cnn.cpp:88]   --->   Operation 301 'load' 'input_17_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 302 [2/2] (1.35ns)   --->   "%input_16_load = load i7 %input_16_addr" [../src/hls/cnn.cpp:88]   --->   Operation 302 'load' 'input_16_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 303 [2/2] (1.35ns)   --->   "%input_15_load = load i7 %input_15_addr" [../src/hls/cnn.cpp:88]   --->   Operation 303 'load' 'input_15_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 304 [2/2] (1.35ns)   --->   "%input_14_load = load i7 %input_14_addr" [../src/hls/cnn.cpp:88]   --->   Operation 304 'load' 'input_14_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 305 [2/2] (1.35ns)   --->   "%input_13_load = load i7 %input_13_addr" [../src/hls/cnn.cpp:88]   --->   Operation 305 'load' 'input_13_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 306 [2/2] (1.35ns)   --->   "%input_12_load = load i7 %input_12_addr" [../src/hls/cnn.cpp:88]   --->   Operation 306 'load' 'input_12_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 307 [2/2] (1.35ns)   --->   "%input_11_load = load i7 %input_11_addr" [../src/hls/cnn.cpp:88]   --->   Operation 307 'load' 'input_11_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 308 [2/2] (1.35ns)   --->   "%input_10_load = load i7 %input_10_addr" [../src/hls/cnn.cpp:88]   --->   Operation 308 'load' 'input_10_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 309 [2/2] (1.35ns)   --->   "%input_9_load = load i7 %input_9_addr" [../src/hls/cnn.cpp:88]   --->   Operation 309 'load' 'input_9_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 310 [2/2] (1.35ns)   --->   "%input_8_load = load i7 %input_8_addr" [../src/hls/cnn.cpp:88]   --->   Operation 310 'load' 'input_8_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 311 [2/2] (1.35ns)   --->   "%input_7_load = load i7 %input_7_addr" [../src/hls/cnn.cpp:88]   --->   Operation 311 'load' 'input_7_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 312 [2/2] (1.35ns)   --->   "%input_6_load = load i7 %input_6_addr" [../src/hls/cnn.cpp:88]   --->   Operation 312 'load' 'input_6_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 313 [2/2] (1.35ns)   --->   "%input_5_load = load i7 %input_5_addr" [../src/hls/cnn.cpp:88]   --->   Operation 313 'load' 'input_5_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 314 [2/2] (1.35ns)   --->   "%input_4_load = load i7 %input_4_addr" [../src/hls/cnn.cpp:88]   --->   Operation 314 'load' 'input_4_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 315 [2/2] (1.35ns)   --->   "%input_3_load = load i7 %input_3_addr" [../src/hls/cnn.cpp:88]   --->   Operation 315 'load' 'input_3_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 316 [2/2] (1.35ns)   --->   "%input_2_load = load i7 %input_2_addr" [../src/hls/cnn.cpp:88]   --->   Operation 316 'load' 'input_2_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 317 [2/2] (1.35ns)   --->   "%input_1_load = load i7 %input_1_addr" [../src/hls/cnn.cpp:88]   --->   Operation 317 'load' 'input_1_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 318 [2/2] (1.35ns)   --->   "%input_0_load = load i7 %input_0_addr" [../src/hls/cnn.cpp:88]   --->   Operation 318 'load' 'input_0_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_23 : Operation 319 [2/2] (1.35ns)   --->   "%input_63_load = load i6 %input_63_addr" [../src/hls/cnn.cpp:88]   --->   Operation 319 'load' 'input_63_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 63)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 53> <RAM>

State 24 <SV = 23> <Delay = 7.00>
ST_24 : Operation 320 [1/2] (1.35ns)   --->   "%input_62_load = load i7 %input_62_addr" [../src/hls/cnn.cpp:88]   --->   Operation 320 'load' 'input_62_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 321 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 321 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 62)> <Delay = 0.97>
ST_24 : Operation 322 [1/2] (1.35ns)   --->   "%input_61_load = load i7 %input_61_addr" [../src/hls/cnn.cpp:88]   --->   Operation 322 'load' 'input_61_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 323 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 323 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 61)> <Delay = 0.97>
ST_24 : Operation 324 [1/2] (1.35ns)   --->   "%input_60_load = load i7 %input_60_addr" [../src/hls/cnn.cpp:88]   --->   Operation 324 'load' 'input_60_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 325 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 325 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 60)> <Delay = 0.97>
ST_24 : Operation 326 [1/2] (1.35ns)   --->   "%input_59_load = load i7 %input_59_addr" [../src/hls/cnn.cpp:88]   --->   Operation 326 'load' 'input_59_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 327 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 327 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 59)> <Delay = 0.97>
ST_24 : Operation 328 [1/2] (1.35ns)   --->   "%input_58_load = load i7 %input_58_addr" [../src/hls/cnn.cpp:88]   --->   Operation 328 'load' 'input_58_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 329 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 329 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 58)> <Delay = 0.97>
ST_24 : Operation 330 [1/2] (1.35ns)   --->   "%input_57_load = load i7 %input_57_addr" [../src/hls/cnn.cpp:88]   --->   Operation 330 'load' 'input_57_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 331 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 331 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 57)> <Delay = 0.97>
ST_24 : Operation 332 [1/2] (1.35ns)   --->   "%input_56_load = load i7 %input_56_addr" [../src/hls/cnn.cpp:88]   --->   Operation 332 'load' 'input_56_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 333 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 333 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 56)> <Delay = 0.97>
ST_24 : Operation 334 [1/2] (1.35ns)   --->   "%input_55_load = load i7 %input_55_addr" [../src/hls/cnn.cpp:88]   --->   Operation 334 'load' 'input_55_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 335 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 335 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 55)> <Delay = 0.97>
ST_24 : Operation 336 [1/2] (1.35ns)   --->   "%input_54_load = load i7 %input_54_addr" [../src/hls/cnn.cpp:88]   --->   Operation 336 'load' 'input_54_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 337 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 337 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 54)> <Delay = 0.97>
ST_24 : Operation 338 [1/2] (1.35ns)   --->   "%input_53_load = load i7 %input_53_addr" [../src/hls/cnn.cpp:88]   --->   Operation 338 'load' 'input_53_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 339 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 339 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 53)> <Delay = 0.97>
ST_24 : Operation 340 [1/2] (1.35ns)   --->   "%input_52_load = load i7 %input_52_addr" [../src/hls/cnn.cpp:88]   --->   Operation 340 'load' 'input_52_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 341 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 341 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 52)> <Delay = 0.97>
ST_24 : Operation 342 [1/2] (1.35ns)   --->   "%input_51_load = load i7 %input_51_addr" [../src/hls/cnn.cpp:88]   --->   Operation 342 'load' 'input_51_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 343 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 343 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 51)> <Delay = 0.97>
ST_24 : Operation 344 [1/2] (1.35ns)   --->   "%input_50_load = load i7 %input_50_addr" [../src/hls/cnn.cpp:88]   --->   Operation 344 'load' 'input_50_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 345 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 345 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 50)> <Delay = 0.97>
ST_24 : Operation 346 [1/2] (1.35ns)   --->   "%input_49_load = load i7 %input_49_addr" [../src/hls/cnn.cpp:88]   --->   Operation 346 'load' 'input_49_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 347 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 347 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 49)> <Delay = 0.97>
ST_24 : Operation 348 [1/2] (1.35ns)   --->   "%input_48_load = load i7 %input_48_addr" [../src/hls/cnn.cpp:88]   --->   Operation 348 'load' 'input_48_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 349 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 349 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 48)> <Delay = 0.97>
ST_24 : Operation 350 [1/2] (1.35ns)   --->   "%input_47_load = load i7 %input_47_addr" [../src/hls/cnn.cpp:88]   --->   Operation 350 'load' 'input_47_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 351 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 351 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 47)> <Delay = 0.97>
ST_24 : Operation 352 [1/2] (1.35ns)   --->   "%input_46_load = load i7 %input_46_addr" [../src/hls/cnn.cpp:88]   --->   Operation 352 'load' 'input_46_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 353 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 353 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 46)> <Delay = 0.97>
ST_24 : Operation 354 [1/2] (1.35ns)   --->   "%input_45_load = load i7 %input_45_addr" [../src/hls/cnn.cpp:88]   --->   Operation 354 'load' 'input_45_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 355 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 355 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 45)> <Delay = 0.97>
ST_24 : Operation 356 [1/2] (1.35ns)   --->   "%input_44_load = load i7 %input_44_addr" [../src/hls/cnn.cpp:88]   --->   Operation 356 'load' 'input_44_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 357 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 357 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 44)> <Delay = 0.97>
ST_24 : Operation 358 [1/2] (1.35ns)   --->   "%input_43_load = load i7 %input_43_addr" [../src/hls/cnn.cpp:88]   --->   Operation 358 'load' 'input_43_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 359 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 359 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 43)> <Delay = 0.97>
ST_24 : Operation 360 [1/2] (1.35ns)   --->   "%input_42_load = load i7 %input_42_addr" [../src/hls/cnn.cpp:88]   --->   Operation 360 'load' 'input_42_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 361 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 361 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 42)> <Delay = 0.97>
ST_24 : Operation 362 [1/2] (1.35ns)   --->   "%input_41_load = load i7 %input_41_addr" [../src/hls/cnn.cpp:88]   --->   Operation 362 'load' 'input_41_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 363 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 363 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 41)> <Delay = 0.97>
ST_24 : Operation 364 [1/2] (1.35ns)   --->   "%input_40_load = load i7 %input_40_addr" [../src/hls/cnn.cpp:88]   --->   Operation 364 'load' 'input_40_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 365 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 365 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 40)> <Delay = 0.97>
ST_24 : Operation 366 [1/2] (1.35ns)   --->   "%input_39_load = load i7 %input_39_addr" [../src/hls/cnn.cpp:88]   --->   Operation 366 'load' 'input_39_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 367 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 367 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 39)> <Delay = 0.97>
ST_24 : Operation 368 [1/2] (1.35ns)   --->   "%input_38_load = load i7 %input_38_addr" [../src/hls/cnn.cpp:88]   --->   Operation 368 'load' 'input_38_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 369 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 369 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 38)> <Delay = 0.97>
ST_24 : Operation 370 [1/2] (1.35ns)   --->   "%input_37_load = load i7 %input_37_addr" [../src/hls/cnn.cpp:88]   --->   Operation 370 'load' 'input_37_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 371 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 371 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 37)> <Delay = 0.97>
ST_24 : Operation 372 [1/2] (1.35ns)   --->   "%input_36_load = load i7 %input_36_addr" [../src/hls/cnn.cpp:88]   --->   Operation 372 'load' 'input_36_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 373 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 373 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 36)> <Delay = 0.97>
ST_24 : Operation 374 [1/2] (1.35ns)   --->   "%input_35_load = load i7 %input_35_addr" [../src/hls/cnn.cpp:88]   --->   Operation 374 'load' 'input_35_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 375 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 375 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 35)> <Delay = 0.97>
ST_24 : Operation 376 [1/2] (1.35ns)   --->   "%input_34_load = load i7 %input_34_addr" [../src/hls/cnn.cpp:88]   --->   Operation 376 'load' 'input_34_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 377 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 377 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 34)> <Delay = 0.97>
ST_24 : Operation 378 [1/2] (1.35ns)   --->   "%input_33_load = load i7 %input_33_addr" [../src/hls/cnn.cpp:88]   --->   Operation 378 'load' 'input_33_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 379 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 379 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 33)> <Delay = 0.97>
ST_24 : Operation 380 [1/2] (1.35ns)   --->   "%input_32_load = load i7 %input_32_addr" [../src/hls/cnn.cpp:88]   --->   Operation 380 'load' 'input_32_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 381 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 381 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 32)> <Delay = 0.97>
ST_24 : Operation 382 [1/2] (1.35ns)   --->   "%input_31_load = load i7 %input_31_addr" [../src/hls/cnn.cpp:88]   --->   Operation 382 'load' 'input_31_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 383 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 383 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 31)> <Delay = 0.97>
ST_24 : Operation 384 [1/2] (1.35ns)   --->   "%input_30_load = load i7 %input_30_addr" [../src/hls/cnn.cpp:88]   --->   Operation 384 'load' 'input_30_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 385 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 385 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 30)> <Delay = 0.97>
ST_24 : Operation 386 [1/2] (1.35ns)   --->   "%input_29_load = load i7 %input_29_addr" [../src/hls/cnn.cpp:88]   --->   Operation 386 'load' 'input_29_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 387 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 387 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 29)> <Delay = 0.97>
ST_24 : Operation 388 [1/2] (1.35ns)   --->   "%input_28_load = load i7 %input_28_addr" [../src/hls/cnn.cpp:88]   --->   Operation 388 'load' 'input_28_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 389 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 389 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 28)> <Delay = 0.97>
ST_24 : Operation 390 [1/2] (1.35ns)   --->   "%input_27_load = load i7 %input_27_addr" [../src/hls/cnn.cpp:88]   --->   Operation 390 'load' 'input_27_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 391 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 391 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 27)> <Delay = 0.97>
ST_24 : Operation 392 [1/2] (1.35ns)   --->   "%input_26_load = load i7 %input_26_addr" [../src/hls/cnn.cpp:88]   --->   Operation 392 'load' 'input_26_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 393 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 393 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 26)> <Delay = 0.97>
ST_24 : Operation 394 [1/2] (1.35ns)   --->   "%input_25_load = load i7 %input_25_addr" [../src/hls/cnn.cpp:88]   --->   Operation 394 'load' 'input_25_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 395 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 395 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 25)> <Delay = 0.97>
ST_24 : Operation 396 [1/2] (1.35ns)   --->   "%input_24_load = load i7 %input_24_addr" [../src/hls/cnn.cpp:88]   --->   Operation 396 'load' 'input_24_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 397 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 397 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 24)> <Delay = 0.97>
ST_24 : Operation 398 [1/2] (1.35ns)   --->   "%input_23_load = load i7 %input_23_addr" [../src/hls/cnn.cpp:88]   --->   Operation 398 'load' 'input_23_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 399 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 399 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 23)> <Delay = 0.97>
ST_24 : Operation 400 [1/2] (1.35ns)   --->   "%input_22_load = load i7 %input_22_addr" [../src/hls/cnn.cpp:88]   --->   Operation 400 'load' 'input_22_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 401 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 401 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 22)> <Delay = 0.97>
ST_24 : Operation 402 [1/2] (1.35ns)   --->   "%input_21_load = load i7 %input_21_addr" [../src/hls/cnn.cpp:88]   --->   Operation 402 'load' 'input_21_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 403 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 403 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 21)> <Delay = 0.97>
ST_24 : Operation 404 [1/2] (1.35ns)   --->   "%input_20_load = load i7 %input_20_addr" [../src/hls/cnn.cpp:88]   --->   Operation 404 'load' 'input_20_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 405 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 405 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 20)> <Delay = 0.97>
ST_24 : Operation 406 [1/2] (1.35ns)   --->   "%input_19_load = load i7 %input_19_addr" [../src/hls/cnn.cpp:88]   --->   Operation 406 'load' 'input_19_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 407 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 407 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 19)> <Delay = 0.97>
ST_24 : Operation 408 [1/2] (1.35ns)   --->   "%input_18_load = load i7 %input_18_addr" [../src/hls/cnn.cpp:88]   --->   Operation 408 'load' 'input_18_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 409 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 409 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 18)> <Delay = 0.97>
ST_24 : Operation 410 [1/2] (1.35ns)   --->   "%input_17_load = load i7 %input_17_addr" [../src/hls/cnn.cpp:88]   --->   Operation 410 'load' 'input_17_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 411 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 411 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 17)> <Delay = 0.97>
ST_24 : Operation 412 [1/2] (1.35ns)   --->   "%input_16_load = load i7 %input_16_addr" [../src/hls/cnn.cpp:88]   --->   Operation 412 'load' 'input_16_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 413 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 413 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 16)> <Delay = 0.97>
ST_24 : Operation 414 [1/2] (1.35ns)   --->   "%input_15_load = load i7 %input_15_addr" [../src/hls/cnn.cpp:88]   --->   Operation 414 'load' 'input_15_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 415 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 415 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 15)> <Delay = 0.97>
ST_24 : Operation 416 [1/2] (1.35ns)   --->   "%input_14_load = load i7 %input_14_addr" [../src/hls/cnn.cpp:88]   --->   Operation 416 'load' 'input_14_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 417 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 417 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 14)> <Delay = 0.97>
ST_24 : Operation 418 [1/2] (1.35ns)   --->   "%input_13_load = load i7 %input_13_addr" [../src/hls/cnn.cpp:88]   --->   Operation 418 'load' 'input_13_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 419 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 419 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 13)> <Delay = 0.97>
ST_24 : Operation 420 [1/2] (1.35ns)   --->   "%input_12_load = load i7 %input_12_addr" [../src/hls/cnn.cpp:88]   --->   Operation 420 'load' 'input_12_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 421 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 421 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 12)> <Delay = 0.97>
ST_24 : Operation 422 [1/2] (1.35ns)   --->   "%input_11_load = load i7 %input_11_addr" [../src/hls/cnn.cpp:88]   --->   Operation 422 'load' 'input_11_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 423 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 423 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 11)> <Delay = 0.97>
ST_24 : Operation 424 [1/2] (1.35ns)   --->   "%input_10_load = load i7 %input_10_addr" [../src/hls/cnn.cpp:88]   --->   Operation 424 'load' 'input_10_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 425 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 425 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 10)> <Delay = 0.97>
ST_24 : Operation 426 [1/2] (1.35ns)   --->   "%input_9_load = load i7 %input_9_addr" [../src/hls/cnn.cpp:88]   --->   Operation 426 'load' 'input_9_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 427 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 427 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 9)> <Delay = 0.97>
ST_24 : Operation 428 [1/2] (1.35ns)   --->   "%input_8_load = load i7 %input_8_addr" [../src/hls/cnn.cpp:88]   --->   Operation 428 'load' 'input_8_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 429 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 429 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 8)> <Delay = 0.97>
ST_24 : Operation 430 [1/2] (1.35ns)   --->   "%input_7_load = load i7 %input_7_addr" [../src/hls/cnn.cpp:88]   --->   Operation 430 'load' 'input_7_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 431 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 431 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 7)> <Delay = 0.97>
ST_24 : Operation 432 [1/2] (1.35ns)   --->   "%input_6_load = load i7 %input_6_addr" [../src/hls/cnn.cpp:88]   --->   Operation 432 'load' 'input_6_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 433 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 433 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 6)> <Delay = 0.97>
ST_24 : Operation 434 [1/2] (1.35ns)   --->   "%input_5_load = load i7 %input_5_addr" [../src/hls/cnn.cpp:88]   --->   Operation 434 'load' 'input_5_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 435 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 435 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 5)> <Delay = 0.97>
ST_24 : Operation 436 [1/2] (1.35ns)   --->   "%input_4_load = load i7 %input_4_addr" [../src/hls/cnn.cpp:88]   --->   Operation 436 'load' 'input_4_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 437 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 437 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 4)> <Delay = 0.97>
ST_24 : Operation 438 [1/2] (1.35ns)   --->   "%input_3_load = load i7 %input_3_addr" [../src/hls/cnn.cpp:88]   --->   Operation 438 'load' 'input_3_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 439 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 439 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 3)> <Delay = 0.97>
ST_24 : Operation 440 [1/2] (1.35ns)   --->   "%input_2_load = load i7 %input_2_addr" [../src/hls/cnn.cpp:88]   --->   Operation 440 'load' 'input_2_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 441 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 441 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 2)> <Delay = 0.97>
ST_24 : Operation 442 [1/2] (1.35ns)   --->   "%input_1_load = load i7 %input_1_addr" [../src/hls/cnn.cpp:88]   --->   Operation 442 'load' 'input_1_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 443 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 443 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 1)> <Delay = 0.97>
ST_24 : Operation 444 [1/2] (1.35ns)   --->   "%input_0_load = load i7 %input_0_addr" [../src/hls/cnn.cpp:88]   --->   Operation 444 'load' 'input_0_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_24 : Operation 445 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 445 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 0)> <Delay = 0.97>
ST_24 : Operation 446 [1/2] (1.35ns)   --->   "%input_63_load = load i6 %input_63_addr" [../src/hls/cnn.cpp:88]   --->   Operation 446 'load' 'input_63_load' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 63)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 53> <RAM>
ST_24 : Operation 447 [1/1] (0.97ns)   --->   "%br_ln88 = br void %.split190" [../src/hls/cnn.cpp:88]   --->   Operation 447 'br' 'br_ln88' <Predicate = (!icmp_ln78 & trunc_ln88_2 == 63)> <Delay = 0.97>
ST_24 : Operation 448 [1/1] (0.00ns)   --->   "%phi_ln88 = phi i32 %input_0_load, void %branch0, i32 %input_1_load, void %branch1, i32 %input_2_load, void %branch2, i32 %input_3_load, void %branch3, i32 %input_4_load, void %branch4, i32 %input_5_load, void %branch5, i32 %input_6_load, void %branch6, i32 %input_7_load, void %branch7, i32 %input_8_load, void %branch8, i32 %input_9_load, void %branch9, i32 %input_10_load, void %branch10, i32 %input_11_load, void %branch11, i32 %input_12_load, void %branch12, i32 %input_13_load, void %branch13, i32 %input_14_load, void %branch14, i32 %input_15_load, void %branch15, i32 %input_16_load, void %branch16, i32 %input_17_load, void %branch17, i32 %input_18_load, void %branch18, i32 %input_19_load, void %branch19, i32 %input_20_load, void %branch20, i32 %input_21_load, void %branch21, i32 %input_22_load, void %branch22, i32 %input_23_load, void %branch23, i32 %input_24_load, void %branch24, i32 %input_25_load, void %branch25, i32 %input_26_load, void %branch26, i32 %input_27_load, void %branch27, i32 %input_28_load, void %branch28, i32 %input_29_load, void %branch29, i32 %input_30_load, void %branch30, i32 %input_31_load, void %branch31, i32 %input_32_load, void %branch32, i32 %input_33_load, void %branch33, i32 %input_34_load, void %branch34, i32 %input_35_load, void %branch35, i32 %input_36_load, void %branch36, i32 %input_37_load, void %branch37, i32 %input_38_load, void %branch38, i32 %input_39_load, void %branch39, i32 %input_40_load, void %branch40, i32 %input_41_load, void %branch41, i32 %input_42_load, void %branch42, i32 %input_43_load, void %branch43, i32 %input_44_load, void %branch44, i32 %input_45_load, void %branch45, i32 %input_46_load, void %branch46, i32 %input_47_load, void %branch47, i32 %input_48_load, void %branch48, i32 %input_49_load, void %branch49, i32 %input_50_load, void %branch50, i32 %input_51_load, void %branch51, i32 %input_52_load, void %branch52, i32 %input_53_load, void %branch53, i32 %input_54_load, void %branch54, i32 %input_55_load, void %branch55, i32 %input_56_load, void %branch56, i32 %input_57_load, void %branch57, i32 %input_58_load, void %branch58, i32 %input_59_load, void %branch59, i32 %input_60_load, void %branch60, i32 %input_61_load, void %branch61, i32 %input_62_load, void %branch62, i32 %input_63_load, void %branch63" [../src/hls/cnn.cpp:88]   --->   Operation 448 'phi' 'phi_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_24 : Operation 449 [4/4] (4.67ns)   --->   "%mul = fmul i32 %phi_ln88, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:90]   --->   Operation 449 'fmul' 'mul' <Predicate = (!icmp_ln78)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.67>
ST_25 : Operation 450 [3/4] (4.67ns)   --->   "%mul = fmul i32 %phi_ln88, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:90]   --->   Operation 450 'fmul' 'mul' <Predicate = (!icmp_ln78)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.67>
ST_26 : Operation 451 [2/4] (4.67ns)   --->   "%mul = fmul i32 %phi_ln88, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:90]   --->   Operation 451 'fmul' 'mul' <Predicate = (!icmp_ln78)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.67>
ST_27 : Operation 452 [1/4] (4.67ns)   --->   "%mul = fmul i32 %phi_ln88, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:90]   --->   Operation 452 'fmul' 'mul' <Predicate = (!icmp_ln78)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.01>
ST_28 : Operation 453 [5/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:86]   --->   Operation 453 'fadd' 'add' <Predicate = (!icmp_ln78)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.0>
ST_29 : Operation 454 [4/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:86]   --->   Operation 454 'fadd' 'add' <Predicate = (!icmp_ln78)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.0>
ST_30 : Operation 455 [3/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:86]   --->   Operation 455 'fadd' 'add' <Predicate = (!icmp_ln78)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.0>
ST_31 : Operation 456 [2/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:86]   --->   Operation 456 'fadd' 'add' <Predicate = (!icmp_ln78)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 12.0>
ST_32 : Operation 457 [1/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:86]   --->   Operation 457 'fadd' 'add' <Predicate = (!icmp_ln78)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 458 'br' 'br_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 33 <SV = 15> <Delay = 2.53>
ST_33 : Operation 459 [1/1] (0.96ns)   --->   "%add_ln103 = add i12 %zext_ln73_6, i12 %add52_mid2" [../src/hls/cnn.cpp:103]   --->   Operation 459 'add' 'add_ln103' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln103_3 = zext i12 %add_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 460 'zext' 'zext_ln103_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 461 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln103 = mul i25 %zext_ln103_3, i25 4298" [../src/hls/cnn.cpp:103]   --->   Operation 461 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 462 [16/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 462 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 1.57>
ST_34 : Operation 463 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln103 = mul i25 %zext_ln103_3, i25 4298" [../src/hls/cnn.cpp:103]   --->   Operation 463 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 464 [15/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 464 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 17> <Delay = 1.57>
ST_35 : Operation 465 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln103 = mul i25 %zext_ln103_3, i25 4298" [../src/hls/cnn.cpp:103]   --->   Operation 465 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 466 [14/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 466 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 1.57>
ST_36 : Operation 467 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln103 = mul i25 %zext_ln103_3, i25 4298" [../src/hls/cnn.cpp:103]   --->   Operation 467 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i25.i32.i32, i25 %mul_ln103, i32 18, i32 23" [../src/hls/cnn.cpp:103]   --->   Operation 468 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 469 [13/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 469 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 19> <Delay = 1.57>
ST_37 : Operation 470 [12/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 470 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 20> <Delay = 1.57>
ST_38 : Operation 471 [11/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 471 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 21> <Delay = 1.57>
ST_39 : Operation 472 [10/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 472 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 22> <Delay = 1.57>
ST_40 : Operation 473 [9/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 473 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 23> <Delay = 1.57>
ST_41 : Operation 474 [8/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 474 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 24> <Delay = 1.57>
ST_42 : Operation 475 [7/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 475 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 25> <Delay = 1.57>
ST_43 : Operation 476 [6/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 476 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 26> <Delay = 3.34>
ST_44 : Operation 477 [2/2] (3.34ns)   --->   "%tmp_41 = fcmp_olt  i32 %add4115, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 477 'fcmp' 'tmp_41' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 478 [5/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 478 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 27> <Delay = 3.87>
ST_45 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add4115" [../src/hls/cnn.cpp:49]   --->   Operation 479 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 480 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 481 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 482 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 482 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 483 [1/1] (0.97ns)   --->   "%icmp_ln49_6 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 483 'icmp' 'icmp_ln49_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node output_sum_3)   --->   "%or_ln49 = or i1 %icmp_ln49_6, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 484 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 485 [1/2] (3.34ns)   --->   "%tmp_41 = fcmp_olt  i32 %add4115, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 485 'fcmp' 'tmp_41' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node output_sum_3)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_41" [../src/hls/cnn.cpp:49]   --->   Operation 486 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 487 [1/1] (0.52ns) (out node of the LUT)   --->   "%output_sum_3 = select i1 %and_ln49, i32 0, i32 %add4115" [../src/hls/cnn.cpp:49]   --->   Operation 487 'select' 'output_sum_3' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 488 [4/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 488 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 28> <Delay = 1.57>
ST_46 : Operation 489 [3/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 489 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 29> <Delay = 1.57>
ST_47 : Operation 490 [2/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 490 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 30> <Delay = 2.92>
ST_48 : Operation 491 [1/16] (1.57ns)   --->   "%urem_ln103 = urem i12 %add_ln103, i12 61" [../src/hls/cnn.cpp:103]   --->   Operation 491 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i12 %urem_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 492 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 493 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 493 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 494 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 494 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 495 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 495 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 496 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i32 %output_3, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 496 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 497 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i32 %output_4, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 497 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 498 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i32 %output_5, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 498 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 499 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i32 %output_6, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 499 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 500 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i32 %output_7, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 500 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 501 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i32 %output_8, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 501 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 502 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i32 %output_9, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 502 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 503 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i32 %output_10, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 503 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 504 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i32 %output_11, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 504 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 505 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i32 %output_12, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 505 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 506 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i32 %output_13, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 506 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 507 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i32 %output_14, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 507 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 508 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i32 %output_15, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 508 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 509 [1/1] (0.00ns)   --->   "%output_16_addr = getelementptr i32 %output_16, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 509 'getelementptr' 'output_16_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 510 [1/1] (0.00ns)   --->   "%output_17_addr = getelementptr i32 %output_17, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 510 'getelementptr' 'output_17_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 511 [1/1] (0.00ns)   --->   "%output_18_addr = getelementptr i32 %output_18, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 511 'getelementptr' 'output_18_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 512 [1/1] (0.00ns)   --->   "%output_19_addr = getelementptr i32 %output_19, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 512 'getelementptr' 'output_19_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 513 [1/1] (0.00ns)   --->   "%output_20_addr = getelementptr i32 %output_20, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 513 'getelementptr' 'output_20_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 514 [1/1] (0.00ns)   --->   "%output_21_addr = getelementptr i32 %output_21, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 514 'getelementptr' 'output_21_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 515 [1/1] (0.00ns)   --->   "%output_22_addr = getelementptr i32 %output_22, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 515 'getelementptr' 'output_22_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 516 [1/1] (0.00ns)   --->   "%output_23_addr = getelementptr i32 %output_23, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 516 'getelementptr' 'output_23_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 517 [1/1] (0.00ns)   --->   "%output_24_addr = getelementptr i32 %output_24, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 517 'getelementptr' 'output_24_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 518 [1/1] (0.00ns)   --->   "%output_25_addr = getelementptr i32 %output_25, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 518 'getelementptr' 'output_25_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 519 [1/1] (0.00ns)   --->   "%output_26_addr = getelementptr i32 %output_26, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 519 'getelementptr' 'output_26_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 520 [1/1] (0.00ns)   --->   "%output_27_addr = getelementptr i32 %output_27, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 520 'getelementptr' 'output_27_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 521 [1/1] (0.00ns)   --->   "%output_28_addr = getelementptr i32 %output_28, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 521 'getelementptr' 'output_28_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 522 [1/1] (0.00ns)   --->   "%output_29_addr = getelementptr i32 %output_29, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 522 'getelementptr' 'output_29_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 523 [1/1] (0.00ns)   --->   "%output_30_addr = getelementptr i32 %output_30, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 523 'getelementptr' 'output_30_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 524 [1/1] (0.00ns)   --->   "%output_31_addr = getelementptr i32 %output_31, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 524 'getelementptr' 'output_31_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 525 [1/1] (0.00ns)   --->   "%output_32_addr = getelementptr i32 %output_32, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 525 'getelementptr' 'output_32_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 526 [1/1] (0.00ns)   --->   "%output_33_addr = getelementptr i32 %output_33, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 526 'getelementptr' 'output_33_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 527 [1/1] (0.00ns)   --->   "%output_34_addr = getelementptr i32 %output_34, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 527 'getelementptr' 'output_34_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 528 [1/1] (0.00ns)   --->   "%output_35_addr = getelementptr i32 %output_35, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 528 'getelementptr' 'output_35_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 529 [1/1] (0.00ns)   --->   "%output_36_addr = getelementptr i32 %output_36, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 529 'getelementptr' 'output_36_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 530 [1/1] (0.00ns)   --->   "%output_37_addr = getelementptr i32 %output_37, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 530 'getelementptr' 'output_37_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 531 [1/1] (0.00ns)   --->   "%output_38_addr = getelementptr i32 %output_38, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 531 'getelementptr' 'output_38_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 532 [1/1] (0.00ns)   --->   "%output_39_addr = getelementptr i32 %output_39, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 532 'getelementptr' 'output_39_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 533 [1/1] (0.00ns)   --->   "%output_40_addr = getelementptr i32 %output_40, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 533 'getelementptr' 'output_40_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 534 [1/1] (0.00ns)   --->   "%output_41_addr = getelementptr i32 %output_41, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 534 'getelementptr' 'output_41_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 535 [1/1] (0.00ns)   --->   "%output_42_addr = getelementptr i32 %output_42, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 535 'getelementptr' 'output_42_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 536 [1/1] (0.00ns)   --->   "%output_43_addr = getelementptr i32 %output_43, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 536 'getelementptr' 'output_43_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 537 [1/1] (0.00ns)   --->   "%output_44_addr = getelementptr i32 %output_44, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 537 'getelementptr' 'output_44_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 538 [1/1] (0.00ns)   --->   "%output_45_addr = getelementptr i32 %output_45, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 538 'getelementptr' 'output_45_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 539 [1/1] (0.00ns)   --->   "%output_46_addr = getelementptr i32 %output_46, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 539 'getelementptr' 'output_46_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 540 [1/1] (0.00ns)   --->   "%output_47_addr = getelementptr i32 %output_47, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 540 'getelementptr' 'output_47_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 541 [1/1] (0.00ns)   --->   "%output_48_addr = getelementptr i32 %output_48, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 541 'getelementptr' 'output_48_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 542 [1/1] (0.00ns)   --->   "%output_49_addr = getelementptr i32 %output_49, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 542 'getelementptr' 'output_49_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 543 [1/1] (0.00ns)   --->   "%output_50_addr = getelementptr i32 %output_50, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 543 'getelementptr' 'output_50_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 544 [1/1] (0.00ns)   --->   "%output_51_addr = getelementptr i32 %output_51, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 544 'getelementptr' 'output_51_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 545 [1/1] (0.00ns)   --->   "%output_52_addr = getelementptr i32 %output_52, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 545 'getelementptr' 'output_52_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 546 [1/1] (0.00ns)   --->   "%output_53_addr = getelementptr i32 %output_53, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 546 'getelementptr' 'output_53_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 547 [1/1] (0.00ns)   --->   "%output_54_addr = getelementptr i32 %output_54, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 547 'getelementptr' 'output_54_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 548 [1/1] (0.00ns)   --->   "%output_55_addr = getelementptr i32 %output_55, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 548 'getelementptr' 'output_55_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 549 [1/1] (0.00ns)   --->   "%output_56_addr = getelementptr i32 %output_56, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 549 'getelementptr' 'output_56_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 550 [1/1] (0.00ns)   --->   "%output_57_addr = getelementptr i32 %output_57, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 550 'getelementptr' 'output_57_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 551 [1/1] (0.00ns)   --->   "%output_58_addr = getelementptr i32 %output_58, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 551 'getelementptr' 'output_58_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 552 [1/1] (0.00ns)   --->   "%output_59_addr = getelementptr i32 %output_59, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 552 'getelementptr' 'output_59_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 553 [1/1] (0.00ns)   --->   "%output_60_addr = getelementptr i32 %output_60, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 553 'getelementptr' 'output_60_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 554 [1/1] (0.00ns)   --->   "%output_61_addr = getelementptr i32 %output_61, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 554 'getelementptr' 'output_61_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 555 [1/1] (0.00ns)   --->   "%output_62_addr = getelementptr i32 %output_62, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 555 'getelementptr' 'output_62_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 556 [1/1] (0.00ns)   --->   "%output_63_addr = getelementptr i32 %output_63, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 556 'getelementptr' 'output_63_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 557 [1/1] (0.85ns)   --->   "%switch_ln106 = switch i6 %trunc_ln, void %branch127, i6 0, void %branch64, i6 1, void %branch65, i6 2, void %branch66, i6 3, void %branch67, i6 4, void %branch68, i6 5, void %branch69, i6 6, void %branch70, i6 7, void %branch71, i6 8, void %branch72, i6 9, void %branch73, i6 10, void %branch74, i6 11, void %branch75, i6 12, void %branch76, i6 13, void %branch77, i6 14, void %branch78, i6 15, void %branch79, i6 16, void %branch80, i6 17, void %branch81, i6 18, void %branch82, i6 19, void %branch83, i6 20, void %branch84, i6 21, void %branch85, i6 22, void %branch86, i6 23, void %branch87, i6 24, void %branch88, i6 25, void %branch89, i6 26, void %branch90, i6 27, void %branch91, i6 28, void %branch92, i6 29, void %branch93, i6 30, void %branch94, i6 31, void %branch95, i6 32, void %branch96, i6 33, void %branch97, i6 34, void %branch98, i6 35, void %branch99, i6 36, void %branch100, i6 37, void %branch101, i6 38, void %branch102, i6 39, void %branch103, i6 40, void %branch104, i6 41, void %branch105, i6 42, void %branch106, i6 43, void %branch107, i6 44, void %branch108, i6 45, void %branch109, i6 46, void %branch110, i6 47, void %branch111, i6 48, void %branch112, i6 49, void %branch113, i6 50, void %branch114, i6 51, void %branch115, i6 52, void %branch116, i6 53, void %branch117, i6 54, void %branch118, i6 55, void %branch119, i6 56, void %branch120, i6 57, void %branch121, i6 58, void %branch122, i6 59, void %branch123, i6 60, void %branch124, i6 61, void %branch125, i6 62, void %branch126" [../src/hls/cnn.cpp:106]   --->   Operation 557 'switch' 'switch_ln106' <Predicate = true> <Delay = 0.85>
ST_48 : Operation 558 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_62_addr" [../src/hls/cnn.cpp:106]   --->   Operation 558 'store' 'store_ln106' <Predicate = (trunc_ln == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 559 'br' 'br_ln106' <Predicate = (trunc_ln == 62)> <Delay = 0.00>
ST_48 : Operation 560 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_61_addr" [../src/hls/cnn.cpp:106]   --->   Operation 560 'store' 'store_ln106' <Predicate = (trunc_ln == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 561 'br' 'br_ln106' <Predicate = (trunc_ln == 61)> <Delay = 0.00>
ST_48 : Operation 562 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_60_addr" [../src/hls/cnn.cpp:106]   --->   Operation 562 'store' 'store_ln106' <Predicate = (trunc_ln == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 563 'br' 'br_ln106' <Predicate = (trunc_ln == 60)> <Delay = 0.00>
ST_48 : Operation 564 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_59_addr" [../src/hls/cnn.cpp:106]   --->   Operation 564 'store' 'store_ln106' <Predicate = (trunc_ln == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 565 'br' 'br_ln106' <Predicate = (trunc_ln == 59)> <Delay = 0.00>
ST_48 : Operation 566 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_58_addr" [../src/hls/cnn.cpp:106]   --->   Operation 566 'store' 'store_ln106' <Predicate = (trunc_ln == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 567 'br' 'br_ln106' <Predicate = (trunc_ln == 58)> <Delay = 0.00>
ST_48 : Operation 568 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_57_addr" [../src/hls/cnn.cpp:106]   --->   Operation 568 'store' 'store_ln106' <Predicate = (trunc_ln == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 569 'br' 'br_ln106' <Predicate = (trunc_ln == 57)> <Delay = 0.00>
ST_48 : Operation 570 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_56_addr" [../src/hls/cnn.cpp:106]   --->   Operation 570 'store' 'store_ln106' <Predicate = (trunc_ln == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 571 'br' 'br_ln106' <Predicate = (trunc_ln == 56)> <Delay = 0.00>
ST_48 : Operation 572 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_55_addr" [../src/hls/cnn.cpp:106]   --->   Operation 572 'store' 'store_ln106' <Predicate = (trunc_ln == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 573 'br' 'br_ln106' <Predicate = (trunc_ln == 55)> <Delay = 0.00>
ST_48 : Operation 574 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_54_addr" [../src/hls/cnn.cpp:106]   --->   Operation 574 'store' 'store_ln106' <Predicate = (trunc_ln == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 575 'br' 'br_ln106' <Predicate = (trunc_ln == 54)> <Delay = 0.00>
ST_48 : Operation 576 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_53_addr" [../src/hls/cnn.cpp:106]   --->   Operation 576 'store' 'store_ln106' <Predicate = (trunc_ln == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 577 'br' 'br_ln106' <Predicate = (trunc_ln == 53)> <Delay = 0.00>
ST_48 : Operation 578 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_52_addr" [../src/hls/cnn.cpp:106]   --->   Operation 578 'store' 'store_ln106' <Predicate = (trunc_ln == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 579 'br' 'br_ln106' <Predicate = (trunc_ln == 52)> <Delay = 0.00>
ST_48 : Operation 580 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_51_addr" [../src/hls/cnn.cpp:106]   --->   Operation 580 'store' 'store_ln106' <Predicate = (trunc_ln == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 581 'br' 'br_ln106' <Predicate = (trunc_ln == 51)> <Delay = 0.00>
ST_48 : Operation 582 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_50_addr" [../src/hls/cnn.cpp:106]   --->   Operation 582 'store' 'store_ln106' <Predicate = (trunc_ln == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 583 'br' 'br_ln106' <Predicate = (trunc_ln == 50)> <Delay = 0.00>
ST_48 : Operation 584 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_49_addr" [../src/hls/cnn.cpp:106]   --->   Operation 584 'store' 'store_ln106' <Predicate = (trunc_ln == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 585 'br' 'br_ln106' <Predicate = (trunc_ln == 49)> <Delay = 0.00>
ST_48 : Operation 586 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_48_addr" [../src/hls/cnn.cpp:106]   --->   Operation 586 'store' 'store_ln106' <Predicate = (trunc_ln == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 587 'br' 'br_ln106' <Predicate = (trunc_ln == 48)> <Delay = 0.00>
ST_48 : Operation 588 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_47_addr" [../src/hls/cnn.cpp:106]   --->   Operation 588 'store' 'store_ln106' <Predicate = (trunc_ln == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 589 'br' 'br_ln106' <Predicate = (trunc_ln == 47)> <Delay = 0.00>
ST_48 : Operation 590 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_46_addr" [../src/hls/cnn.cpp:106]   --->   Operation 590 'store' 'store_ln106' <Predicate = (trunc_ln == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 591 'br' 'br_ln106' <Predicate = (trunc_ln == 46)> <Delay = 0.00>
ST_48 : Operation 592 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_45_addr" [../src/hls/cnn.cpp:106]   --->   Operation 592 'store' 'store_ln106' <Predicate = (trunc_ln == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 593 'br' 'br_ln106' <Predicate = (trunc_ln == 45)> <Delay = 0.00>
ST_48 : Operation 594 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_44_addr" [../src/hls/cnn.cpp:106]   --->   Operation 594 'store' 'store_ln106' <Predicate = (trunc_ln == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 595 'br' 'br_ln106' <Predicate = (trunc_ln == 44)> <Delay = 0.00>
ST_48 : Operation 596 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_43_addr" [../src/hls/cnn.cpp:106]   --->   Operation 596 'store' 'store_ln106' <Predicate = (trunc_ln == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 597 'br' 'br_ln106' <Predicate = (trunc_ln == 43)> <Delay = 0.00>
ST_48 : Operation 598 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_42_addr" [../src/hls/cnn.cpp:106]   --->   Operation 598 'store' 'store_ln106' <Predicate = (trunc_ln == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 599 'br' 'br_ln106' <Predicate = (trunc_ln == 42)> <Delay = 0.00>
ST_48 : Operation 600 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_41_addr" [../src/hls/cnn.cpp:106]   --->   Operation 600 'store' 'store_ln106' <Predicate = (trunc_ln == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 601 'br' 'br_ln106' <Predicate = (trunc_ln == 41)> <Delay = 0.00>
ST_48 : Operation 602 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_40_addr" [../src/hls/cnn.cpp:106]   --->   Operation 602 'store' 'store_ln106' <Predicate = (trunc_ln == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 603 'br' 'br_ln106' <Predicate = (trunc_ln == 40)> <Delay = 0.00>
ST_48 : Operation 604 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_39_addr" [../src/hls/cnn.cpp:106]   --->   Operation 604 'store' 'store_ln106' <Predicate = (trunc_ln == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 605 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 605 'br' 'br_ln106' <Predicate = (trunc_ln == 39)> <Delay = 0.00>
ST_48 : Operation 606 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_38_addr" [../src/hls/cnn.cpp:106]   --->   Operation 606 'store' 'store_ln106' <Predicate = (trunc_ln == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 607 'br' 'br_ln106' <Predicate = (trunc_ln == 38)> <Delay = 0.00>
ST_48 : Operation 608 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_37_addr" [../src/hls/cnn.cpp:106]   --->   Operation 608 'store' 'store_ln106' <Predicate = (trunc_ln == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 609 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 609 'br' 'br_ln106' <Predicate = (trunc_ln == 37)> <Delay = 0.00>
ST_48 : Operation 610 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_36_addr" [../src/hls/cnn.cpp:106]   --->   Operation 610 'store' 'store_ln106' <Predicate = (trunc_ln == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 611 'br' 'br_ln106' <Predicate = (trunc_ln == 36)> <Delay = 0.00>
ST_48 : Operation 612 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_35_addr" [../src/hls/cnn.cpp:106]   --->   Operation 612 'store' 'store_ln106' <Predicate = (trunc_ln == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 613 'br' 'br_ln106' <Predicate = (trunc_ln == 35)> <Delay = 0.00>
ST_48 : Operation 614 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_34_addr" [../src/hls/cnn.cpp:106]   --->   Operation 614 'store' 'store_ln106' <Predicate = (trunc_ln == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 615 'br' 'br_ln106' <Predicate = (trunc_ln == 34)> <Delay = 0.00>
ST_48 : Operation 616 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_33_addr" [../src/hls/cnn.cpp:106]   --->   Operation 616 'store' 'store_ln106' <Predicate = (trunc_ln == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 617 'br' 'br_ln106' <Predicate = (trunc_ln == 33)> <Delay = 0.00>
ST_48 : Operation 618 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_32_addr" [../src/hls/cnn.cpp:106]   --->   Operation 618 'store' 'store_ln106' <Predicate = (trunc_ln == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 619 'br' 'br_ln106' <Predicate = (trunc_ln == 32)> <Delay = 0.00>
ST_48 : Operation 620 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_31_addr" [../src/hls/cnn.cpp:106]   --->   Operation 620 'store' 'store_ln106' <Predicate = (trunc_ln == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 621 'br' 'br_ln106' <Predicate = (trunc_ln == 31)> <Delay = 0.00>
ST_48 : Operation 622 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_30_addr" [../src/hls/cnn.cpp:106]   --->   Operation 622 'store' 'store_ln106' <Predicate = (trunc_ln == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 623 'br' 'br_ln106' <Predicate = (trunc_ln == 30)> <Delay = 0.00>
ST_48 : Operation 624 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_29_addr" [../src/hls/cnn.cpp:106]   --->   Operation 624 'store' 'store_ln106' <Predicate = (trunc_ln == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 625 'br' 'br_ln106' <Predicate = (trunc_ln == 29)> <Delay = 0.00>
ST_48 : Operation 626 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_28_addr" [../src/hls/cnn.cpp:106]   --->   Operation 626 'store' 'store_ln106' <Predicate = (trunc_ln == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 627 'br' 'br_ln106' <Predicate = (trunc_ln == 28)> <Delay = 0.00>
ST_48 : Operation 628 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_27_addr" [../src/hls/cnn.cpp:106]   --->   Operation 628 'store' 'store_ln106' <Predicate = (trunc_ln == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 629 'br' 'br_ln106' <Predicate = (trunc_ln == 27)> <Delay = 0.00>
ST_48 : Operation 630 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_26_addr" [../src/hls/cnn.cpp:106]   --->   Operation 630 'store' 'store_ln106' <Predicate = (trunc_ln == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 631 'br' 'br_ln106' <Predicate = (trunc_ln == 26)> <Delay = 0.00>
ST_48 : Operation 632 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_25_addr" [../src/hls/cnn.cpp:106]   --->   Operation 632 'store' 'store_ln106' <Predicate = (trunc_ln == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 633 'br' 'br_ln106' <Predicate = (trunc_ln == 25)> <Delay = 0.00>
ST_48 : Operation 634 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_24_addr" [../src/hls/cnn.cpp:106]   --->   Operation 634 'store' 'store_ln106' <Predicate = (trunc_ln == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 635 'br' 'br_ln106' <Predicate = (trunc_ln == 24)> <Delay = 0.00>
ST_48 : Operation 636 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_23_addr" [../src/hls/cnn.cpp:106]   --->   Operation 636 'store' 'store_ln106' <Predicate = (trunc_ln == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 637 'br' 'br_ln106' <Predicate = (trunc_ln == 23)> <Delay = 0.00>
ST_48 : Operation 638 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_22_addr" [../src/hls/cnn.cpp:106]   --->   Operation 638 'store' 'store_ln106' <Predicate = (trunc_ln == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 639 'br' 'br_ln106' <Predicate = (trunc_ln == 22)> <Delay = 0.00>
ST_48 : Operation 640 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_21_addr" [../src/hls/cnn.cpp:106]   --->   Operation 640 'store' 'store_ln106' <Predicate = (trunc_ln == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 641 'br' 'br_ln106' <Predicate = (trunc_ln == 21)> <Delay = 0.00>
ST_48 : Operation 642 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_20_addr" [../src/hls/cnn.cpp:106]   --->   Operation 642 'store' 'store_ln106' <Predicate = (trunc_ln == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 643 'br' 'br_ln106' <Predicate = (trunc_ln == 20)> <Delay = 0.00>
ST_48 : Operation 644 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_19_addr" [../src/hls/cnn.cpp:106]   --->   Operation 644 'store' 'store_ln106' <Predicate = (trunc_ln == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 645 'br' 'br_ln106' <Predicate = (trunc_ln == 19)> <Delay = 0.00>
ST_48 : Operation 646 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_18_addr" [../src/hls/cnn.cpp:106]   --->   Operation 646 'store' 'store_ln106' <Predicate = (trunc_ln == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 647 'br' 'br_ln106' <Predicate = (trunc_ln == 18)> <Delay = 0.00>
ST_48 : Operation 648 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_17_addr" [../src/hls/cnn.cpp:106]   --->   Operation 648 'store' 'store_ln106' <Predicate = (trunc_ln == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 649 'br' 'br_ln106' <Predicate = (trunc_ln == 17)> <Delay = 0.00>
ST_48 : Operation 650 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_16_addr" [../src/hls/cnn.cpp:106]   --->   Operation 650 'store' 'store_ln106' <Predicate = (trunc_ln == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 651 'br' 'br_ln106' <Predicate = (trunc_ln == 16)> <Delay = 0.00>
ST_48 : Operation 652 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_15_addr" [../src/hls/cnn.cpp:106]   --->   Operation 652 'store' 'store_ln106' <Predicate = (trunc_ln == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 653 'br' 'br_ln106' <Predicate = (trunc_ln == 15)> <Delay = 0.00>
ST_48 : Operation 654 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_14_addr" [../src/hls/cnn.cpp:106]   --->   Operation 654 'store' 'store_ln106' <Predicate = (trunc_ln == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 655 'br' 'br_ln106' <Predicate = (trunc_ln == 14)> <Delay = 0.00>
ST_48 : Operation 656 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_13_addr" [../src/hls/cnn.cpp:106]   --->   Operation 656 'store' 'store_ln106' <Predicate = (trunc_ln == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 657 'br' 'br_ln106' <Predicate = (trunc_ln == 13)> <Delay = 0.00>
ST_48 : Operation 658 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_12_addr" [../src/hls/cnn.cpp:106]   --->   Operation 658 'store' 'store_ln106' <Predicate = (trunc_ln == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 659 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 659 'br' 'br_ln106' <Predicate = (trunc_ln == 12)> <Delay = 0.00>
ST_48 : Operation 660 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_11_addr" [../src/hls/cnn.cpp:106]   --->   Operation 660 'store' 'store_ln106' <Predicate = (trunc_ln == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 661 'br' 'br_ln106' <Predicate = (trunc_ln == 11)> <Delay = 0.00>
ST_48 : Operation 662 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_10_addr" [../src/hls/cnn.cpp:106]   --->   Operation 662 'store' 'store_ln106' <Predicate = (trunc_ln == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 663 'br' 'br_ln106' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_48 : Operation 664 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_9_addr" [../src/hls/cnn.cpp:106]   --->   Operation 664 'store' 'store_ln106' <Predicate = (trunc_ln == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 665 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 665 'br' 'br_ln106' <Predicate = (trunc_ln == 9)> <Delay = 0.00>
ST_48 : Operation 666 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_8_addr" [../src/hls/cnn.cpp:106]   --->   Operation 666 'store' 'store_ln106' <Predicate = (trunc_ln == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 667 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 667 'br' 'br_ln106' <Predicate = (trunc_ln == 8)> <Delay = 0.00>
ST_48 : Operation 668 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_7_addr" [../src/hls/cnn.cpp:106]   --->   Operation 668 'store' 'store_ln106' <Predicate = (trunc_ln == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 669 'br' 'br_ln106' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_48 : Operation 670 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_6_addr" [../src/hls/cnn.cpp:106]   --->   Operation 670 'store' 'store_ln106' <Predicate = (trunc_ln == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 671 'br' 'br_ln106' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_48 : Operation 672 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_5_addr" [../src/hls/cnn.cpp:106]   --->   Operation 672 'store' 'store_ln106' <Predicate = (trunc_ln == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 673 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 673 'br' 'br_ln106' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_48 : Operation 674 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_4_addr" [../src/hls/cnn.cpp:106]   --->   Operation 674 'store' 'store_ln106' <Predicate = (trunc_ln == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 675 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 675 'br' 'br_ln106' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_48 : Operation 676 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_3_addr" [../src/hls/cnn.cpp:106]   --->   Operation 676 'store' 'store_ln106' <Predicate = (trunc_ln == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 677 'br' 'br_ln106' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_48 : Operation 678 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_2_addr" [../src/hls/cnn.cpp:106]   --->   Operation 678 'store' 'store_ln106' <Predicate = (trunc_ln == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 679 'br' 'br_ln106' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_48 : Operation 680 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_1_addr" [../src/hls/cnn.cpp:106]   --->   Operation 680 'store' 'store_ln106' <Predicate = (trunc_ln == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 681 'br' 'br_ln106' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_48 : Operation 682 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_3, i6 %output_0_addr" [../src/hls/cnn.cpp:106]   --->   Operation 682 'store' 'store_ln106' <Predicate = (trunc_ln == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_48 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 683 'br' 'br_ln106' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_48 : Operation 684 [1/1] (0.79ns)   --->   "%store_ln106 = store i32 %output_sum_3, i5 %output_63_addr" [../src/hls/cnn.cpp:106]   --->   Operation 684 'store' 'store_ln106' <Predicate = (trunc_ln == 63)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 29> <RAM>
ST_48 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit321" [../src/hls/cnn.cpp:106]   --->   Operation 685 'br' 'br_ln106' <Predicate = (trunc_ln == 63)> <Delay = 0.00>

State 49 <SV = 31> <Delay = 1.40>
ST_49 : Operation 686 [1/1] (0.88ns)   --->   "%add_ln73 = add i6 %iii_mid2, i6 1" [../src/hls/cnn.cpp:73]   --->   Operation 686 'add' 'add_ln73' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 687 [1/1] (0.93ns)   --->   "%add_ln70_3 = add i10 %indvar_flatten44, i10 1" [../src/hls/cnn.cpp:70]   --->   Operation 687 'add' 'add_ln70_3' <Predicate = (!icmp_ln70)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 688 [1/1] (0.47ns)   --->   "%select_ln70 = select i1 %icmp_ln70, i10 1, i10 %add_ln70_3" [../src/hls/cnn.cpp:70]   --->   Operation 688 'select' 'select_ln70' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 689 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 689 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten70', ../src/hls/cnn.cpp:67) with incoming values : ('add_ln67', ../src/hls/cnn.cpp:67) [135]  (0.489 ns)

 <State 2>: 4.37ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten44', ../src/hls/cnn.cpp:70) with incoming values : ('select_ln70', ../src/hls/cnn.cpp:70) [137]  (0 ns)
	'icmp' operation ('icmp_ln70', ../src/hls/cnn.cpp:70) [152]  (0.859 ns)
	'select' operation ('select_ln67', ../src/hls/cnn.cpp:67) [153]  (0.45 ns)
	'add' operation ('add_ln70', ../src/hls/cnn.cpp:70) [163]  (0.868 ns)
	'add' operation ('tmp_mid1', ../src/hls/cnn.cpp:70) [170]  (0.878 ns)
	'add' operation ('mul4811_mid1', ../src/hls/cnn.cpp:70) [172]  (0.897 ns)
	'select' operation ('empty_87', ../src/hls/cnn.cpp:67) [174]  (0.42 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('output_sum', ../src/hls/cnn.cpp:76) on array 'layer_6_bias' [181]  (1.35 ns)

 <State 4>: 4.14ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:81) with incoming values : ('select_ln81_10', ../src/hls/cnn.cpp:81) [186]  (0 ns)
	'icmp' operation ('icmp_ln81', ../src/hls/cnn.cpp:81) [203]  (0.884 ns)
	'select' operation ('select_ln78', ../src/hls/cnn.cpp:78) [204]  (0.275 ns)
	'add' operation ('indvars_iv_next37_dup', ../src/hls/cnn.cpp:78) [214]  (0.746 ns)
	'select' operation ('select_ln81_8', ../src/hls/cnn.cpp:81) [223]  (0.275 ns)
	'add' operation ('add_ln81', ../src/hls/cnn.cpp:81) [225]  (0.868 ns)
	'mul' operation of DSP[228] ('mul_ln81', ../src/hls/cnn.cpp:81) [227]  (1.09 ns)

 <State 5>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[228] ('mul_ln81', ../src/hls/cnn.cpp:81) [227]  (1.09 ns)

 <State 6>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[228] ('mul_ln81', ../src/hls/cnn.cpp:81) [227]  (0 ns)
	'add' operation of DSP[228] ('add_ln81_4', ../src/hls/cnn.cpp:81) [228]  (0.831 ns)

 <State 7>: 4.26ns
The critical path consists of the following:
	'add' operation of DSP[228] ('add_ln81_4', ../src/hls/cnn.cpp:81) [228]  (0.831 ns)
	'add' operation ('add_ln88', ../src/hls/cnn.cpp:88) [235]  (0.907 ns)
	'add' operation ('add_ln88_3', ../src/hls/cnn.cpp:88) [237]  (0.975 ns)
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 8>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 9>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 10>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 11>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 12>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 13>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 14>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 15>: 6.02ns
The critical path consists of the following:
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:76) ('add', ../src/hls/cnn.cpp:86) [189]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [511]  (6.02 ns)

 <State 16>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 17>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 18>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 19>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'add' operation ('add_ln92', ../src/hls/cnn.cpp:92) [506]  (0.989 ns)
	'getelementptr' operation ('layer_6_weights_addr', ../src/hls/cnn.cpp:92) [508]  (0 ns)
	'load' operation ('layer_6_weights_load', ../src/hls/cnn.cpp:92) on array 'layer_6_weights' [509]  (1.35 ns)

 <State 21>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 22>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)

 <State 23>: 2.9ns
The critical path consists of the following:
	'urem' operation ('urem_ln88', ../src/hls/cnn.cpp:88) [241]  (1.55 ns)
	'getelementptr' operation ('input_62_addr', ../src/hls/cnn.cpp:88) [305]  (0 ns)
	'load' operation ('input_62_load', ../src/hls/cnn.cpp:88) on array 'input_62' [309]  (1.35 ns)

 <State 24>: 7ns
The critical path consists of the following:
	'load' operation ('input_62_load', ../src/hls/cnn.cpp:88) on array 'input_62' [309]  (1.35 ns)
	multiplexor before 'phi' operation ('phi_ln88', ../src/hls/cnn.cpp:88) with incoming values : ('input_62_load', ../src/hls/cnn.cpp:88) ('input_61_load', ../src/hls/cnn.cpp:88) ('input_60_load', ../src/hls/cnn.cpp:88) ('input_59_load', ../src/hls/cnn.cpp:88) ('input_58_load', ../src/hls/cnn.cpp:88) ('input_57_load', ../src/hls/cnn.cpp:88) ('input_56_load', ../src/hls/cnn.cpp:88) ('input_55_load', ../src/hls/cnn.cpp:88) ('input_54_load', ../src/hls/cnn.cpp:88) ('input_53_load', ../src/hls/cnn.cpp:88) ('input_52_load', ../src/hls/cnn.cpp:88) ('input_51_load', ../src/hls/cnn.cpp:88) ('input_50_load', ../src/hls/cnn.cpp:88) ('input_49_load', ../src/hls/cnn.cpp:88) ('input_48_load', ../src/hls/cnn.cpp:88) ('input_47_load', ../src/hls/cnn.cpp:88) ('input_46_load', ../src/hls/cnn.cpp:88) ('input_45_load', ../src/hls/cnn.cpp:88) ('input_44_load', ../src/hls/cnn.cpp:88) ('input_43_load', ../src/hls/cnn.cpp:88) ('input_42_load', ../src/hls/cnn.cpp:88) ('input_41_load', ../src/hls/cnn.cpp:88) ('input_40_load', ../src/hls/cnn.cpp:88) ('input_39_load', ../src/hls/cnn.cpp:88) ('input_38_load', ../src/hls/cnn.cpp:88) ('input_37_load', ../src/hls/cnn.cpp:88) ('input_36_load', ../src/hls/cnn.cpp:88) ('input_35_load', ../src/hls/cnn.cpp:88) ('input_34_load', ../src/hls/cnn.cpp:88) ('input_33_load', ../src/hls/cnn.cpp:88) ('input_32_load', ../src/hls/cnn.cpp:88) ('input_31_load', ../src/hls/cnn.cpp:88) ('input_30_load', ../src/hls/cnn.cpp:88) ('input_29_load', ../src/hls/cnn.cpp:88) ('input_28_load', ../src/hls/cnn.cpp:88) ('input_27_load', ../src/hls/cnn.cpp:88) ('input_26_load', ../src/hls/cnn.cpp:88) ('input_25_load', ../src/hls/cnn.cpp:88) ('input_24_load', ../src/hls/cnn.cpp:88) ('input_23_load', ../src/hls/cnn.cpp:88) ('input_22_load', ../src/hls/cnn.cpp:88) ('input_21_load', ../src/hls/cnn.cpp:88) ('input_20_load', ../src/hls/cnn.cpp:88) ('input_19_load', ../src/hls/cnn.cpp:88) ('input_18_load', ../src/hls/cnn.cpp:88) ('input_17_load', ../src/hls/cnn.cpp:88) ('input_16_load', ../src/hls/cnn.cpp:88) ('input_15_load', ../src/hls/cnn.cpp:88) ('input_14_load', ../src/hls/cnn.cpp:88) ('input_13_load', ../src/hls/cnn.cpp:88) ('input_12_load', ../src/hls/cnn.cpp:88) ('input_11_load', ../src/hls/cnn.cpp:88) ('input_10_load', ../src/hls/cnn.cpp:88) ('input_9_load', ../src/hls/cnn.cpp:88) ('input_8_load', ../src/hls/cnn.cpp:88) ('input_7_load', ../src/hls/cnn.cpp:88) ('input_6_load', ../src/hls/cnn.cpp:88) ('input_5_load', ../src/hls/cnn.cpp:88) ('input_4_load', ../src/hls/cnn.cpp:88) ('input_3_load', ../src/hls/cnn.cpp:88) ('input_2_load', ../src/hls/cnn.cpp:88) ('input_1_load', ../src/hls/cnn.cpp:88) ('input_0_load', ../src/hls/cnn.cpp:88) ('input_63_load', ../src/hls/cnn.cpp:88) [501]  (0.978 ns)
	'phi' operation ('phi_ln88', ../src/hls/cnn.cpp:88) with incoming values : ('input_62_load', ../src/hls/cnn.cpp:88) ('input_61_load', ../src/hls/cnn.cpp:88) ('input_60_load', ../src/hls/cnn.cpp:88) ('input_59_load', ../src/hls/cnn.cpp:88) ('input_58_load', ../src/hls/cnn.cpp:88) ('input_57_load', ../src/hls/cnn.cpp:88) ('input_56_load', ../src/hls/cnn.cpp:88) ('input_55_load', ../src/hls/cnn.cpp:88) ('input_54_load', ../src/hls/cnn.cpp:88) ('input_53_load', ../src/hls/cnn.cpp:88) ('input_52_load', ../src/hls/cnn.cpp:88) ('input_51_load', ../src/hls/cnn.cpp:88) ('input_50_load', ../src/hls/cnn.cpp:88) ('input_49_load', ../src/hls/cnn.cpp:88) ('input_48_load', ../src/hls/cnn.cpp:88) ('input_47_load', ../src/hls/cnn.cpp:88) ('input_46_load', ../src/hls/cnn.cpp:88) ('input_45_load', ../src/hls/cnn.cpp:88) ('input_44_load', ../src/hls/cnn.cpp:88) ('input_43_load', ../src/hls/cnn.cpp:88) ('input_42_load', ../src/hls/cnn.cpp:88) ('input_41_load', ../src/hls/cnn.cpp:88) ('input_40_load', ../src/hls/cnn.cpp:88) ('input_39_load', ../src/hls/cnn.cpp:88) ('input_38_load', ../src/hls/cnn.cpp:88) ('input_37_load', ../src/hls/cnn.cpp:88) ('input_36_load', ../src/hls/cnn.cpp:88) ('input_35_load', ../src/hls/cnn.cpp:88) ('input_34_load', ../src/hls/cnn.cpp:88) ('input_33_load', ../src/hls/cnn.cpp:88) ('input_32_load', ../src/hls/cnn.cpp:88) ('input_31_load', ../src/hls/cnn.cpp:88) ('input_30_load', ../src/hls/cnn.cpp:88) ('input_29_load', ../src/hls/cnn.cpp:88) ('input_28_load', ../src/hls/cnn.cpp:88) ('input_27_load', ../src/hls/cnn.cpp:88) ('input_26_load', ../src/hls/cnn.cpp:88) ('input_25_load', ../src/hls/cnn.cpp:88) ('input_24_load', ../src/hls/cnn.cpp:88) ('input_23_load', ../src/hls/cnn.cpp:88) ('input_22_load', ../src/hls/cnn.cpp:88) ('input_21_load', ../src/hls/cnn.cpp:88) ('input_20_load', ../src/hls/cnn.cpp:88) ('input_19_load', ../src/hls/cnn.cpp:88) ('input_18_load', ../src/hls/cnn.cpp:88) ('input_17_load', ../src/hls/cnn.cpp:88) ('input_16_load', ../src/hls/cnn.cpp:88) ('input_15_load', ../src/hls/cnn.cpp:88) ('input_14_load', ../src/hls/cnn.cpp:88) ('input_13_load', ../src/hls/cnn.cpp:88) ('input_12_load', ../src/hls/cnn.cpp:88) ('input_11_load', ../src/hls/cnn.cpp:88) ('input_10_load', ../src/hls/cnn.cpp:88) ('input_9_load', ../src/hls/cnn.cpp:88) ('input_8_load', ../src/hls/cnn.cpp:88) ('input_7_load', ../src/hls/cnn.cpp:88) ('input_6_load', ../src/hls/cnn.cpp:88) ('input_5_load', ../src/hls/cnn.cpp:88) ('input_4_load', ../src/hls/cnn.cpp:88) ('input_3_load', ../src/hls/cnn.cpp:88) ('input_2_load', ../src/hls/cnn.cpp:88) ('input_1_load', ../src/hls/cnn.cpp:88) ('input_0_load', ../src/hls/cnn.cpp:88) ('input_63_load', ../src/hls/cnn.cpp:88) [501]  (0 ns)
	'fmul' operation ('mul', ../src/hls/cnn.cpp:90) [510]  (4.67 ns)

 <State 25>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:90) [510]  (4.67 ns)

 <State 26>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:90) [510]  (4.67 ns)

 <State 27>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:90) [510]  (4.67 ns)

 <State 28>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [511]  (6.02 ns)

 <State 29>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [511]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:76) ('add', ../src/hls/cnn.cpp:86) [189]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [511]  (6.02 ns)

 <State 30>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [511]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:76) ('add', ../src/hls/cnn.cpp:86) [189]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [511]  (6.02 ns)

 <State 31>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [511]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:76) ('add', ../src/hls/cnn.cpp:86) [189]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [511]  (6.02 ns)

 <State 32>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [511]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:76) ('add', ../src/hls/cnn.cpp:86) [189]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [511]  (6.02 ns)

 <State 33>: 2.54ns
The critical path consists of the following:
	'add' operation ('add_ln103', ../src/hls/cnn.cpp:103) [525]  (0.962 ns)
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 34>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 35>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 36>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 37>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 38>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 39>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 40>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 41>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 42>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 43>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 44>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_41', ../src/hls/cnn.cpp:49) [522]  (3.35 ns)

 <State 45>: 3.87ns
The critical path consists of the following:
	'fcmp' operation ('tmp_41', ../src/hls/cnn.cpp:49) [522]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [523]  (0 ns)
	'select' operation ('output_sum', ../src/hls/cnn.cpp:49) [524]  (0.525 ns)

 <State 46>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 47>: 1.58ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)

 <State 48>: 2.93ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [529]  (1.58 ns)
	'getelementptr' operation ('output_62_addr', ../src/hls/cnn.cpp:103) [593]  (0 ns)
	'store' operation ('store_ln106', ../src/hls/cnn.cpp:106) of variable 'output_sum', ../src/hls/cnn.cpp:49 on array 'output_62' [597]  (1.35 ns)

 <State 49>: 1.4ns
The critical path consists of the following:
	'add' operation ('add_ln70_3', ../src/hls/cnn.cpp:70) [790]  (0.934 ns)
	'select' operation ('select_ln70', ../src/hls/cnn.cpp:70) [791]  (0.47 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
