

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3'
================================================================
* Date:           Sun Feb  1 02:28:51 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_2_VITIS_LOOP_36_3  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:36]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:34]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln34_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln34"   --->   Operation 10 'read' 'sext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln34_cast = sext i62 %sext_ln34_read"   --->   Operation 11 'sext' 'sext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_8, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, void @empty, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln34 = store i9 0, i9 %i" [top.cpp:34]   --->   Operation 23 'store' 'store_ln34' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln36 = store i7 0, i7 %j" [top.cpp:36]   --->   Operation 24 'store' 'store_ln36' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [top.cpp:34]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%icmp_ln34 = icmp_eq  i15 %indvar_flatten_load, i15 16384" [top.cpp:34]   --->   Operation 29 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%add_ln34_1 = add i15 %indvar_flatten_load, i15 1" [top.cpp:34]   --->   Operation 30 'add' 'add_ln34_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.end20, void %for.body32.preheader.exitStub" [top.cpp:34]   --->   Operation 31 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln34 = store i15 %add_ln34_1, i15 %indvar_flatten" [top.cpp:34]   --->   Operation 32 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln34_cast" [top.cpp:34]   --->   Operation 33 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:38]   --->   Operation 34 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%a = trunc i32 %A_addr_read" [top.cpp:38]   --->   Operation 35 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:34]   --->   Operation 36 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:36]   --->   Operation 37 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:34]   --->   Operation 38 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.92ns)   --->   "%add_ln34 = add i9 %i_load, i9 1" [top.cpp:34]   --->   Operation 39 'add' 'add_ln34' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_2_VITIS_LOOP_36_3_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.89ns)   --->   "%icmp_ln36 = icmp_eq  i7 %j_load, i7 64" [top.cpp:36]   --->   Operation 42 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%select_ln34 = select i1 %icmp_ln36, i7 0, i7 %j_load" [top.cpp:34]   --->   Operation 43 'select' 'select_ln34' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.43ns)   --->   "%select_ln34_1 = select i1 %icmp_ln36, i24 0, i24 %p_load" [top.cpp:34]   --->   Operation 44 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.45ns)   --->   "%select_ln34_2 = select i1 %icmp_ln36, i9 %add_ln34, i9 %i_load" [top.cpp:34]   --->   Operation 45 'select' 'select_ln34_2' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i9 %select_ln34_2" [top.cpp:34]   --->   Operation 46 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i9 %select_ln34_2" [top.cpp:34]   --->   Operation 47 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i7 %select_ln34" [top.cpp:36]   --->   Operation 48 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:37]   --->   Operation 49 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln34, i32 3, i32 5" [top.cpp:36]   --->   Operation 50 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln34, i3 %lshr_ln" [top.cpp:39]   --->   Operation 51 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i11 %tmp_7" [top.cpp:39]   --->   Operation 52 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 0, i64 %zext_ln39" [top.cpp:39]   --->   Operation 53 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 0, i64 %zext_ln39" [top.cpp:39]   --->   Operation 54 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 0, i64 %zext_ln39" [top.cpp:39]   --->   Operation 55 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 0, i64 %zext_ln39" [top.cpp:39]   --->   Operation 56 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 0, i64 %zext_ln39" [top.cpp:39]   --->   Operation 57 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 0, i64 %zext_ln39" [top.cpp:39]   --->   Operation 58 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 0, i64 %zext_ln39" [top.cpp:39]   --->   Operation 59 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 0, i64 %zext_ln39" [top.cpp:39]   --->   Operation 60 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.74ns)   --->   "%switch_ln39 = switch i3 %trunc_ln36, void %arrayidx176.case.7, i3 0, void %arrayidx176.case.0, i3 1, void %arrayidx176.case.1, i3 2, void %arrayidx176.case.2, i3 3, void %arrayidx176.case.3, i3 4, void %arrayidx176.case.4, i3 5, void %arrayidx176.case.5, i3 6, void %arrayidx176.case.6" [top.cpp:39]   --->   Operation 61 'switch' 'switch_ln39' <Predicate = true> <Delay = 0.74>
ST_3 : Operation 62 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln39 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" [top.cpp:39]   --->   Operation 62 'store' 'store_ln39' <Predicate = (trunc_ln36 == 6)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx176.exit" [top.cpp:39]   --->   Operation 63 'br' 'br_ln39' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln39 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" [top.cpp:39]   --->   Operation 64 'store' 'store_ln39' <Predicate = (trunc_ln36 == 5)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx176.exit" [top.cpp:39]   --->   Operation 65 'br' 'br_ln39' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln39 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" [top.cpp:39]   --->   Operation 66 'store' 'store_ln39' <Predicate = (trunc_ln36 == 4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx176.exit" [top.cpp:39]   --->   Operation 67 'br' 'br_ln39' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln39 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" [top.cpp:39]   --->   Operation 68 'store' 'store_ln39' <Predicate = (trunc_ln36 == 3)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx176.exit" [top.cpp:39]   --->   Operation 69 'br' 'br_ln39' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln39 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" [top.cpp:39]   --->   Operation 70 'store' 'store_ln39' <Predicate = (trunc_ln36 == 2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx176.exit" [top.cpp:39]   --->   Operation 71 'br' 'br_ln39' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln39 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" [top.cpp:39]   --->   Operation 72 'store' 'store_ln39' <Predicate = (trunc_ln36 == 1)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx176.exit" [top.cpp:39]   --->   Operation 73 'br' 'br_ln39' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln39 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" [top.cpp:39]   --->   Operation 74 'store' 'store_ln39' <Predicate = (trunc_ln36 == 0)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx176.exit" [top.cpp:39]   --->   Operation 75 'br' 'br_ln39' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln39 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" [top.cpp:39]   --->   Operation 76 'store' 'store_ln39' <Predicate = (trunc_ln36 == 7)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx176.exit" [top.cpp:39]   --->   Operation 77 'br' 'br_ln39' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i24 %select_ln34_1" [top.cpp:40]   --->   Operation 78 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i24 %a" [top.cpp:40]   --->   Operation 79 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.10ns)   --->   "%add_ln40 = add i24 %a, i24 %select_ln34_1" [top.cpp:40]   --->   Operation 80 'add' 'add_ln40' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.10ns)   --->   "%add_ln40_1 = add i25 %sext_ln40_1, i25 %sext_ln40" [top.cpp:40]   --->   Operation 81 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln40_1, i32 24" [top.cpp:40]   --->   Operation 82 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln40, i32 23" [top.cpp:40]   --->   Operation 83 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%xor_ln40 = xor i1 %tmp, i1 1" [top.cpp:40]   --->   Operation 84 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%and_ln40 = and i1 %tmp_77, i1 %xor_ln40" [top.cpp:40]   --->   Operation 85 'and' 'and_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%xor_ln40_1 = xor i1 %tmp, i1 %tmp_77" [top.cpp:40]   --->   Operation 86 'xor' 'xor_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%select_ln40 = select i1 %and_ln40, i24 8388607, i24 8388608" [top.cpp:40]   --->   Operation 87 'select' 'select_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln40_1 = select i1 %xor_ln40_1, i24 %select_ln40, i24 %add_ln40" [top.cpp:40]   --->   Operation 88 'select' 'select_ln40_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.89ns)   --->   "%add_ln36 = add i7 %select_ln34, i7 1" [top.cpp:36]   --->   Operation 89 'add' 'add_ln36' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.89ns)   --->   "%icmp_ln36_1 = icmp_eq  i7 %add_ln36, i7 64" [top.cpp:36]   --->   Operation 90 'icmp' 'icmp_ln36_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i24 %select_ln40_1" [top.cpp:42]   --->   Operation 91 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.10ns)   --->   "%add_ln42 = add i25 %sext_ln42, i25 16384" [top.cpp:42]   --->   Operation 92 'add' 'add_ln42' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln42, i32 24" [top.cpp:42]   --->   Operation 93 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%trunc_ln42 = trunc i25 %add_ln42" [top.cpp:42]   --->   Operation 94 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln42, i32 23" [top.cpp:42]   --->   Operation 95 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%xor_ln42 = xor i1 %tmp_78, i1 1" [top.cpp:42]   --->   Operation 96 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%and_ln42 = and i1 %tmp_79, i1 %xor_ln42" [top.cpp:42]   --->   Operation 97 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%xor_ln42_1 = xor i1 %tmp_78, i1 %tmp_79" [top.cpp:42]   --->   Operation 98 'xor' 'xor_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%select_ln42 = select i1 %and_ln42, i24 8388607, i24 8388608" [top.cpp:42]   --->   Operation 99 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln42_1 = select i1 %xor_ln42_1, i24 %select_ln42, i24 %trunc_ln42" [top.cpp:42]   --->   Operation 100 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln34" [top.cpp:42]   --->   Operation 101 'getelementptr' 'denom_row_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36_1, void %new.latch.arrayidx176.exit, void %last.iter.arrayidx176.exit" [top.cpp:36]   --->   Operation 102 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln42 = store i24 %select_ln42_1, i8 %denom_row_addr" [top.cpp:42]   --->   Operation 103 'store' 'store_ln42' <Predicate = (icmp_ln36_1)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln36 = br void %new.latch.arrayidx176.exit" [top.cpp:36]   --->   Operation 104 'br' 'br_ln36' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.48ns)   --->   "%store_ln34 = store i9 %select_ln34_2, i9 %i" [top.cpp:34]   --->   Operation 105 'store' 'store_ln34' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 106 [1/1] (0.48ns)   --->   "%store_ln36 = store i7 %add_ln36, i7 %j" [top.cpp:36]   --->   Operation 106 'store' 'store_ln36' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 107 [1/1] (0.48ns)   --->   "%store_ln40 = store i24 %select_ln40_1, i24 %empty" [top.cpp:40]   --->   Operation 107 'store' 'store_ln40' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body9" [top.cpp:36]   --->   Operation 108 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.980ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [28]  (0.489 ns)
	'load' operation 15 bit ('indvar_flatten_load', top.cpp:34) on local variable 'indvar_flatten' [34]  (0.000 ns)
	'add' operation 15 bit ('add_ln34_1', top.cpp:34) [37]  (1.002 ns)
	'store' operation 0 bit ('store_ln34', top.cpp:34) of variable 'add_ln34_1', top.cpp:34 on local variable 'indvar_flatten' [123]  (0.489 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('A_addr', top.cpp:34) [43]  (0.000 ns)
	bus read operation ('A_addr_read', top.cpp:38) on port 'A' (top.cpp:38) [66]  (7.300 ns)

 <State 3>: 5.773ns
The critical path consists of the following:
	'load' operation 7 bit ('j_load', top.cpp:36) on local variable 'j', top.cpp:36 [41]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln36', top.cpp:36) [47]  (0.897 ns)
	'select' operation 24 bit ('select_ln34_1', top.cpp:34) [49]  (0.435 ns)
	'add' operation 24 bit ('add_ln40', top.cpp:40) [96]  (1.110 ns)
	'select' operation 24 bit ('select_ln40_1', top.cpp:40) [104]  (0.435 ns)
	'add' operation 25 bit ('add_ln42', top.cpp:42) [108]  (1.110 ns)
	'select' operation 24 bit ('select_ln42_1', top.cpp:42) [116]  (0.435 ns)
	'store' operation 0 bit ('store_ln42', top.cpp:42) of variable 'select_ln42_1', top.cpp:42 on array 'denom_row' [120]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
