$date
	Sun Apr 16 23:49:02 2017
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module t_fpga2 $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var wire 1 # g6 $end
$var wire 1 $ g5 $end
$var wire 1 % g4 $end
$var wire 1 & g3 $end
$var wire 1 ' g2 $end
$var wire 1 ( g1 $end
$var wire 1 ) g0 $end
$var wire 1 * g $end
$var wire 1 + f $end
$var wire 1 , e $end
$var reg 1 - a $end
$var reg 1 . b $end
$var reg 1 / c $end
$var reg 1 0 d $end
$scope module M1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / c $end
$var wire 1 0 d $end
$var wire 1 , e $end
$var wire 1 + f $end
$var wire 1 * g $end
$var wire 1 ) g0 $end
$var wire 1 ( g1 $end
$var wire 1 ' g2 $end
$var wire 1 & g3 $end
$var wire 1 % g4 $end
$var wire 1 $ g5 $end
$var wire 1 # g6 $end
$var wire 1 1 w1 $end
$var wire 1 2 w10 $end
$var wire 1 3 w2 $end
$var wire 1 4 w3 $end
$var wire 1 5 w4 $end
$var wire 1 6 w5 $end
$var wire 1 7 w6 $end
$var wire 1 8 w7 $end
$var wire 1 9 w8 $end
$var wire 1 : w9 $end
$var wire 1 " x $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0:
09
08
07
06
05
14
13
12
11
10
0/
0.
0-
1,
0+
1*
0)
0(
1'
0&
0%
0$
0#
0"
1!
$end
#10000
1"
1)
1(
0,
1*
0!
15
0'
02
01
00
1-
#20000
0"
0)
0(
1,
1!
05
1'
12
10
#30000
02
03
11
1.
0-
#40000
0,
0*
0'
12
1"
04
13
01
19
1/
0.
1-
#50000
0!
02
1*
03
1$
11
09
1.
0-
#60000
0*
0$
1+
01
19
18
1-
10
#80000
