{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 22:02:54 2018 " "Info: Processing started: Sat Dec 01 22:02:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:dec\|controls\[0\] " "Warning: Node \"decoder:dec\|controls\[0\]\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:dec\|ALUControl\[1\] " "Warning: Node \"decoder:dec\|ALUControl\[1\]\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 127 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:dec\|controls\[3\] " "Warning: Node \"decoder:dec\|controls\[3\]\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:dec\|controls\[9\] " "Warning: Node \"decoder:dec\|controls\[9\]\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:dec\|controls\[8\] " "Warning: Node \"decoder:dec\|controls\[8\]\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:dec\|controls\[6\] " "Warning: Node \"decoder:dec\|controls\[6\]\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:dec\|controls\[5\] " "Warning: Node \"decoder:dec\|controls\[5\]\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:dec\|ALUControl\[0\] " "Warning: Node \"decoder:dec\|ALUControl\[0\]\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 127 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instr\[26\] " "Info: Assuming node \"Instr\[26\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instr\[27\] " "Info: Assuming node \"Instr\[27\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instr\[25\] " "Info: Assuming node \"Instr\[25\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instr\[24\] " "Info: Assuming node \"Instr\[24\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instr\[23\] " "Info: Assuming node \"Instr\[23\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "decoder:dec\|Mux0~0 " "Info: Detected gated clock \"decoder:dec\|Mux0~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:dec\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder:dec\|ALUControl\[1\]~0 " "Info: Detected gated clock \"decoder:dec\|ALUControl\[1\]~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 127 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:dec\|ALUControl\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder:dec\|Mux6~0 " "Info: Detected gated clock \"decoder:dec\|Mux6~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:dec\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register condlogic:cl\|flopenr:flagreg1\|q\[0\] register condlogic:cl\|flopenr:flagreg0\|q\[0\] 257.33 MHz 3.886 ns Internal " "Info: Clock \"clk\" has Internal fmax of 257.33 MHz between source register \"condlogic:cl\|flopenr:flagreg1\|q\[0\]\" and destination register \"condlogic:cl\|flopenr:flagreg0\|q\[0\]\" (period= 3.886 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.672 ns + Longest register register " "Info: + Longest register to register delay is 3.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns condlogic:cl\|flopenr:flagreg1\|q\[0\] 1 REG LCFF_X19_Y35_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y35_N21; Fanout = 2; REG Node = 'condlogic:cl\|flopenr:flagreg1\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { condlogic:cl|flopenr:flagreg1|q[0] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.271 ns) 0.590 ns condlogic:cl\|condcheck:cc\|Mux0~0 2 COMB LCCOMB_X19_Y35_N16 2 " "Info: 2: + IC(0.319 ns) + CELL(0.271 ns) = 0.590 ns; Loc. = LCCOMB_X19_Y35_N16; Fanout = 2; COMB Node = 'condlogic:cl\|condcheck:cc\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { condlogic:cl|flopenr:flagreg1|q[0] condlogic:cl|condcheck:cc|Mux0~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.150 ns) 1.418 ns condlogic:cl\|condcheck:cc\|Mux0~2 3 COMB LCCOMB_X19_Y35_N8 1 " "Info: 3: + IC(0.678 ns) + CELL(0.150 ns) = 1.418 ns; Loc. = LCCOMB_X19_Y35_N8; Fanout = 1; COMB Node = 'condlogic:cl\|condcheck:cc\|Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { condlogic:cl|condcheck:cc|Mux0~0 condlogic:cl|condcheck:cc|Mux0~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 1.960 ns condlogic:cl\|condcheck:cc\|Mux0~5 4 COMB LCCOMB_X19_Y35_N2 5 " "Info: 4: + IC(0.267 ns) + CELL(0.275 ns) = 1.960 ns; Loc. = LCCOMB_X19_Y35_N2; Fanout = 5; COMB Node = 'condlogic:cl\|condcheck:cc\|Mux0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { condlogic:cl|condcheck:cc|Mux0~2 condlogic:cl|condcheck:cc|Mux0~5 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.370 ns condlogic:cl\|FlagWrite\[0\]~2 5 COMB LCCOMB_X19_Y35_N6 2 " "Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 2.370 ns; Loc. = LCCOMB_X19_Y35_N6; Fanout = 2; COMB Node = 'condlogic:cl\|FlagWrite\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { condlogic:cl|condcheck:cc|Mux0~5 condlogic:cl|FlagWrite[0]~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.660 ns) 3.672 ns condlogic:cl\|flopenr:flagreg0\|q\[0\] 6 REG LCFF_X19_Y35_N19 1 " "Info: 6: + IC(0.642 ns) + CELL(0.660 ns) = 3.672 ns; Loc. = LCFF_X19_Y35_N19; Fanout = 1; REG Node = 'condlogic:cl\|flopenr:flagreg0\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { condlogic:cl|FlagWrite[0]~2 condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 41.01 % ) " "Info: Total cell delay = 1.506 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.166 ns ( 58.99 % ) " "Info: Total interconnect delay = 2.166 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { condlogic:cl|flopenr:flagreg1|q[0] condlogic:cl|condcheck:cc|Mux0~0 condlogic:cl|condcheck:cc|Mux0~2 condlogic:cl|condcheck:cc|Mux0~5 condlogic:cl|FlagWrite[0]~2 condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { condlogic:cl|flopenr:flagreg1|q[0] {} condlogic:cl|condcheck:cc|Mux0~0 {} condlogic:cl|condcheck:cc|Mux0~2 {} condlogic:cl|condcheck:cc|Mux0~5 {} condlogic:cl|FlagWrite[0]~2 {} condlogic:cl|flopenr:flagreg0|q[0] {} } { 0.000ns 0.319ns 0.678ns 0.267ns 0.260ns 0.642ns } { 0.000ns 0.271ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns condlogic:cl\|flopenr:flagreg0\|q\[0\] 3 REG LCFF_X19_Y35_N19 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N19; Fanout = 1; REG Node = 'condlogic:cl\|flopenr:flagreg0\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} condlogic:cl|flopenr:flagreg0|q[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.686 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns condlogic:cl\|flopenr:flagreg1\|q\[0\] 3 REG LCFF_X19_Y35_N21 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N21; Fanout = 2; REG Node = 'condlogic:cl\|flopenr:flagreg1\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl condlogic:cl|flopenr:flagreg1|q[0] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl condlogic:cl|flopenr:flagreg1|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} condlogic:cl|flopenr:flagreg1|q[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} condlogic:cl|flopenr:flagreg0|q[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl condlogic:cl|flopenr:flagreg1|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} condlogic:cl|flopenr:flagreg1|q[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 143 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 143 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { condlogic:cl|flopenr:flagreg1|q[0] condlogic:cl|condcheck:cc|Mux0~0 condlogic:cl|condcheck:cc|Mux0~2 condlogic:cl|condcheck:cc|Mux0~5 condlogic:cl|FlagWrite[0]~2 condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { condlogic:cl|flopenr:flagreg1|q[0] {} condlogic:cl|condcheck:cc|Mux0~0 {} condlogic:cl|condcheck:cc|Mux0~2 {} condlogic:cl|condcheck:cc|Mux0~5 {} condlogic:cl|FlagWrite[0]~2 {} condlogic:cl|flopenr:flagreg0|q[0] {} } { 0.000ns 0.319ns 0.678ns 0.267ns 0.260ns 0.642ns } { 0.000ns 0.271ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} condlogic:cl|flopenr:flagreg0|q[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl condlogic:cl|flopenr:flagreg1|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} condlogic:cl|flopenr:flagreg1|q[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "condlogic:cl\|flopenr:flagreg0\|q\[0\] Instr\[29\] clk 6.697 ns register " "Info: tsu for register \"condlogic:cl\|flopenr:flagreg0\|q\[0\]\" (data pin = \"Instr\[29\]\", clock pin = \"clk\") is 6.697 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.419 ns + Longest pin register " "Info: + Longest pin to register delay is 9.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Instr\[29\] 1 PIN PIN_C9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C9; Fanout = 2; PIN Node = 'Instr\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr[29] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.060 ns) + CELL(0.437 ns) 6.337 ns condlogic:cl\|condcheck:cc\|Mux0~0 2 COMB LCCOMB_X19_Y35_N16 2 " "Info: 2: + IC(5.060 ns) + CELL(0.437 ns) = 6.337 ns; Loc. = LCCOMB_X19_Y35_N16; Fanout = 2; COMB Node = 'condlogic:cl\|condcheck:cc\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.497 ns" { Instr[29] condlogic:cl|condcheck:cc|Mux0~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.150 ns) 7.165 ns condlogic:cl\|condcheck:cc\|Mux0~2 3 COMB LCCOMB_X19_Y35_N8 1 " "Info: 3: + IC(0.678 ns) + CELL(0.150 ns) = 7.165 ns; Loc. = LCCOMB_X19_Y35_N8; Fanout = 1; COMB Node = 'condlogic:cl\|condcheck:cc\|Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { condlogic:cl|condcheck:cc|Mux0~0 condlogic:cl|condcheck:cc|Mux0~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 7.707 ns condlogic:cl\|condcheck:cc\|Mux0~5 4 COMB LCCOMB_X19_Y35_N2 5 " "Info: 4: + IC(0.267 ns) + CELL(0.275 ns) = 7.707 ns; Loc. = LCCOMB_X19_Y35_N2; Fanout = 5; COMB Node = 'condlogic:cl\|condcheck:cc\|Mux0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { condlogic:cl|condcheck:cc|Mux0~2 condlogic:cl|condcheck:cc|Mux0~5 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.117 ns condlogic:cl\|FlagWrite\[0\]~2 5 COMB LCCOMB_X19_Y35_N6 2 " "Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 8.117 ns; Loc. = LCCOMB_X19_Y35_N6; Fanout = 2; COMB Node = 'condlogic:cl\|FlagWrite\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { condlogic:cl|condcheck:cc|Mux0~5 condlogic:cl|FlagWrite[0]~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.660 ns) 9.419 ns condlogic:cl\|flopenr:flagreg0\|q\[0\] 6 REG LCFF_X19_Y35_N19 1 " "Info: 6: + IC(0.642 ns) + CELL(0.660 ns) = 9.419 ns; Loc. = LCFF_X19_Y35_N19; Fanout = 1; REG Node = 'condlogic:cl\|flopenr:flagreg0\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { condlogic:cl|FlagWrite[0]~2 condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.512 ns ( 26.67 % ) " "Info: Total cell delay = 2.512 ns ( 26.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.907 ns ( 73.33 % ) " "Info: Total interconnect delay = 6.907 ns ( 73.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.419 ns" { Instr[29] condlogic:cl|condcheck:cc|Mux0~0 condlogic:cl|condcheck:cc|Mux0~2 condlogic:cl|condcheck:cc|Mux0~5 condlogic:cl|FlagWrite[0]~2 condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.419 ns" { Instr[29] {} Instr[29]~combout {} condlogic:cl|condcheck:cc|Mux0~0 {} condlogic:cl|condcheck:cc|Mux0~2 {} condlogic:cl|condcheck:cc|Mux0~5 {} condlogic:cl|FlagWrite[0]~2 {} condlogic:cl|flopenr:flagreg0|q[0] {} } { 0.000ns 0.000ns 5.060ns 0.678ns 0.267ns 0.260ns 0.642ns } { 0.000ns 0.840ns 0.437ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 143 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.686 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns condlogic:cl\|flopenr:flagreg0\|q\[0\] 3 REG LCFF_X19_Y35_N19 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N19; Fanout = 1; REG Node = 'condlogic:cl\|flopenr:flagreg0\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} condlogic:cl|flopenr:flagreg0|q[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.419 ns" { Instr[29] condlogic:cl|condcheck:cc|Mux0~0 condlogic:cl|condcheck:cc|Mux0~2 condlogic:cl|condcheck:cc|Mux0~5 condlogic:cl|FlagWrite[0]~2 condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.419 ns" { Instr[29] {} Instr[29]~combout {} condlogic:cl|condcheck:cc|Mux0~0 {} condlogic:cl|condcheck:cc|Mux0~2 {} condlogic:cl|condcheck:cc|Mux0~5 {} condlogic:cl|FlagWrite[0]~2 {} condlogic:cl|flopenr:flagreg0|q[0] {} } { 0.000ns 0.000ns 5.060ns 0.678ns 0.267ns 0.260ns 0.642ns } { 0.000ns 0.840ns 0.437ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl condlogic:cl|flopenr:flagreg0|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} condlogic:cl|flopenr:flagreg0|q[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Instr\[27\] RegSrc\[0\] decoder:dec\|controls\[8\] 10.750 ns register " "Info: tco from clock \"Instr\[27\]\" to destination pin \"RegSrc\[0\]\" through register \"decoder:dec\|controls\[8\]\" is 10.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Instr\[27\] source 4.795 ns + Longest register " "Info: + Longest clock path from clock \"Instr\[27\]\" to source register is 4.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Instr\[27\] 1 CLK PIN_B10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B10; Fanout = 5; CLK Node = 'Instr\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr[27] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.275 ns) 2.095 ns decoder:dec\|Mux6~0 2 COMB LCCOMB_X23_Y35_N2 1 " "Info: 2: + IC(0.970 ns) + CELL(0.275 ns) = 2.095 ns; Loc. = LCCOMB_X23_Y35_N2; Fanout = 1; COMB Node = 'decoder:dec\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { Instr[27] decoder:dec|Mux6~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 3.245 ns decoder:dec\|Mux6~0clkctrl 3 COMB CLKCTRL_G10 6 " "Info: 3: + IC(1.150 ns) + CELL(0.000 ns) = 3.245 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'decoder:dec\|Mux6~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { decoder:dec|Mux6~0 decoder:dec|Mux6~0clkctrl } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.150 ns) 4.795 ns decoder:dec\|controls\[8\] 4 REG LCCOMB_X23_Y35_N20 3 " "Info: 4: + IC(1.400 ns) + CELL(0.150 ns) = 4.795 ns; Loc. = LCCOMB_X23_Y35_N20; Fanout = 3; REG Node = 'decoder:dec\|controls\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { decoder:dec|Mux6~0clkctrl decoder:dec|controls[8] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 26.59 % ) " "Info: Total cell delay = 1.275 ns ( 26.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.520 ns ( 73.41 % ) " "Info: Total interconnect delay = 3.520 ns ( 73.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { Instr[27] decoder:dec|Mux6~0 decoder:dec|Mux6~0clkctrl decoder:dec|controls[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { Instr[27] {} Instr[27]~combout {} decoder:dec|Mux6~0 {} decoder:dec|Mux6~0clkctrl {} decoder:dec|controls[8] {} } { 0.000ns 0.000ns 0.970ns 1.150ns 1.400ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.955 ns + Longest register pin " "Info: + Longest register to pin delay is 5.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoder:dec\|controls\[8\] 1 REG LCCOMB_X23_Y35_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y35_N20; Fanout = 3; REG Node = 'decoder:dec\|controls\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder:dec|controls[8] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.147 ns) + CELL(2.808 ns) 5.955 ns RegSrc\[0\] 2 PIN PIN_AF9 0 " "Info: 2: + IC(3.147 ns) + CELL(2.808 ns) = 5.955 ns; Loc. = PIN_AF9; Fanout = 0; PIN Node = 'RegSrc\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.955 ns" { decoder:dec|controls[8] RegSrc[0] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 47.15 % ) " "Info: Total cell delay = 2.808 ns ( 47.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.147 ns ( 52.85 % ) " "Info: Total interconnect delay = 3.147 ns ( 52.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.955 ns" { decoder:dec|controls[8] RegSrc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.955 ns" { decoder:dec|controls[8] {} RegSrc[0] {} } { 0.000ns 3.147ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { Instr[27] decoder:dec|Mux6~0 decoder:dec|Mux6~0clkctrl decoder:dec|controls[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { Instr[27] {} Instr[27]~combout {} decoder:dec|Mux6~0 {} decoder:dec|Mux6~0clkctrl {} decoder:dec|controls[8] {} } { 0.000ns 0.000ns 0.970ns 1.150ns 1.400ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.955 ns" { decoder:dec|controls[8] RegSrc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.955 ns" { decoder:dec|controls[8] {} RegSrc[0] {} } { 0.000ns 3.147ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Instr\[29\] MemWrite 12.257 ns Longest " "Info: Longest tpd from source pin \"Instr\[29\]\" to destination pin \"MemWrite\" is 12.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Instr\[29\] 1 PIN PIN_C9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C9; Fanout = 2; PIN Node = 'Instr\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr[29] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.060 ns) + CELL(0.437 ns) 6.337 ns condlogic:cl\|condcheck:cc\|Mux0~0 2 COMB LCCOMB_X19_Y35_N16 2 " "Info: 2: + IC(5.060 ns) + CELL(0.437 ns) = 6.337 ns; Loc. = LCCOMB_X19_Y35_N16; Fanout = 2; COMB Node = 'condlogic:cl\|condcheck:cc\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.497 ns" { Instr[29] condlogic:cl|condcheck:cc|Mux0~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.150 ns) 7.165 ns condlogic:cl\|condcheck:cc\|Mux0~2 3 COMB LCCOMB_X19_Y35_N8 1 " "Info: 3: + IC(0.678 ns) + CELL(0.150 ns) = 7.165 ns; Loc. = LCCOMB_X19_Y35_N8; Fanout = 1; COMB Node = 'condlogic:cl\|condcheck:cc\|Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { condlogic:cl|condcheck:cc|Mux0~0 condlogic:cl|condcheck:cc|Mux0~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 7.707 ns condlogic:cl\|condcheck:cc\|Mux0~5 4 COMB LCCOMB_X19_Y35_N2 5 " "Info: 4: + IC(0.267 ns) + CELL(0.275 ns) = 7.707 ns; Loc. = LCCOMB_X19_Y35_N2; Fanout = 5; COMB Node = 'condlogic:cl\|condcheck:cc\|Mux0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { condlogic:cl|condcheck:cc|Mux0~2 condlogic:cl|condcheck:cc|Mux0~5 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.275 ns) 8.685 ns condlogic:cl\|MemWrite 5 COMB LCCOMB_X23_Y35_N18 1 " "Info: 5: + IC(0.703 ns) + CELL(0.275 ns) = 8.685 ns; Loc. = LCCOMB_X23_Y35_N18; Fanout = 1; COMB Node = 'condlogic:cl\|MemWrite'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { condlogic:cl|condcheck:cc|Mux0~5 condlogic:cl|MemWrite } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(2.788 ns) 12.257 ns MemWrite 6 PIN PIN_D10 0 " "Info: 6: + IC(0.784 ns) + CELL(2.788 ns) = 12.257 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'MemWrite'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.572 ns" { condlogic:cl|MemWrite MemWrite } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.765 ns ( 38.88 % ) " "Info: Total cell delay = 4.765 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.492 ns ( 61.12 % ) " "Info: Total interconnect delay = 7.492 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.257 ns" { Instr[29] condlogic:cl|condcheck:cc|Mux0~0 condlogic:cl|condcheck:cc|Mux0~2 condlogic:cl|condcheck:cc|Mux0~5 condlogic:cl|MemWrite MemWrite } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.257 ns" { Instr[29] {} Instr[29]~combout {} condlogic:cl|condcheck:cc|Mux0~0 {} condlogic:cl|condcheck:cc|Mux0~2 {} condlogic:cl|condcheck:cc|Mux0~5 {} condlogic:cl|MemWrite {} MemWrite {} } { 0.000ns 0.000ns 5.060ns 0.678ns 0.267ns 0.703ns 0.784ns } { 0.000ns 0.840ns 0.437ns 0.150ns 0.275ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "decoder:dec\|controls\[8\] Instr\[27\] Instr\[27\] -1.294 ns register " "Info: th for register \"decoder:dec\|controls\[8\]\" (data pin = \"Instr\[27\]\", clock pin = \"Instr\[27\]\") is -1.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Instr\[27\] destination 4.795 ns + Longest register " "Info: + Longest clock path from clock \"Instr\[27\]\" to destination register is 4.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Instr\[27\] 1 CLK PIN_B10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B10; Fanout = 5; CLK Node = 'Instr\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr[27] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.275 ns) 2.095 ns decoder:dec\|Mux6~0 2 COMB LCCOMB_X23_Y35_N2 1 " "Info: 2: + IC(0.970 ns) + CELL(0.275 ns) = 2.095 ns; Loc. = LCCOMB_X23_Y35_N2; Fanout = 1; COMB Node = 'decoder:dec\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { Instr[27] decoder:dec|Mux6~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 3.245 ns decoder:dec\|Mux6~0clkctrl 3 COMB CLKCTRL_G10 6 " "Info: 3: + IC(1.150 ns) + CELL(0.000 ns) = 3.245 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'decoder:dec\|Mux6~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { decoder:dec|Mux6~0 decoder:dec|Mux6~0clkctrl } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.150 ns) 4.795 ns decoder:dec\|controls\[8\] 4 REG LCCOMB_X23_Y35_N20 3 " "Info: 4: + IC(1.400 ns) + CELL(0.150 ns) = 4.795 ns; Loc. = LCCOMB_X23_Y35_N20; Fanout = 3; REG Node = 'decoder:dec\|controls\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { decoder:dec|Mux6~0clkctrl decoder:dec|controls[8] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 26.59 % ) " "Info: Total cell delay = 1.275 ns ( 26.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.520 ns ( 73.41 % ) " "Info: Total interconnect delay = 3.520 ns ( 73.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { Instr[27] decoder:dec|Mux6~0 decoder:dec|Mux6~0clkctrl decoder:dec|controls[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { Instr[27] {} Instr[27]~combout {} decoder:dec|Mux6~0 {} decoder:dec|Mux6~0clkctrl {} decoder:dec|controls[8] {} } { 0.000ns 0.000ns 0.970ns 1.150ns 1.400ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.089 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Instr\[27\] 1 CLK PIN_B10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B10; Fanout = 5; CLK Node = 'Instr\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr[27] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.820 ns) + CELL(0.419 ns) 6.089 ns decoder:dec\|controls\[8\] 2 REG LCCOMB_X23_Y35_N20 3 " "Info: 2: + IC(4.820 ns) + CELL(0.419 ns) = 6.089 ns; Loc. = LCCOMB_X23_Y35_N20; Fanout = 3; REG Node = 'decoder:dec\|controls\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.239 ns" { Instr[27] decoder:dec|controls[8] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 20.84 % ) " "Info: Total cell delay = 1.269 ns ( 20.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.820 ns ( 79.16 % ) " "Info: Total interconnect delay = 4.820 ns ( 79.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.089 ns" { Instr[27] decoder:dec|controls[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.089 ns" { Instr[27] {} Instr[27]~combout {} decoder:dec|controls[8] {} } { 0.000ns 0.000ns 4.820ns } { 0.000ns 0.850ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { Instr[27] decoder:dec|Mux6~0 decoder:dec|Mux6~0clkctrl decoder:dec|controls[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { Instr[27] {} Instr[27]~combout {} decoder:dec|Mux6~0 {} decoder:dec|Mux6~0clkctrl {} decoder:dec|controls[8] {} } { 0.000ns 0.000ns 0.970ns 1.150ns 1.400ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.089 ns" { Instr[27] decoder:dec|controls[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.089 ns" { Instr[27] {} Instr[27]~combout {} decoder:dec|controls[8] {} } { 0.000ns 0.000ns 4.820ns } { 0.000ns 0.850ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 22:02:54 2018 " "Info: Processing ended: Sat Dec 01 22:02:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
