{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 300.0000"
  ],
  "cts__clock__skew__hold": 5.1463,
  "cts__clock__skew__hold__post_repair": 3.7006,
  "cts__clock__skew__hold__pre_repair": 3.7006,
  "cts__clock__skew__setup": 5.1463,
  "cts__clock__skew__setup__post_repair": 3.7006,
  "cts__clock__skew__setup__pre_repair": 3.7006,
  "cts__design__instance__area": 82.3041,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 81.0356,
  "cts__design__instance__area__pre_repair": 81.0356,
  "cts__design__instance__area__stdcell": 82.3041,
  "cts__design__instance__area__stdcell__post_repair": 81.0356,
  "cts__design__instance__area__stdcell__pre_repair": 81.0356,
  "cts__design__instance__count": 765,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 750,
  "cts__design__instance__count__pre_repair": 750,
  "cts__design__instance__count__setup_buffer": 15.0,
  "cts__design__instance__count__stdcell": 765,
  "cts__design__instance__count__stdcell__post_repair": 750,
  "cts__design__instance__count__stdcell__pre_repair": 750,
  "cts__design__instance__displacement__max": 0.937,
  "cts__design__instance__displacement__mean": 0.013,
  "cts__design__instance__displacement__total": 10.045,
  "cts__design__instance__utilization": 0.3724,
  "cts__design__instance__utilization__post_repair": 0.3667,
  "cts__design__instance__utilization__pre_repair": 0.3667,
  "cts__design__instance__utilization__stdcell": 0.3724,
  "cts__design__instance__utilization__stdcell__post_repair": 0.3667,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.3667,
  "cts__design__io": 44,
  "cts__design__io__post_repair": 44,
  "cts__design__io__pre_repair": 44,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 1221.902,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.6484,
  "cts__timing__drv__max_cap_limit__post_repair": 0.3956,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.3956,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.6745,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3675,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3675,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -1009.89,
  "cts__timing__setup__tns__post_repair": -3778.95,
  "cts__timing__setup__tns__pre_repair": -3778.95,
  "cts__timing__setup__ws": -30.83,
  "cts__timing__setup__ws__post_repair": -110.61,
  "cts__timing__setup__ws__pre_repair": -110.61,
  "detailedplace__clock__skew__hold": -33.3833,
  "detailedplace__clock__skew__setup": 33.3833,
  "detailedplace__cpu__total": 2.09,
  "detailedplace__design__instance__area": 76.7054,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 76.7054,
  "detailedplace__design__instance__count": 663,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 663,
  "detailedplace__design__instance__displacement__max": 2.196,
  "detailedplace__design__instance__displacement__mean": 0.296,
  "detailedplace__design__instance__displacement__total": 196.616,
  "detailedplace__design__instance__utilization": 0.3471,
  "detailedplace__design__instance__utilization__stdcell": 0.3471,
  "detailedplace__design__io": 44,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 169000.0,
  "detailedplace__route__wirelength__estimated": 1125.468,
  "detailedplace__runtime__total": "0:02.30",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.3956,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.3675,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -4452.4399,
  "detailedplace__timing__setup__ws": -122.36,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 518,
  "detailedroute__route__drc_errors__iter:2": 147,
  "detailedroute__route__drc_errors__iter:3": 164,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 717,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 5529,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 5529,
  "detailedroute__route__wirelength": 1497,
  "detailedroute__route__wirelength__iter:1": 1529,
  "detailedroute__route__wirelength__iter:2": 1511,
  "detailedroute__route__wirelength__iter:3": 1496,
  "detailedroute__route__wirelength__iter:4": 1497,
  "finish__clock__skew__hold": 4.4595,
  "finish__clock__skew__setup": 4.597,
  "finish__cpu__total": 4.71,
  "finish__design__instance__area": 82.3041,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 82.3041,
  "finish__design__instance__count": 765,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 765,
  "finish__design__instance__utilization": 0.3724,
  "finish__design__instance__utilization__stdcell": 0.3724,
  "finish__design__io": 44,
  "finish__mem__peak": 248572.0,
  "finish__runtime__total": "0:05.34",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.6353,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.7236,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -61.29,
  "finish__timing__setup__ws": -17.3,
  "finish__timing__wns_percent_delay": -4.609395,
  "floorplan__clock__skew__hold": -33.3492,
  "floorplan__clock__skew__setup": 33.3492,
  "floorplan__cpu__total": 1.89,
  "floorplan__design__instance__area": 67.1701,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 67.1701,
  "floorplan__design__instance__count": 510,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 510,
  "floorplan__design__instance__utilization": 0.3039,
  "floorplan__design__instance__utilization__stdcell": 0.3039,
  "floorplan__design__io": 44,
  "floorplan__mem__peak": 164196.0,
  "floorplan__runtime__total": "0:02.24",
  "floorplan__timing__setup__tns": -2555.5601,
  "floorplan__timing__setup__ws": -80.82,
  "globalplace__clock__skew__hold": -33.3492,
  "globalplace__clock__skew__setup": 33.3492,
  "globalplace__design__instance__area": 70.3777,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 70.3777,
  "globalplace__design__instance__count": 620,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 620,
  "globalplace__design__instance__utilization": 0.3185,
  "globalplace__design__instance__utilization__stdcell": 0.3185,
  "globalplace__design__io": 44,
  "globalplace__timing__setup__tns": -5018.9199,
  "globalplace__timing__setup__ws": -113.16,
  "globalroute__clock__skew__hold": 5.2798,
  "globalroute__clock__skew__setup": 5.2798,
  "globalroute__design__instance__area": 82.3041,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 82.3041,
  "globalroute__design__instance__count": 765,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 765,
  "globalroute__design__instance__utilization": 0.3724,
  "globalroute__design__instance__utilization__stdcell": 0.3724,
  "globalroute__design__io": 44,
  "globalroute__timing__clock__slack": -38.886,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.6391,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.6648,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -1412.79,
  "globalroute__timing__setup__ws": -38.89,
  "placeopt__clock__skew__hold": -33.3492,
  "placeopt__clock__skew__hold__pre_opt": -33.3492,
  "placeopt__clock__skew__setup": 33.3492,
  "placeopt__clock__skew__setup__pre_opt": 33.3492,
  "placeopt__cpu__total": 2.52,
  "placeopt__design__instance__area": 76.7054,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 70.3777,
  "placeopt__design__instance__area__stdcell": 76.7054,
  "placeopt__design__instance__area__stdcell__pre_opt": 70.3777,
  "placeopt__design__instance__count": 663,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 620,
  "placeopt__design__instance__count__stdcell": 663,
  "placeopt__design__instance__count__stdcell__pre_opt": 620,
  "placeopt__design__instance__utilization": 0.3471,
  "placeopt__design__instance__utilization__pre_opt": 0.3185,
  "placeopt__design__instance__utilization__stdcell": 0.3471,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3185,
  "placeopt__design__io": 44,
  "placeopt__design__io__pre_opt": 44,
  "placeopt__mem__peak": 174180.0,
  "placeopt__runtime__total": "0:02.68",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.4053,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.3775,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -4256.5298,
  "placeopt__timing__setup__tns__pre_opt": -5018.9199,
  "placeopt__timing__setup__ws": -120.05,
  "placeopt__timing__setup__ws__pre_opt": -113.16,
  "run__flow__design": "uart",
  "run__flow__generate_date": "2022-09-09 14:18",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "13b791668cd48029fa47bc02f0f194e504f10978",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "e3aeb4fbff8538c6bf36883167befc5be18d077c",
  "run__flow__scripts_commit": "e3aeb4fbff8538c6bf36883167befc5be18d077c",
  "run__flow__uuid": "55f418b4-bde2-4844-98bb-d709ec0e4d4e",
  "run__flow__variant": "base",
  "synth__cpu__total": 5.55,
  "synth__design__instance__area__stdcell": 69.67782,
  "synth__design__instance__count__stdcell": 542.0,
  "synth__mem__peak": 132684.0,
  "synth__runtime__total": "0:06.15",
  "total_time": "0:00:18.710000"
}