This test uses test framework from OpenCores' "USB 1.1 Simulation
(VHDL)" (https://opencores.org/projects/usb11_sim_model).
