
KalmanFilter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f264  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  0800f508  0800f508  0001f508  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fa04  0800fa04  0001fa04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   0000000c  0800fa0c  0800fa0c  0001fa0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800fa18  0800fa18  0001fa18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000200  24000000  0800fa1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000200  0800fc1c  00020200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  24000260  0800fc7c  00020260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000055b4  240002c0  0800fcdc  000202c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24005874  0800fcdc  00025874  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000202c0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202ee  2**0
                  CONTENTS, READONLY
 13 .debug_info   00036bd4  00000000  00000000  00020331  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006da1  00000000  00000000  00056f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000024b8  00000000  00000000  0005dca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001c54  00000000  00000000  00060160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000447b9  00000000  00000000  00061db4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003418c  00000000  00000000  000a656d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00181a96  00000000  00000000  000da6f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000a980  00000000  00000000  0025c190  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00266b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002c0 	.word	0x240002c0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800f4ec 	.word	0x0800f4ec

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002c4 	.word	0x240002c4
 80002dc:	0800f4ec 	.word	0x0800f4ec

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b970 	b.w	8000688 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	460d      	mov	r5, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	460f      	mov	r7, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4694      	mov	ip, r2
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0xe2>
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	b143      	cbz	r3, 80003ee <__udivmoddi4+0x2e>
 80003dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80003e0:	f1c3 0220 	rsb	r2, r3, #32
 80003e4:	409f      	lsls	r7, r3
 80003e6:	fa20 f202 	lsr.w	r2, r0, r2
 80003ea:	4317      	orrs	r7, r2
 80003ec:	409c      	lsls	r4, r3
 80003ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003f2:	fa1f f58c 	uxth.w	r5, ip
 80003f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80003fa:	0c22      	lsrs	r2, r4, #16
 80003fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000400:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000404:	fb01 f005 	mul.w	r0, r1, r5
 8000408:	4290      	cmp	r0, r2
 800040a:	d90a      	bls.n	8000422 <__udivmoddi4+0x62>
 800040c:	eb1c 0202 	adds.w	r2, ip, r2
 8000410:	f101 37ff 	add.w	r7, r1, #4294967295
 8000414:	f080 811c 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000418:	4290      	cmp	r0, r2
 800041a:	f240 8119 	bls.w	8000650 <__udivmoddi4+0x290>
 800041e:	3902      	subs	r1, #2
 8000420:	4462      	add	r2, ip
 8000422:	1a12      	subs	r2, r2, r0
 8000424:	b2a4      	uxth	r4, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000432:	fb00 f505 	mul.w	r5, r0, r5
 8000436:	42a5      	cmp	r5, r4
 8000438:	d90a      	bls.n	8000450 <__udivmoddi4+0x90>
 800043a:	eb1c 0404 	adds.w	r4, ip, r4
 800043e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000442:	f080 8107 	bcs.w	8000654 <__udivmoddi4+0x294>
 8000446:	42a5      	cmp	r5, r4
 8000448:	f240 8104 	bls.w	8000654 <__udivmoddi4+0x294>
 800044c:	4464      	add	r4, ip
 800044e:	3802      	subs	r0, #2
 8000450:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000454:	1b64      	subs	r4, r4, r5
 8000456:	2100      	movs	r1, #0
 8000458:	b11e      	cbz	r6, 8000462 <__udivmoddi4+0xa2>
 800045a:	40dc      	lsrs	r4, r3
 800045c:	2300      	movs	r3, #0
 800045e:	e9c6 4300 	strd	r4, r3, [r6]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0xbc>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80ed 	beq.w	800064a <__udivmoddi4+0x28a>
 8000470:	2100      	movs	r1, #0
 8000472:	e9c6 0500 	strd	r0, r5, [r6]
 8000476:	4608      	mov	r0, r1
 8000478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047c:	fab3 f183 	clz	r1, r3
 8000480:	2900      	cmp	r1, #0
 8000482:	d149      	bne.n	8000518 <__udivmoddi4+0x158>
 8000484:	42ab      	cmp	r3, r5
 8000486:	d302      	bcc.n	800048e <__udivmoddi4+0xce>
 8000488:	4282      	cmp	r2, r0
 800048a:	f200 80f8 	bhi.w	800067e <__udivmoddi4+0x2be>
 800048e:	1a84      	subs	r4, r0, r2
 8000490:	eb65 0203 	sbc.w	r2, r5, r3
 8000494:	2001      	movs	r0, #1
 8000496:	4617      	mov	r7, r2
 8000498:	2e00      	cmp	r6, #0
 800049a:	d0e2      	beq.n	8000462 <__udivmoddi4+0xa2>
 800049c:	e9c6 4700 	strd	r4, r7, [r6]
 80004a0:	e7df      	b.n	8000462 <__udivmoddi4+0xa2>
 80004a2:	b902      	cbnz	r2, 80004a6 <__udivmoddi4+0xe6>
 80004a4:	deff      	udf	#255	; 0xff
 80004a6:	fab2 f382 	clz	r3, r2
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	f040 8090 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b0:	1a8a      	subs	r2, r1, r2
 80004b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004b6:	fa1f fe8c 	uxth.w	lr, ip
 80004ba:	2101      	movs	r1, #1
 80004bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80004c0:	fb07 2015 	mls	r0, r7, r5, r2
 80004c4:	0c22      	lsrs	r2, r4, #16
 80004c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004ca:	fb0e f005 	mul.w	r0, lr, r5
 80004ce:	4290      	cmp	r0, r2
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d2:	eb1c 0202 	adds.w	r2, ip, r2
 80004d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4290      	cmp	r0, r2
 80004de:	f200 80cb 	bhi.w	8000678 <__udivmoddi4+0x2b8>
 80004e2:	4645      	mov	r5, r8
 80004e4:	1a12      	subs	r2, r2, r0
 80004e6:	b2a4      	uxth	r4, r4
 80004e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80004ec:	fb07 2210 	mls	r2, r7, r0, r2
 80004f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004f4:	fb0e fe00 	mul.w	lr, lr, r0
 80004f8:	45a6      	cmp	lr, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x14e>
 80004fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000500:	f100 32ff 	add.w	r2, r0, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x14c>
 8000506:	45a6      	cmp	lr, r4
 8000508:	f200 80bb 	bhi.w	8000682 <__udivmoddi4+0x2c2>
 800050c:	4610      	mov	r0, r2
 800050e:	eba4 040e 	sub.w	r4, r4, lr
 8000512:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000516:	e79f      	b.n	8000458 <__udivmoddi4+0x98>
 8000518:	f1c1 0720 	rsb	r7, r1, #32
 800051c:	408b      	lsls	r3, r1
 800051e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000522:	ea4c 0c03 	orr.w	ip, ip, r3
 8000526:	fa05 f401 	lsl.w	r4, r5, r1
 800052a:	fa20 f307 	lsr.w	r3, r0, r7
 800052e:	40fd      	lsrs	r5, r7
 8000530:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000534:	4323      	orrs	r3, r4
 8000536:	fbb5 f8f9 	udiv	r8, r5, r9
 800053a:	fa1f fe8c 	uxth.w	lr, ip
 800053e:	fb09 5518 	mls	r5, r9, r8, r5
 8000542:	0c1c      	lsrs	r4, r3, #16
 8000544:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000548:	fb08 f50e 	mul.w	r5, r8, lr
 800054c:	42a5      	cmp	r5, r4
 800054e:	fa02 f201 	lsl.w	r2, r2, r1
 8000552:	fa00 f001 	lsl.w	r0, r0, r1
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1c 0404 	adds.w	r4, ip, r4
 800055c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000560:	f080 8088 	bcs.w	8000674 <__udivmoddi4+0x2b4>
 8000564:	42a5      	cmp	r5, r4
 8000566:	f240 8085 	bls.w	8000674 <__udivmoddi4+0x2b4>
 800056a:	f1a8 0802 	sub.w	r8, r8, #2
 800056e:	4464      	add	r4, ip
 8000570:	1b64      	subs	r4, r4, r5
 8000572:	b29d      	uxth	r5, r3
 8000574:	fbb4 f3f9 	udiv	r3, r4, r9
 8000578:	fb09 4413 	mls	r4, r9, r3, r4
 800057c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000580:	fb03 fe0e 	mul.w	lr, r3, lr
 8000584:	45a6      	cmp	lr, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1c 0404 	adds.w	r4, ip, r4
 800058c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000590:	d26c      	bcs.n	800066c <__udivmoddi4+0x2ac>
 8000592:	45a6      	cmp	lr, r4
 8000594:	d96a      	bls.n	800066c <__udivmoddi4+0x2ac>
 8000596:	3b02      	subs	r3, #2
 8000598:	4464      	add	r4, ip
 800059a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800059e:	fba3 9502 	umull	r9, r5, r3, r2
 80005a2:	eba4 040e 	sub.w	r4, r4, lr
 80005a6:	42ac      	cmp	r4, r5
 80005a8:	46c8      	mov	r8, r9
 80005aa:	46ae      	mov	lr, r5
 80005ac:	d356      	bcc.n	800065c <__udivmoddi4+0x29c>
 80005ae:	d053      	beq.n	8000658 <__udivmoddi4+0x298>
 80005b0:	b156      	cbz	r6, 80005c8 <__udivmoddi4+0x208>
 80005b2:	ebb0 0208 	subs.w	r2, r0, r8
 80005b6:	eb64 040e 	sbc.w	r4, r4, lr
 80005ba:	fa04 f707 	lsl.w	r7, r4, r7
 80005be:	40ca      	lsrs	r2, r1
 80005c0:	40cc      	lsrs	r4, r1
 80005c2:	4317      	orrs	r7, r2
 80005c4:	e9c6 7400 	strd	r7, r4, [r6]
 80005c8:	4618      	mov	r0, r3
 80005ca:	2100      	movs	r1, #0
 80005cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005d0:	f1c3 0120 	rsb	r1, r3, #32
 80005d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005d8:	fa20 f201 	lsr.w	r2, r0, r1
 80005dc:	fa25 f101 	lsr.w	r1, r5, r1
 80005e0:	409d      	lsls	r5, r3
 80005e2:	432a      	orrs	r2, r5
 80005e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e8:	fa1f fe8c 	uxth.w	lr, ip
 80005ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80005f0:	fb07 1510 	mls	r5, r7, r0, r1
 80005f4:	0c11      	lsrs	r1, r2, #16
 80005f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80005fa:	fb00 f50e 	mul.w	r5, r0, lr
 80005fe:	428d      	cmp	r5, r1
 8000600:	fa04 f403 	lsl.w	r4, r4, r3
 8000604:	d908      	bls.n	8000618 <__udivmoddi4+0x258>
 8000606:	eb1c 0101 	adds.w	r1, ip, r1
 800060a:	f100 38ff 	add.w	r8, r0, #4294967295
 800060e:	d22f      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000610:	428d      	cmp	r5, r1
 8000612:	d92d      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000614:	3802      	subs	r0, #2
 8000616:	4461      	add	r1, ip
 8000618:	1b49      	subs	r1, r1, r5
 800061a:	b292      	uxth	r2, r2
 800061c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000620:	fb07 1115 	mls	r1, r7, r5, r1
 8000624:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000628:	fb05 f10e 	mul.w	r1, r5, lr
 800062c:	4291      	cmp	r1, r2
 800062e:	d908      	bls.n	8000642 <__udivmoddi4+0x282>
 8000630:	eb1c 0202 	adds.w	r2, ip, r2
 8000634:	f105 38ff 	add.w	r8, r5, #4294967295
 8000638:	d216      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 800063a:	4291      	cmp	r1, r2
 800063c:	d914      	bls.n	8000668 <__udivmoddi4+0x2a8>
 800063e:	3d02      	subs	r5, #2
 8000640:	4462      	add	r2, ip
 8000642:	1a52      	subs	r2, r2, r1
 8000644:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000648:	e738      	b.n	80004bc <__udivmoddi4+0xfc>
 800064a:	4631      	mov	r1, r6
 800064c:	4630      	mov	r0, r6
 800064e:	e708      	b.n	8000462 <__udivmoddi4+0xa2>
 8000650:	4639      	mov	r1, r7
 8000652:	e6e6      	b.n	8000422 <__udivmoddi4+0x62>
 8000654:	4610      	mov	r0, r2
 8000656:	e6fb      	b.n	8000450 <__udivmoddi4+0x90>
 8000658:	4548      	cmp	r0, r9
 800065a:	d2a9      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 800065c:	ebb9 0802 	subs.w	r8, r9, r2
 8000660:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000664:	3b01      	subs	r3, #1
 8000666:	e7a3      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000668:	4645      	mov	r5, r8
 800066a:	e7ea      	b.n	8000642 <__udivmoddi4+0x282>
 800066c:	462b      	mov	r3, r5
 800066e:	e794      	b.n	800059a <__udivmoddi4+0x1da>
 8000670:	4640      	mov	r0, r8
 8000672:	e7d1      	b.n	8000618 <__udivmoddi4+0x258>
 8000674:	46d0      	mov	r8, sl
 8000676:	e77b      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000678:	3d02      	subs	r5, #2
 800067a:	4462      	add	r2, ip
 800067c:	e732      	b.n	80004e4 <__udivmoddi4+0x124>
 800067e:	4608      	mov	r0, r1
 8000680:	e70a      	b.n	8000498 <__udivmoddi4+0xd8>
 8000682:	4464      	add	r4, ip
 8000684:	3802      	subs	r0, #2
 8000686:	e742      	b.n	800050e <__udivmoddi4+0x14e>

08000688 <__aeabi_idiv0>:
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop

0800068c <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000690:	4b1e      	ldr	r3, [pc, #120]	; (800070c <MX_ETH_Init+0x80>)
 8000692:	4a1f      	ldr	r2, [pc, #124]	; (8000710 <MX_ETH_Init+0x84>)
 8000694:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000696:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <MX_ETH_Init+0x88>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800069c:	4b1d      	ldr	r3, [pc, #116]	; (8000714 <MX_ETH_Init+0x88>)
 800069e:	2280      	movs	r2, #128	; 0x80
 80006a0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80006a2:	4b1c      	ldr	r3, [pc, #112]	; (8000714 <MX_ETH_Init+0x88>)
 80006a4:	22e1      	movs	r2, #225	; 0xe1
 80006a6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80006a8:	4b1a      	ldr	r3, [pc, #104]	; (8000714 <MX_ETH_Init+0x88>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80006ae:	4b19      	ldr	r3, [pc, #100]	; (8000714 <MX_ETH_Init+0x88>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80006b4:	4b17      	ldr	r3, [pc, #92]	; (8000714 <MX_ETH_Init+0x88>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80006ba:	4b14      	ldr	r3, [pc, #80]	; (800070c <MX_ETH_Init+0x80>)
 80006bc:	4a15      	ldr	r2, [pc, #84]	; (8000714 <MX_ETH_Init+0x88>)
 80006be:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80006c0:	4b12      	ldr	r3, [pc, #72]	; (800070c <MX_ETH_Init+0x80>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80006c6:	4b11      	ldr	r3, [pc, #68]	; (800070c <MX_ETH_Init+0x80>)
 80006c8:	4a13      	ldr	r2, [pc, #76]	; (8000718 <MX_ETH_Init+0x8c>)
 80006ca:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80006cc:	4b0f      	ldr	r3, [pc, #60]	; (800070c <MX_ETH_Init+0x80>)
 80006ce:	4a13      	ldr	r2, [pc, #76]	; (800071c <MX_ETH_Init+0x90>)
 80006d0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80006d2:	4b0e      	ldr	r3, [pc, #56]	; (800070c <MX_ETH_Init+0x80>)
 80006d4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80006d8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80006da:	480c      	ldr	r0, [pc, #48]	; (800070c <MX_ETH_Init+0x80>)
 80006dc:	f001 f8a0 	bl	8001820 <HAL_ETH_Init>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 80006e6:	f000 fb99 	bl	8000e1c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80006ea:	2238      	movs	r2, #56	; 0x38
 80006ec:	2100      	movs	r1, #0
 80006ee:	480c      	ldr	r0, [pc, #48]	; (8000720 <MX_ETH_Init+0x94>)
 80006f0:	f00d f82f 	bl	800d752 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <MX_ETH_Init+0x94>)
 80006f6:	2221      	movs	r2, #33	; 0x21
 80006f8:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80006fa:	4b09      	ldr	r3, [pc, #36]	; (8000720 <MX_ETH_Init+0x94>)
 80006fc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000700:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000702:	4b07      	ldr	r3, [pc, #28]	; (8000720 <MX_ETH_Init+0x94>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}
 800070c:	24000314 	.word	0x24000314
 8000710:	40028000 	.word	0x40028000
 8000714:	240003c4 	.word	0x240003c4
 8000718:	24000260 	.word	0x24000260
 800071c:	24000200 	.word	0x24000200
 8000720:	240002dc 	.word	0x240002dc

08000724 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b08e      	sub	sp, #56	; 0x38
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	605a      	str	r2, [r3, #4]
 8000736:	609a      	str	r2, [r3, #8]
 8000738:	60da      	str	r2, [r3, #12]
 800073a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a59      	ldr	r2, [pc, #356]	; (80008a8 <HAL_ETH_MspInit+0x184>)
 8000742:	4293      	cmp	r3, r2
 8000744:	f040 80ab 	bne.w	800089e <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000748:	4b58      	ldr	r3, [pc, #352]	; (80008ac <HAL_ETH_MspInit+0x188>)
 800074a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800074e:	4a57      	ldr	r2, [pc, #348]	; (80008ac <HAL_ETH_MspInit+0x188>)
 8000750:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000754:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000758:	4b54      	ldr	r3, [pc, #336]	; (80008ac <HAL_ETH_MspInit+0x188>)
 800075a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800075e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000762:	623b      	str	r3, [r7, #32]
 8000764:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000766:	4b51      	ldr	r3, [pc, #324]	; (80008ac <HAL_ETH_MspInit+0x188>)
 8000768:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800076c:	4a4f      	ldr	r2, [pc, #316]	; (80008ac <HAL_ETH_MspInit+0x188>)
 800076e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000772:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000776:	4b4d      	ldr	r3, [pc, #308]	; (80008ac <HAL_ETH_MspInit+0x188>)
 8000778:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800077c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000780:	61fb      	str	r3, [r7, #28]
 8000782:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000784:	4b49      	ldr	r3, [pc, #292]	; (80008ac <HAL_ETH_MspInit+0x188>)
 8000786:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800078a:	4a48      	ldr	r2, [pc, #288]	; (80008ac <HAL_ETH_MspInit+0x188>)
 800078c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000790:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000794:	4b45      	ldr	r3, [pc, #276]	; (80008ac <HAL_ETH_MspInit+0x188>)
 8000796:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800079a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800079e:	61bb      	str	r3, [r7, #24]
 80007a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	4b42      	ldr	r3, [pc, #264]	; (80008ac <HAL_ETH_MspInit+0x188>)
 80007a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007a8:	4a40      	ldr	r2, [pc, #256]	; (80008ac <HAL_ETH_MspInit+0x188>)
 80007aa:	f043 0304 	orr.w	r3, r3, #4
 80007ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80007b2:	4b3e      	ldr	r3, [pc, #248]	; (80008ac <HAL_ETH_MspInit+0x188>)
 80007b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007b8:	f003 0304 	and.w	r3, r3, #4
 80007bc:	617b      	str	r3, [r7, #20]
 80007be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c0:	4b3a      	ldr	r3, [pc, #232]	; (80008ac <HAL_ETH_MspInit+0x188>)
 80007c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007c6:	4a39      	ldr	r2, [pc, #228]	; (80008ac <HAL_ETH_MspInit+0x188>)
 80007c8:	f043 0301 	orr.w	r3, r3, #1
 80007cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80007d0:	4b36      	ldr	r3, [pc, #216]	; (80008ac <HAL_ETH_MspInit+0x188>)
 80007d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007d6:	f003 0301 	and.w	r3, r3, #1
 80007da:	613b      	str	r3, [r7, #16]
 80007dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007de:	4b33      	ldr	r3, [pc, #204]	; (80008ac <HAL_ETH_MspInit+0x188>)
 80007e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007e4:	4a31      	ldr	r2, [pc, #196]	; (80008ac <HAL_ETH_MspInit+0x188>)
 80007e6:	f043 0302 	orr.w	r3, r3, #2
 80007ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80007ee:	4b2f      	ldr	r3, [pc, #188]	; (80008ac <HAL_ETH_MspInit+0x188>)
 80007f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007f4:	f003 0302 	and.w	r3, r3, #2
 80007f8:	60fb      	str	r3, [r7, #12]
 80007fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80007fc:	4b2b      	ldr	r3, [pc, #172]	; (80008ac <HAL_ETH_MspInit+0x188>)
 80007fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000802:	4a2a      	ldr	r2, [pc, #168]	; (80008ac <HAL_ETH_MspInit+0x188>)
 8000804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000808:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800080c:	4b27      	ldr	r3, [pc, #156]	; (80008ac <HAL_ETH_MspInit+0x188>)
 800080e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000816:	60bb      	str	r3, [r7, #8]
 8000818:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800081a:	2332      	movs	r3, #50	; 0x32
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800081e:	2302      	movs	r3, #2
 8000820:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000826:	2300      	movs	r3, #0
 8000828:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800082a:	230b      	movs	r3, #11
 800082c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800082e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000832:	4619      	mov	r1, r3
 8000834:	481e      	ldr	r0, [pc, #120]	; (80008b0 <HAL_ETH_MspInit+0x18c>)
 8000836:	f001 fc17 	bl	8002068 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800083a:	2386      	movs	r3, #134	; 0x86
 800083c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083e:	2302      	movs	r3, #2
 8000840:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000846:	2300      	movs	r3, #0
 8000848:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800084a:	230b      	movs	r3, #11
 800084c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800084e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000852:	4619      	mov	r1, r3
 8000854:	4817      	ldr	r0, [pc, #92]	; (80008b4 <HAL_ETH_MspInit+0x190>)
 8000856:	f001 fc07 	bl	8002068 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800085a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800085e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000860:	2302      	movs	r3, #2
 8000862:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000868:	2300      	movs	r3, #0
 800086a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800086c:	230b      	movs	r3, #11
 800086e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000870:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000874:	4619      	mov	r1, r3
 8000876:	4810      	ldr	r0, [pc, #64]	; (80008b8 <HAL_ETH_MspInit+0x194>)
 8000878:	f001 fbf6 	bl	8002068 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800087c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000880:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000882:	2302      	movs	r3, #2
 8000884:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088a:	2300      	movs	r3, #0
 800088c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800088e:	230b      	movs	r3, #11
 8000890:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000892:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000896:	4619      	mov	r1, r3
 8000898:	4808      	ldr	r0, [pc, #32]	; (80008bc <HAL_ETH_MspInit+0x198>)
 800089a:	f001 fbe5 	bl	8002068 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800089e:	bf00      	nop
 80008a0:	3738      	adds	r7, #56	; 0x38
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40028000 	.word	0x40028000
 80008ac:	58024400 	.word	0x58024400
 80008b0:	58020800 	.word	0x58020800
 80008b4:	58020000 	.word	0x58020000
 80008b8:	58020400 	.word	0x58020400
 80008bc:	58021800 	.word	0x58021800

080008c0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80008c4:	4a08      	ldr	r2, [pc, #32]	; (80008e8 <MX_FREERTOS_Init+0x28>)
 80008c6:	2100      	movs	r1, #0
 80008c8:	4808      	ldr	r0, [pc, #32]	; (80008ec <MX_FREERTOS_Init+0x2c>)
 80008ca:	f009 fa1b 	bl	8009d04 <osThreadNew>
 80008ce:	4603      	mov	r3, r0
 80008d0:	4a07      	ldr	r2, [pc, #28]	; (80008f0 <MX_FREERTOS_Init+0x30>)
 80008d2:	6013      	str	r3, [r2, #0]

  /* creation of AccMeassure */
  AccMeassureHandle = osThreadNew(StartAccMeassureTask, NULL, &AccMeassure_attributes);
 80008d4:	4a07      	ldr	r2, [pc, #28]	; (80008f4 <MX_FREERTOS_Init+0x34>)
 80008d6:	2100      	movs	r1, #0
 80008d8:	4807      	ldr	r0, [pc, #28]	; (80008f8 <MX_FREERTOS_Init+0x38>)
 80008da:	f009 fa13 	bl	8009d04 <osThreadNew>
 80008de:	4603      	mov	r3, r0
 80008e0:	4a06      	ldr	r2, [pc, #24]	; (80008fc <MX_FREERTOS_Init+0x3c>)
 80008e2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	0800f5f8 	.word	0x0800f5f8
 80008ec:	08000901 	.word	0x08000901
 80008f0:	24000424 	.word	0x24000424
 80008f4:	0800f61c 	.word	0x0800f61c
 80008f8:	08000911 	.word	0x08000911
 80008fc:	24000428 	.word	0x24000428

08000900 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  {
//	roll = MadgwickGetRoll();
//	pitch = MadgwickGetPitch();
//	yaw = MadgwickGetYaw();
	//LOG("1st: %f,	%f,	%f		2nd: %f,	%f,	%f", roll, pitch, yaw, getRoll(), getPitch(), getYaw());
    osDelay(50);
 8000908:	2032      	movs	r0, #50	; 0x32
 800090a:	f009 fa8d 	bl	8009e28 <osDelay>
 800090e:	e7fb      	b.n	8000908 <StartDefaultTask+0x8>

08000910 <StartAccMeassureTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAccMeassureTask */
void StartAccMeassureTask(void *argument)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b086      	sub	sp, #24
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAccMeassureTask */
  /* Infinite loop */
	Bmx160_init();
 8000918:	f00b fef8 	bl	800c70c <Bmx160_init>
	LOG("After INIT");
 800091c:	f000 fe50 	bl	80015c0 <HAL_GetTick>
 8000920:	4601      	mov	r1, r0
 8000922:	23a7      	movs	r3, #167	; 0xa7
 8000924:	4a24      	ldr	r2, [pc, #144]	; (80009b8 <StartAccMeassureTask+0xa8>)
 8000926:	4825      	ldr	r0, [pc, #148]	; (80009bc <StartAccMeassureTask+0xac>)
 8000928:	f00c febe 	bl	800d6a8 <iprintf>
 800092c:	4824      	ldr	r0, [pc, #144]	; (80009c0 <StartAccMeassureTask+0xb0>)
 800092e:	f00c febb 	bl	800d6a8 <iprintf>
 8000932:	4824      	ldr	r0, [pc, #144]	; (80009c4 <StartAccMeassureTask+0xb4>)
 8000934:	f00c feb8 	bl	800d6a8 <iprintf>
	int steps = 1000;
 8000938:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800093c:	617b      	str	r3, [r7, #20]
	float sum_x = 0.0f, sum_y = 0.0f, sum_z = 0.0f;
 800093e:	f04f 0300 	mov.w	r3, #0
 8000942:	613b      	str	r3, [r7, #16]
 8000944:	f04f 0300 	mov.w	r3, #0
 8000948:	60fb      	str	r3, [r7, #12]
 800094a:	f04f 0300 	mov.w	r3, #0
 800094e:	60bb      	str	r3, [r7, #8]
//			osDelay(5);
//		}
//		printf("%f %f %f\n\r", (sum_x/((float)(steps))), (sum_y/((float)(steps))), (sum_z/((float)(steps))));
//		sum_x = 0.0f; sum_y = 0.0f; sum_z = 0.0f;
//	}
	Bmx160_getAllData(&Omagn, &Ogyro, &Oaccel);
 8000950:	4a1d      	ldr	r2, [pc, #116]	; (80009c8 <StartAccMeassureTask+0xb8>)
 8000952:	491e      	ldr	r1, [pc, #120]	; (80009cc <StartAccMeassureTask+0xbc>)
 8000954:	481e      	ldr	r0, [pc, #120]	; (80009d0 <StartAccMeassureTask+0xc0>)
 8000956:	f00b ffbd 	bl	800c8d4 <Bmx160_getAllData>
	SensorData.Acc.x = Oaccel.x;
 800095a:	4b1b      	ldr	r3, [pc, #108]	; (80009c8 <StartAccMeassureTask+0xb8>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4a1d      	ldr	r2, [pc, #116]	; (80009d4 <StartAccMeassureTask+0xc4>)
 8000960:	60d3      	str	r3, [r2, #12]
	SensorData.Acc.y = Oaccel.y;
 8000962:	4b19      	ldr	r3, [pc, #100]	; (80009c8 <StartAccMeassureTask+0xb8>)
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	4a1b      	ldr	r2, [pc, #108]	; (80009d4 <StartAccMeassureTask+0xc4>)
 8000968:	6113      	str	r3, [r2, #16]
	SensorData.Acc.z = Oaccel.z;
 800096a:	4b17      	ldr	r3, [pc, #92]	; (80009c8 <StartAccMeassureTask+0xb8>)
 800096c:	689b      	ldr	r3, [r3, #8]
 800096e:	4a19      	ldr	r2, [pc, #100]	; (80009d4 <StartAccMeassureTask+0xc4>)
 8000970:	6153      	str	r3, [r2, #20]
	SensorData.Gyro.x = Ogyro.x;
 8000972:	4b16      	ldr	r3, [pc, #88]	; (80009cc <StartAccMeassureTask+0xbc>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4a17      	ldr	r2, [pc, #92]	; (80009d4 <StartAccMeassureTask+0xc4>)
 8000978:	6193      	str	r3, [r2, #24]
	SensorData.Gyro.y = Ogyro.y;
 800097a:	4b14      	ldr	r3, [pc, #80]	; (80009cc <StartAccMeassureTask+0xbc>)
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	4a15      	ldr	r2, [pc, #84]	; (80009d4 <StartAccMeassureTask+0xc4>)
 8000980:	61d3      	str	r3, [r2, #28]
	SensorData.Gyro.z = Ogyro.z;
 8000982:	4b12      	ldr	r3, [pc, #72]	; (80009cc <StartAccMeassureTask+0xbc>)
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	4a13      	ldr	r2, [pc, #76]	; (80009d4 <StartAccMeassureTask+0xc4>)
 8000988:	6213      	str	r3, [r2, #32]
	SensorData.Mag.x = Omagn.x;
 800098a:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <StartAccMeassureTask+0xc0>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a11      	ldr	r2, [pc, #68]	; (80009d4 <StartAccMeassureTask+0xc4>)
 8000990:	6013      	str	r3, [r2, #0]
	SensorData.Mag.y = Omagn.y;
 8000992:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <StartAccMeassureTask+0xc0>)
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	4a0f      	ldr	r2, [pc, #60]	; (80009d4 <StartAccMeassureTask+0xc4>)
 8000998:	6053      	str	r3, [r2, #4]
	SensorData.Mag.z = Omagn.z;
 800099a:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <StartAccMeassureTask+0xc0>)
 800099c:	689b      	ldr	r3, [r3, #8]
 800099e:	4a0d      	ldr	r2, [pc, #52]	; (80009d4 <StartAccMeassureTask+0xc4>)
 80009a0:	6093      	str	r3, [r2, #8]
	SensorData.SensorTime = Omagn.sensortime;
 80009a2:	4b0b      	ldr	r3, [pc, #44]	; (80009d0 <StartAccMeassureTask+0xc0>)
 80009a4:	68db      	ldr	r3, [r3, #12]
 80009a6:	4a0b      	ldr	r2, [pc, #44]	; (80009d4 <StartAccMeassureTask+0xc4>)
 80009a8:	6253      	str	r3, [r2, #36]	; 0x24
	//LOG("sensor time: %f, Mag: %f %f %f", SensorData.SensorTime, Omagn.x, Omagn.y, Omagn.z);
	MadgwickUpdate(&SensorData);
 80009aa:	480a      	ldr	r0, [pc, #40]	; (80009d4 <StartAccMeassureTask+0xc4>)
 80009ac:	f007 fa1c 	bl	8007de8 <MadgwickUpdate>
	//printf("%f %f %f\n\r", Omagn.x, Omagn.y, Omagn.z);
	osDelay(1);
 80009b0:	2001      	movs	r0, #1
 80009b2:	f009 fa39 	bl	8009e28 <osDelay>
	Bmx160_getAllData(&Omagn, &Ogyro, &Oaccel);
 80009b6:	e7cb      	b.n	8000950 <StartAccMeassureTask+0x40>
 80009b8:	0800f640 	.word	0x0800f640
 80009bc:	0800f520 	.word	0x0800f520
 80009c0:	0800f530 	.word	0x0800f530
 80009c4:	0800f53c 	.word	0x0800f53c
 80009c8:	240003dc 	.word	0x240003dc
 80009cc:	240003ec 	.word	0x240003ec
 80009d0:	240003cc 	.word	0x240003cc
 80009d4:	240003fc 	.word	0x240003fc

080009d8 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08c      	sub	sp, #48	; 0x30
 80009dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009de:	f107 031c 	add.w	r3, r7, #28
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	609a      	str	r2, [r3, #8]
 80009ea:	60da      	str	r2, [r3, #12]
 80009ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ee:	4b57      	ldr	r3, [pc, #348]	; (8000b4c <MX_GPIO_Init+0x174>)
 80009f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009f4:	4a55      	ldr	r2, [pc, #340]	; (8000b4c <MX_GPIO_Init+0x174>)
 80009f6:	f043 0304 	orr.w	r3, r3, #4
 80009fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009fe:	4b53      	ldr	r3, [pc, #332]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a04:	f003 0304 	and.w	r3, r3, #4
 8000a08:	61bb      	str	r3, [r7, #24]
 8000a0a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a0c:	4b4f      	ldr	r3, [pc, #316]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a12:	4a4e      	ldr	r2, [pc, #312]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a14:	f043 0320 	orr.w	r3, r3, #32
 8000a18:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a1c:	4b4b      	ldr	r3, [pc, #300]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a22:	f003 0320 	and.w	r3, r3, #32
 8000a26:	617b      	str	r3, [r7, #20]
 8000a28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a2a:	4b48      	ldr	r3, [pc, #288]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a30:	4a46      	ldr	r2, [pc, #280]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a36:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a3a:	4b44      	ldr	r3, [pc, #272]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a44:	613b      	str	r3, [r7, #16]
 8000a46:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a48:	4b40      	ldr	r3, [pc, #256]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a4e:	4a3f      	ldr	r2, [pc, #252]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a58:	4b3c      	ldr	r3, [pc, #240]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a66:	4b39      	ldr	r3, [pc, #228]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a6c:	4a37      	ldr	r2, [pc, #220]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a6e:	f043 0302 	orr.w	r3, r3, #2
 8000a72:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a76:	4b35      	ldr	r3, [pc, #212]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a7c:	f003 0302 	and.w	r3, r3, #2
 8000a80:	60bb      	str	r3, [r7, #8]
 8000a82:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a84:	4b31      	ldr	r3, [pc, #196]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a8a:	4a30      	ldr	r2, [pc, #192]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a8c:	f043 0308 	orr.w	r3, r3, #8
 8000a90:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a94:	4b2d      	ldr	r3, [pc, #180]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000a96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a9a:	f003 0308 	and.w	r3, r3, #8
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000aa2:	4b2a      	ldr	r3, [pc, #168]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa8:	4a28      	ldr	r2, [pc, #160]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000aaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ab2:	4b26      	ldr	r3, [pc, #152]	; (8000b4c <MX_GPIO_Init+0x174>)
 8000ab4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000abc:	603b      	str	r3, [r7, #0]
 8000abe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED3_Pin|USR_LED2_Pin, GPIO_PIN_RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8000ac6:	4822      	ldr	r0, [pc, #136]	; (8000b50 <MX_GPIO_Init+0x178>)
 8000ac8:	f001 fc7e 	bl	80023c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000acc:	2200      	movs	r2, #0
 8000ace:	2140      	movs	r1, #64	; 0x40
 8000ad0:	4820      	ldr	r0, [pc, #128]	; (8000b54 <MX_GPIO_Init+0x17c>)
 8000ad2:	f001 fc79 	bl	80023c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UserButton_Pin;
 8000ad6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ada:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000adc:	2300      	movs	r3, #0
 8000ade:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(UserButton_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	f107 031c 	add.w	r3, r7, #28
 8000ae8:	4619      	mov	r1, r3
 8000aea:	481b      	ldr	r0, [pc, #108]	; (8000b58 <MX_GPIO_Init+0x180>)
 8000aec:	f001 fabc 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = USR_LED3_Pin|USR_LED2_Pin;
 8000af0:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8000af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af6:	2301      	movs	r3, #1
 8000af8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afe:	2300      	movs	r3, #0
 8000b00:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b02:	f107 031c 	add.w	r3, r7, #28
 8000b06:	4619      	mov	r1, r3
 8000b08:	4811      	ldr	r0, [pc, #68]	; (8000b50 <MX_GPIO_Init+0x178>)
 8000b0a:	f001 faad 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b0e:	2340      	movs	r3, #64	; 0x40
 8000b10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b12:	2301      	movs	r3, #1
 8000b14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	2300      	movs	r3, #0
 8000b18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b1e:	f107 031c 	add.w	r3, r7, #28
 8000b22:	4619      	mov	r1, r3
 8000b24:	480b      	ldr	r0, [pc, #44]	; (8000b54 <MX_GPIO_Init+0x17c>)
 8000b26:	f001 fa9f 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b2a:	2380      	movs	r3, #128	; 0x80
 8000b2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b36:	f107 031c 	add.w	r3, r7, #28
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4805      	ldr	r0, [pc, #20]	; (8000b54 <MX_GPIO_Init+0x17c>)
 8000b3e:	f001 fa93 	bl	8002068 <HAL_GPIO_Init>

}
 8000b42:	bf00      	nop
 8000b44:	3730      	adds	r7, #48	; 0x30
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	58024400 	.word	0x58024400
 8000b50:	58020400 	.word	0x58020400
 8000b54:	58021800 	.word	0x58021800
 8000b58:	58020800 	.word	0x58020800

08000b5c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b60:	4b1c      	ldr	r3, [pc, #112]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000b62:	4a1d      	ldr	r2, [pc, #116]	; (8000bd8 <MX_I2C2_Init+0x7c>)
 8000b64:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0040163A;
 8000b66:	4b1b      	ldr	r3, [pc, #108]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000b68:	4a1c      	ldr	r2, [pc, #112]	; (8000bdc <MX_I2C2_Init+0x80>)
 8000b6a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000b6c:	4b19      	ldr	r3, [pc, #100]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b72:	4b18      	ldr	r3, [pc, #96]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000b74:	2201      	movs	r2, #1
 8000b76:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b78:	4b16      	ldr	r3, [pc, #88]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000b7e:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b84:	4b13      	ldr	r3, [pc, #76]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b8a:	4b12      	ldr	r3, [pc, #72]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b90:	4b10      	ldr	r3, [pc, #64]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b96:	480f      	ldr	r0, [pc, #60]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000b98:	f001 fc30 	bl	80023fc <HAL_I2C_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000ba2:	f000 f93b 	bl	8000e1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	480a      	ldr	r0, [pc, #40]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000baa:	f002 f933 	bl	8002e14 <HAL_I2CEx_ConfigAnalogFilter>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000bb4:	f000 f932 	bl	8000e1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4806      	ldr	r0, [pc, #24]	; (8000bd4 <MX_I2C2_Init+0x78>)
 8000bbc:	f002 f975 	bl	8002eaa <HAL_I2CEx_ConfigDigitalFilter>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000bc6:	f000 f929 	bl	8000e1c <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C2);
 8000bca:	2002      	movs	r0, #2
 8000bcc:	f002 f9ba 	bl	8002f44 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	2400042c 	.word	0x2400042c
 8000bd8:	40005800 	.word	0x40005800
 8000bdc:	0040163a 	.word	0x0040163a

08000be0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b0ba      	sub	sp, #232	; 0xe8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bf8:	f107 0310 	add.w	r3, r7, #16
 8000bfc:	22c0      	movs	r2, #192	; 0xc0
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f00c fda6 	bl	800d752 <memset>
  if(i2cHandle->Instance==I2C2)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a26      	ldr	r2, [pc, #152]	; (8000ca4 <HAL_I2C_MspInit+0xc4>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d145      	bne.n	8000c9c <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000c10:	f04f 0208 	mov.w	r2, #8
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c22:	f107 0310 	add.w	r3, r7, #16
 8000c26:	4618      	mov	r0, r3
 8000c28:	f003 fb6a 	bl	8004300 <HAL_RCCEx_PeriphCLKConfig>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000c32:	f000 f8f3 	bl	8000e1c <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c36:	4b1c      	ldr	r3, [pc, #112]	; (8000ca8 <HAL_I2C_MspInit+0xc8>)
 8000c38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c3c:	4a1a      	ldr	r2, [pc, #104]	; (8000ca8 <HAL_I2C_MspInit+0xc8>)
 8000c3e:	f043 0320 	orr.w	r3, r3, #32
 8000c42:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c46:	4b18      	ldr	r3, [pc, #96]	; (8000ca8 <HAL_I2C_MspInit+0xc8>)
 8000c48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c4c:	f003 0320 	and.w	r3, r3, #32
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c54:	2303      	movs	r3, #3
 8000c56:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c5a:	2312      	movs	r3, #18
 8000c5c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c66:	2300      	movs	r3, #0
 8000c68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c6c:	2304      	movs	r3, #4
 8000c6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c72:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000c76:	4619      	mov	r1, r3
 8000c78:	480c      	ldr	r0, [pc, #48]	; (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c7a:	f001 f9f5 	bl	8002068 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ca8 <HAL_I2C_MspInit+0xc8>)
 8000c80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c84:	4a08      	ldr	r2, [pc, #32]	; (8000ca8 <HAL_I2C_MspInit+0xc8>)
 8000c86:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c8a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000c8e:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <HAL_I2C_MspInit+0xc8>)
 8000c90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c98:	60bb      	str	r3, [r7, #8]
 8000c9a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000c9c:	bf00      	nop
 8000c9e:	37e8      	adds	r7, #232	; 0xe8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40005800 	.word	0x40005800
 8000ca8:	58024400 	.word	0x58024400
 8000cac:	58021400 	.word	0x58021400

08000cb0 <__io_putchar>:
#include "usart.h"

#ifdef DEBUG

PUTCHAR_PROTOTYPE
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000cb8:	1d39      	adds	r1, r7, #4
 8000cba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	4803      	ldr	r0, [pc, #12]	; (8000cd0 <__io_putchar+0x20>)
 8000cc2:	f005 fc73 	bl	80065ac <HAL_UART_Transmit>

  return ch;
 8000cc6:	687b      	ldr	r3, [r7, #4]
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	240004d0 	.word	0x240004d0

08000cd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cd8:	f000 fc22 	bl	8001520 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cdc:	f000 f812 	bl	8000d04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ce0:	f7ff fe7a 	bl	80009d8 <MX_GPIO_Init>
  MX_ETH_Init();
 8000ce4:	f7ff fcd2 	bl	800068c <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000ce8:	f000 fa8a 	bl	8001200 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000cec:	f000 fb40 	bl	8001370 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C2_Init();
 8000cf0:	f7ff ff34 	bl	8000b5c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000cf4:	f008 ffbc 	bl	8009c70 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000cf8:	f7ff fde2 	bl	80008c0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000cfc:	f008 ffdc 	bl	8009cb8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d00:	e7fe      	b.n	8000d00 <main+0x2c>
	...

08000d04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b09c      	sub	sp, #112	; 0x70
 8000d08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0e:	224c      	movs	r2, #76	; 0x4c
 8000d10:	2100      	movs	r1, #0
 8000d12:	4618      	mov	r0, r3
 8000d14:	f00c fd1d 	bl	800d752 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d18:	1d3b      	adds	r3, r7, #4
 8000d1a:	2220      	movs	r2, #32
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f00c fd17 	bl	800d752 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000d24:	2002      	movs	r0, #2
 8000d26:	f002 fa79 	bl	800321c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	603b      	str	r3, [r7, #0]
 8000d2e:	4b30      	ldr	r3, [pc, #192]	; (8000df0 <SystemClock_Config+0xec>)
 8000d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d32:	4a2f      	ldr	r2, [pc, #188]	; (8000df0 <SystemClock_Config+0xec>)
 8000d34:	f023 0301 	bic.w	r3, r3, #1
 8000d38:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000d3a:	4b2d      	ldr	r3, [pc, #180]	; (8000df0 <SystemClock_Config+0xec>)
 8000d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d3e:	f003 0301 	and.w	r3, r3, #1
 8000d42:	603b      	str	r3, [r7, #0]
 8000d44:	4b2b      	ldr	r3, [pc, #172]	; (8000df4 <SystemClock_Config+0xf0>)
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	4a2a      	ldr	r2, [pc, #168]	; (8000df4 <SystemClock_Config+0xf0>)
 8000d4a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d4e:	6193      	str	r3, [r2, #24]
 8000d50:	4b28      	ldr	r3, [pc, #160]	; (8000df4 <SystemClock_Config+0xf0>)
 8000d52:	699b      	ldr	r3, [r3, #24]
 8000d54:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d58:	603b      	str	r3, [r7, #0]
 8000d5a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d5c:	bf00      	nop
 8000d5e:	4b25      	ldr	r3, [pc, #148]	; (8000df4 <SystemClock_Config+0xf0>)
 8000d60:	699b      	ldr	r3, [r3, #24]
 8000d62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d6a:	d1f8      	bne.n	8000d5e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000d70:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000d74:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d76:	2302      	movs	r3, #2
 8000d78:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000d82:	2318      	movs	r3, #24
 8000d84:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d86:	2302      	movs	r3, #2
 8000d88:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d8a:	2304      	movs	r3, #4
 8000d8c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000d8e:	2302      	movs	r3, #2
 8000d90:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000d92:	230c      	movs	r3, #12
 8000d94:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d96:	2300      	movs	r3, #0
 8000d98:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da2:	4618      	mov	r0, r3
 8000da4:	f002 fa84 	bl	80032b0 <HAL_RCC_OscConfig>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000dae:	f000 f835 	bl	8000e1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db2:	233f      	movs	r3, #63	; 0x3f
 8000db4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db6:	2303      	movs	r3, #3
 8000db8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f002 fec4 	bl	8003b64 <HAL_RCC_ClockConfig>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000de2:	f000 f81b 	bl	8000e1c <Error_Handler>
  }
}
 8000de6:	bf00      	nop
 8000de8:	3770      	adds	r7, #112	; 0x70
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	58000400 	.word	0x58000400
 8000df4:	58024800 	.word	0x58024800

08000df8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a04      	ldr	r2, [pc, #16]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d101      	bne.n	8000e0e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e0a:	f000 fbc5 	bl	8001598 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40014800 	.word	0x40014800

08000e1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e20:	b672      	cpsid	i
}
 8000e22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e24:	e7fe      	b.n	8000e24 <Error_Handler+0x8>
	...

08000e28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e2e:	4b0c      	ldr	r3, [pc, #48]	; (8000e60 <HAL_MspInit+0x38>)
 8000e30:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e34:	4a0a      	ldr	r2, [pc, #40]	; (8000e60 <HAL_MspInit+0x38>)
 8000e36:	f043 0302 	orr.w	r3, r3, #2
 8000e3a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000e3e:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <HAL_MspInit+0x38>)
 8000e40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e44:	f003 0302 	and.w	r3, r3, #2
 8000e48:	607b      	str	r3, [r7, #4]
 8000e4a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	210f      	movs	r1, #15
 8000e50:	f06f 0001 	mvn.w	r0, #1
 8000e54:	f000 fcbc 	bl	80017d0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e58:	bf00      	nop
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	58024400 	.word	0x58024400

08000e64 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b08e      	sub	sp, #56	; 0x38
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM17 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2b0f      	cmp	r3, #15
 8000e70:	d842      	bhi.n	8000ef8 <HAL_InitTick+0x94>
  {
  HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority ,0U);
 8000e72:	2200      	movs	r2, #0
 8000e74:	6879      	ldr	r1, [r7, #4]
 8000e76:	2076      	movs	r0, #118	; 0x76
 8000e78:	f000 fcaa 	bl	80017d0 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8000e7c:	2076      	movs	r0, #118	; 0x76
 8000e7e:	f000 fcc1 	bl	8001804 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8000e82:	4a23      	ldr	r2, [pc, #140]	; (8000f10 <HAL_InitTick+0xac>)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8000e88:	4b22      	ldr	r3, [pc, #136]	; (8000f14 <HAL_InitTick+0xb0>)
 8000e8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e8e:	4a21      	ldr	r2, [pc, #132]	; (8000f14 <HAL_InitTick+0xb0>)
 8000e90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e94:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000e98:	4b1e      	ldr	r3, [pc, #120]	; (8000f14 <HAL_InitTick+0xb0>)
 8000e9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ea2:	60bb      	str	r3, [r7, #8]
 8000ea4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ea6:	f107 020c 	add.w	r2, r7, #12
 8000eaa:	f107 0310 	add.w	r3, r7, #16
 8000eae:	4611      	mov	r1, r2
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f003 f9e3 	bl	800427c <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000eb6:	f003 f9cb 	bl	8004250 <HAL_RCC_GetPCLK2Freq>
 8000eba:	6378      	str	r0, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ebc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ebe:	4a16      	ldr	r2, [pc, #88]	; (8000f18 <HAL_InitTick+0xb4>)
 8000ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ec4:	0c9b      	lsrs	r3, r3, #18
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8000eca:	4b14      	ldr	r3, [pc, #80]	; (8000f1c <HAL_InitTick+0xb8>)
 8000ecc:	4a14      	ldr	r2, [pc, #80]	; (8000f20 <HAL_InitTick+0xbc>)
 8000ece:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8000ed0:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <HAL_InitTick+0xb8>)
 8000ed2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ed6:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8000ed8:	4a10      	ldr	r2, [pc, #64]	; (8000f1c <HAL_InitTick+0xb8>)
 8000eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000edc:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8000ede:	4b0f      	ldr	r3, [pc, #60]	; (8000f1c <HAL_InitTick+0xb8>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	; (8000f1c <HAL_InitTick+0xb8>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8000eea:	480c      	ldr	r0, [pc, #48]	; (8000f1c <HAL_InitTick+0xb8>)
 8000eec:	f005 f834 	bl	8005f58 <HAL_TIM_Base_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d107      	bne.n	8000f06 <HAL_InitTick+0xa2>
 8000ef6:	e001      	b.n	8000efc <HAL_InitTick+0x98>
    return HAL_ERROR;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	e005      	b.n	8000f08 <HAL_InitTick+0xa4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8000efc:	4807      	ldr	r0, [pc, #28]	; (8000f1c <HAL_InitTick+0xb8>)
 8000efe:	f005 f88d 	bl	800601c <HAL_TIM_Base_Start_IT>
 8000f02:	4603      	mov	r3, r0
 8000f04:	e000      	b.n	8000f08 <HAL_InitTick+0xa4>
  }

  /* Return function status */
  return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3738      	adds	r7, #56	; 0x38
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	24000008 	.word	0x24000008
 8000f14:	58024400 	.word	0x58024400
 8000f18:	431bde83 	.word	0x431bde83
 8000f1c:	24000480 	.word	0x24000480
 8000f20:	40014800 	.word	0x40014800

08000f24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f28:	e7fe      	b.n	8000f28 <NMI_Handler+0x4>

08000f2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f2e:	e7fe      	b.n	8000f2e <HardFault_Handler+0x4>

08000f30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f34:	e7fe      	b.n	8000f34 <MemManage_Handler+0x4>

08000f36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f36:	b480      	push	{r7}
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f3a:	e7fe      	b.n	8000f3a <BusFault_Handler+0x4>

08000f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f40:	e7fe      	b.n	8000f40 <UsageFault_Handler+0x4>

08000f42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f42:	b480      	push	{r7}
 8000f44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f46:	bf00      	nop
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8000f54:	4802      	ldr	r0, [pc, #8]	; (8000f60 <TIM17_IRQHandler+0x10>)
 8000f56:	f005 f8d9 	bl	800610c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	24000480 	.word	0x24000480

08000f64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  return 1;
 8000f68:	2301      	movs	r3, #1
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <_kill>:

int _kill(int pid, int sig)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f7e:	f00c fc3b 	bl	800d7f8 <__errno>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2216      	movs	r2, #22
 8000f86:	601a      	str	r2, [r3, #0]
  return -1;
 8000f88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <_exit>:

void _exit (int status)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff ffe7 	bl	8000f74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fa6:	e7fe      	b.n	8000fa6 <_exit+0x12>

08000fa8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]
 8000fb8:	e00a      	b.n	8000fd0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fba:	f3af 8000 	nop.w
 8000fbe:	4601      	mov	r1, r0
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	1c5a      	adds	r2, r3, #1
 8000fc4:	60ba      	str	r2, [r7, #8]
 8000fc6:	b2ca      	uxtb	r2, r1
 8000fc8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	617b      	str	r3, [r7, #20]
 8000fd0:	697a      	ldr	r2, [r7, #20]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	dbf0      	blt.n	8000fba <_read+0x12>
  }

  return len;
 8000fd8:	687b      	ldr	r3, [r7, #4]
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3718      	adds	r7, #24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b086      	sub	sp, #24
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	60f8      	str	r0, [r7, #12]
 8000fea:	60b9      	str	r1, [r7, #8]
 8000fec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fee:	2300      	movs	r3, #0
 8000ff0:	617b      	str	r3, [r7, #20]
 8000ff2:	e009      	b.n	8001008 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	1c5a      	adds	r2, r3, #1
 8000ff8:	60ba      	str	r2, [r7, #8]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fe57 	bl	8000cb0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	3301      	adds	r3, #1
 8001006:	617b      	str	r3, [r7, #20]
 8001008:	697a      	ldr	r2, [r7, #20]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	429a      	cmp	r2, r3
 800100e:	dbf1      	blt.n	8000ff4 <_write+0x12>
  }
  return len;
 8001010:	687b      	ldr	r3, [r7, #4]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3718      	adds	r7, #24
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <_close>:

int _close(int file)
{
 800101a:	b480      	push	{r7}
 800101c:	b083      	sub	sp, #12
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001022:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001026:	4618      	mov	r0, r3
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001032:	b480      	push	{r7}
 8001034:	b083      	sub	sp, #12
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
 800103a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001042:	605a      	str	r2, [r3, #4]
  return 0;
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <_isatty>:

int _isatty(int file)
{
 8001052:	b480      	push	{r7}
 8001054:	b083      	sub	sp, #12
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800105a:	2301      	movs	r3, #1
}
 800105c:	4618      	mov	r0, r3
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3714      	adds	r7, #20
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
	...

08001084 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800108c:	4a14      	ldr	r2, [pc, #80]	; (80010e0 <_sbrk+0x5c>)
 800108e:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <_sbrk+0x60>)
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001098:	4b13      	ldr	r3, [pc, #76]	; (80010e8 <_sbrk+0x64>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d102      	bne.n	80010a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a0:	4b11      	ldr	r3, [pc, #68]	; (80010e8 <_sbrk+0x64>)
 80010a2:	4a12      	ldr	r2, [pc, #72]	; (80010ec <_sbrk+0x68>)
 80010a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010a6:	4b10      	ldr	r3, [pc, #64]	; (80010e8 <_sbrk+0x64>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4413      	add	r3, r2
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d207      	bcs.n	80010c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010b4:	f00c fba0 	bl	800d7f8 <__errno>
 80010b8:	4603      	mov	r3, r0
 80010ba:	220c      	movs	r2, #12
 80010bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010be:	f04f 33ff 	mov.w	r3, #4294967295
 80010c2:	e009      	b.n	80010d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010c4:	4b08      	ldr	r3, [pc, #32]	; (80010e8 <_sbrk+0x64>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ca:	4b07      	ldr	r3, [pc, #28]	; (80010e8 <_sbrk+0x64>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4413      	add	r3, r2
 80010d2:	4a05      	ldr	r2, [pc, #20]	; (80010e8 <_sbrk+0x64>)
 80010d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010d6:	68fb      	ldr	r3, [r7, #12]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	24080000 	.word	0x24080000
 80010e4:	00000400 	.word	0x00000400
 80010e8:	240004cc 	.word	0x240004cc
 80010ec:	24005878 	.word	0x24005878

080010f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010f4:	4b37      	ldr	r3, [pc, #220]	; (80011d4 <SystemInit+0xe4>)
 80010f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010fa:	4a36      	ldr	r2, [pc, #216]	; (80011d4 <SystemInit+0xe4>)
 80010fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001100:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001104:	4b34      	ldr	r3, [pc, #208]	; (80011d8 <SystemInit+0xe8>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f003 030f 	and.w	r3, r3, #15
 800110c:	2b06      	cmp	r3, #6
 800110e:	d807      	bhi.n	8001120 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001110:	4b31      	ldr	r3, [pc, #196]	; (80011d8 <SystemInit+0xe8>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f023 030f 	bic.w	r3, r3, #15
 8001118:	4a2f      	ldr	r2, [pc, #188]	; (80011d8 <SystemInit+0xe8>)
 800111a:	f043 0307 	orr.w	r3, r3, #7
 800111e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001120:	4b2e      	ldr	r3, [pc, #184]	; (80011dc <SystemInit+0xec>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a2d      	ldr	r2, [pc, #180]	; (80011dc <SystemInit+0xec>)
 8001126:	f043 0301 	orr.w	r3, r3, #1
 800112a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800112c:	4b2b      	ldr	r3, [pc, #172]	; (80011dc <SystemInit+0xec>)
 800112e:	2200      	movs	r2, #0
 8001130:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001132:	4b2a      	ldr	r3, [pc, #168]	; (80011dc <SystemInit+0xec>)
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	4929      	ldr	r1, [pc, #164]	; (80011dc <SystemInit+0xec>)
 8001138:	4b29      	ldr	r3, [pc, #164]	; (80011e0 <SystemInit+0xf0>)
 800113a:	4013      	ands	r3, r2
 800113c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800113e:	4b26      	ldr	r3, [pc, #152]	; (80011d8 <SystemInit+0xe8>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 0308 	and.w	r3, r3, #8
 8001146:	2b00      	cmp	r3, #0
 8001148:	d007      	beq.n	800115a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800114a:	4b23      	ldr	r3, [pc, #140]	; (80011d8 <SystemInit+0xe8>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f023 030f 	bic.w	r3, r3, #15
 8001152:	4a21      	ldr	r2, [pc, #132]	; (80011d8 <SystemInit+0xe8>)
 8001154:	f043 0307 	orr.w	r3, r3, #7
 8001158:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800115a:	4b20      	ldr	r3, [pc, #128]	; (80011dc <SystemInit+0xec>)
 800115c:	2200      	movs	r2, #0
 800115e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001160:	4b1e      	ldr	r3, [pc, #120]	; (80011dc <SystemInit+0xec>)
 8001162:	2200      	movs	r2, #0
 8001164:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001166:	4b1d      	ldr	r3, [pc, #116]	; (80011dc <SystemInit+0xec>)
 8001168:	2200      	movs	r2, #0
 800116a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800116c:	4b1b      	ldr	r3, [pc, #108]	; (80011dc <SystemInit+0xec>)
 800116e:	4a1d      	ldr	r2, [pc, #116]	; (80011e4 <SystemInit+0xf4>)
 8001170:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001172:	4b1a      	ldr	r3, [pc, #104]	; (80011dc <SystemInit+0xec>)
 8001174:	4a1c      	ldr	r2, [pc, #112]	; (80011e8 <SystemInit+0xf8>)
 8001176:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001178:	4b18      	ldr	r3, [pc, #96]	; (80011dc <SystemInit+0xec>)
 800117a:	4a1c      	ldr	r2, [pc, #112]	; (80011ec <SystemInit+0xfc>)
 800117c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800117e:	4b17      	ldr	r3, [pc, #92]	; (80011dc <SystemInit+0xec>)
 8001180:	2200      	movs	r2, #0
 8001182:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001184:	4b15      	ldr	r3, [pc, #84]	; (80011dc <SystemInit+0xec>)
 8001186:	4a19      	ldr	r2, [pc, #100]	; (80011ec <SystemInit+0xfc>)
 8001188:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800118a:	4b14      	ldr	r3, [pc, #80]	; (80011dc <SystemInit+0xec>)
 800118c:	2200      	movs	r2, #0
 800118e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001190:	4b12      	ldr	r3, [pc, #72]	; (80011dc <SystemInit+0xec>)
 8001192:	4a16      	ldr	r2, [pc, #88]	; (80011ec <SystemInit+0xfc>)
 8001194:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001196:	4b11      	ldr	r3, [pc, #68]	; (80011dc <SystemInit+0xec>)
 8001198:	2200      	movs	r2, #0
 800119a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800119c:	4b0f      	ldr	r3, [pc, #60]	; (80011dc <SystemInit+0xec>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a0e      	ldr	r2, [pc, #56]	; (80011dc <SystemInit+0xec>)
 80011a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80011a8:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <SystemInit+0xec>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80011ae:	4b10      	ldr	r3, [pc, #64]	; (80011f0 <SystemInit+0x100>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	4b10      	ldr	r3, [pc, #64]	; (80011f4 <SystemInit+0x104>)
 80011b4:	4013      	ands	r3, r2
 80011b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80011ba:	d202      	bcs.n	80011c2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80011bc:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <SystemInit+0x108>)
 80011be:	2201      	movs	r2, #1
 80011c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <SystemInit+0x10c>)
 80011c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80011c8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80011ca:	bf00      	nop
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	e000ed00 	.word	0xe000ed00
 80011d8:	52002000 	.word	0x52002000
 80011dc:	58024400 	.word	0x58024400
 80011e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80011e4:	02020200 	.word	0x02020200
 80011e8:	01ff0000 	.word	0x01ff0000
 80011ec:	01010280 	.word	0x01010280
 80011f0:	5c001000 	.word	0x5c001000
 80011f4:	ffff0000 	.word	0xffff0000
 80011f8:	51008108 	.word	0x51008108
 80011fc:	52004000 	.word	0x52004000

08001200 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001204:	4b23      	ldr	r3, [pc, #140]	; (8001294 <MX_USART3_UART_Init+0x94>)
 8001206:	4a24      	ldr	r2, [pc, #144]	; (8001298 <MX_USART3_UART_Init+0x98>)
 8001208:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 800120a:	4b22      	ldr	r3, [pc, #136]	; (8001294 <MX_USART3_UART_Init+0x94>)
 800120c:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001210:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_7B;
 8001212:	4b20      	ldr	r3, [pc, #128]	; (8001294 <MX_USART3_UART_Init+0x94>)
 8001214:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001218:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800121a:	4b1e      	ldr	r3, [pc, #120]	; (8001294 <MX_USART3_UART_Init+0x94>)
 800121c:	2200      	movs	r2, #0
 800121e:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001220:	4b1c      	ldr	r3, [pc, #112]	; (8001294 <MX_USART3_UART_Init+0x94>)
 8001222:	2200      	movs	r2, #0
 8001224:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001226:	4b1b      	ldr	r3, [pc, #108]	; (8001294 <MX_USART3_UART_Init+0x94>)
 8001228:	220c      	movs	r2, #12
 800122a:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800122c:	4b19      	ldr	r3, [pc, #100]	; (8001294 <MX_USART3_UART_Init+0x94>)
 800122e:	2200      	movs	r2, #0
 8001230:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001232:	4b18      	ldr	r3, [pc, #96]	; (8001294 <MX_USART3_UART_Init+0x94>)
 8001234:	2200      	movs	r2, #0
 8001236:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001238:	4b16      	ldr	r3, [pc, #88]	; (8001294 <MX_USART3_UART_Init+0x94>)
 800123a:	2200      	movs	r2, #0
 800123c:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800123e:	4b15      	ldr	r3, [pc, #84]	; (8001294 <MX_USART3_UART_Init+0x94>)
 8001240:	2200      	movs	r2, #0
 8001242:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001244:	4b13      	ldr	r3, [pc, #76]	; (8001294 <MX_USART3_UART_Init+0x94>)
 8001246:	2200      	movs	r2, #0
 8001248:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800124a:	4812      	ldr	r0, [pc, #72]	; (8001294 <MX_USART3_UART_Init+0x94>)
 800124c:	f005 f95e 	bl	800650c <HAL_UART_Init>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_USART3_UART_Init+0x5a>
  {
    Error_Handler();
 8001256:	f7ff fde1 	bl	8000e1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800125a:	2100      	movs	r1, #0
 800125c:	480d      	ldr	r0, [pc, #52]	; (8001294 <MX_USART3_UART_Init+0x94>)
 800125e:	f006 f9ee 	bl	800763e <HAL_UARTEx_SetTxFifoThreshold>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_USART3_UART_Init+0x6c>
  {
    Error_Handler();
 8001268:	f7ff fdd8 	bl	8000e1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800126c:	2100      	movs	r1, #0
 800126e:	4809      	ldr	r0, [pc, #36]	; (8001294 <MX_USART3_UART_Init+0x94>)
 8001270:	f006 fa23 	bl	80076ba <HAL_UARTEx_SetRxFifoThreshold>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_USART3_UART_Init+0x7e>
  {
    Error_Handler();
 800127a:	f7ff fdcf 	bl	8000e1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800127e:	4805      	ldr	r0, [pc, #20]	; (8001294 <MX_USART3_UART_Init+0x94>)
 8001280:	f006 f9a4 	bl	80075cc <HAL_UARTEx_DisableFifoMode>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_USART3_UART_Init+0x8e>
  {
    Error_Handler();
 800128a:	f7ff fdc7 	bl	8000e1c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	240004d0 	.word	0x240004d0
 8001298:	40004800 	.word	0x40004800

0800129c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b0ba      	sub	sp, #232	; 0xe8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012b4:	f107 0310 	add.w	r3, r7, #16
 80012b8:	22c0      	movs	r2, #192	; 0xc0
 80012ba:	2100      	movs	r1, #0
 80012bc:	4618      	mov	r0, r3
 80012be:	f00c fa48 	bl	800d752 <memset>
  if(uartHandle->Instance==USART3)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a27      	ldr	r2, [pc, #156]	; (8001364 <HAL_UART_MspInit+0xc8>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d146      	bne.n	800135a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80012cc:	f04f 0202 	mov.w	r2, #2
 80012d0:	f04f 0300 	mov.w	r3, #0
 80012d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80012d8:	2300      	movs	r3, #0
 80012da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012de:	f107 0310 	add.w	r3, r7, #16
 80012e2:	4618      	mov	r0, r3
 80012e4:	f003 f80c 	bl	8004300 <HAL_RCCEx_PeriphCLKConfig>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80012ee:	f7ff fd95 	bl	8000e1c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012f2:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <HAL_UART_MspInit+0xcc>)
 80012f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80012f8:	4a1b      	ldr	r2, [pc, #108]	; (8001368 <HAL_UART_MspInit+0xcc>)
 80012fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012fe:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001302:	4b19      	ldr	r3, [pc, #100]	; (8001368 <HAL_UART_MspInit+0xcc>)
 8001304:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001308:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001310:	4b15      	ldr	r3, [pc, #84]	; (8001368 <HAL_UART_MspInit+0xcc>)
 8001312:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001316:	4a14      	ldr	r2, [pc, #80]	; (8001368 <HAL_UART_MspInit+0xcc>)
 8001318:	f043 0308 	orr.w	r3, r3, #8
 800131c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001320:	4b11      	ldr	r3, [pc, #68]	; (8001368 <HAL_UART_MspInit+0xcc>)
 8001322:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001326:	f003 0308 	and.w	r3, r3, #8
 800132a:	60bb      	str	r3, [r7, #8]
 800132c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800132e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001332:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001336:	2302      	movs	r3, #2
 8001338:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001342:	2300      	movs	r3, #0
 8001344:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001348:	2307      	movs	r3, #7
 800134a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800134e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001352:	4619      	mov	r1, r3
 8001354:	4805      	ldr	r0, [pc, #20]	; (800136c <HAL_UART_MspInit+0xd0>)
 8001356:	f000 fe87 	bl	8002068 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800135a:	bf00      	nop
 800135c:	37e8      	adds	r7, #232	; 0xe8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40004800 	.word	0x40004800
 8001368:	58024400 	.word	0x58024400
 800136c:	58020c00 	.word	0x58020c00

08001370 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001374:	4b15      	ldr	r3, [pc, #84]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001376:	4a16      	ldr	r2, [pc, #88]	; (80013d0 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001378:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800137a:	4b14      	ldr	r3, [pc, #80]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800137c:	2209      	movs	r2, #9
 800137e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001380:	4b12      	ldr	r3, [pc, #72]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001382:	2202      	movs	r2, #2
 8001384:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001386:	4b11      	ldr	r3, [pc, #68]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001388:	2200      	movs	r2, #0
 800138a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800138c:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800138e:	2202      	movs	r2, #2
 8001390:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001392:	4b0e      	ldr	r3, [pc, #56]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001394:	2201      	movs	r2, #1
 8001396:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001398:	4b0c      	ldr	r3, [pc, #48]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800139a:	2200      	movs	r2, #0
 800139c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800139e:	4b0b      	ldr	r3, [pc, #44]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80013a4:	4b09      	ldr	r3, [pc, #36]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80013a6:	2201      	movs	r2, #1
 80013a8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80013aa:	4b08      	ldr	r3, [pc, #32]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80013b0:	4b06      	ldr	r3, [pc, #24]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80013b6:	4805      	ldr	r0, [pc, #20]	; (80013cc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80013b8:	f001 fde8 	bl	8002f8c <HAL_PCD_Init>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80013c2:	f7ff fd2b 	bl	8000e1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	24000564 	.word	0x24000564
 80013d0:	40080000 	.word	0x40080000

080013d4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b0ba      	sub	sp, #232	; 0xe8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013dc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013ec:	f107 0310 	add.w	r3, r7, #16
 80013f0:	22c0      	movs	r2, #192	; 0xc0
 80013f2:	2100      	movs	r1, #0
 80013f4:	4618      	mov	r0, r3
 80013f6:	f00c f9ac 	bl	800d752 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a30      	ldr	r2, [pc, #192]	; (80014c0 <HAL_PCD_MspInit+0xec>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d159      	bne.n	80014b8 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001404:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001408:	f04f 0300 	mov.w	r3, #0
 800140c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001410:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001414:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001418:	f107 0310 	add.w	r3, r7, #16
 800141c:	4618      	mov	r0, r3
 800141e:	f002 ff6f 	bl	8004300 <HAL_RCCEx_PeriphCLKConfig>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8001428:	f7ff fcf8 	bl	8000e1c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800142c:	f001 ff30 	bl	8003290 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001430:	4b24      	ldr	r3, [pc, #144]	; (80014c4 <HAL_PCD_MspInit+0xf0>)
 8001432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001436:	4a23      	ldr	r2, [pc, #140]	; (80014c4 <HAL_PCD_MspInit+0xf0>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001440:	4b20      	ldr	r3, [pc, #128]	; (80014c4 <HAL_PCD_MspInit+0xf0>)
 8001442:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001446:	f003 0301 	and.w	r3, r3, #1
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800144e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001452:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001456:	2302      	movs	r3, #2
 8001458:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145c:	2300      	movs	r3, #0
 800145e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001462:	2300      	movs	r3, #0
 8001464:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001468:	230a      	movs	r3, #10
 800146a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800146e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001472:	4619      	mov	r1, r3
 8001474:	4814      	ldr	r0, [pc, #80]	; (80014c8 <HAL_PCD_MspInit+0xf4>)
 8001476:	f000 fdf7 	bl	8002068 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800147a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800147e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001482:	2300      	movs	r3, #0
 8001484:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001488:	2300      	movs	r3, #0
 800148a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800148e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001492:	4619      	mov	r1, r3
 8001494:	480c      	ldr	r0, [pc, #48]	; (80014c8 <HAL_PCD_MspInit+0xf4>)
 8001496:	f000 fde7 	bl	8002068 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800149a:	4b0a      	ldr	r3, [pc, #40]	; (80014c4 <HAL_PCD_MspInit+0xf0>)
 800149c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80014a0:	4a08      	ldr	r2, [pc, #32]	; (80014c4 <HAL_PCD_MspInit+0xf0>)
 80014a2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80014a6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80014aa:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <HAL_PCD_MspInit+0xf0>)
 80014ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80014b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80014b8:	bf00      	nop
 80014ba:	37e8      	adds	r7, #232	; 0xe8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40080000 	.word	0x40080000
 80014c4:	58024400 	.word	0x58024400
 80014c8:	58020000 	.word	0x58020000

080014cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001504 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80014d0:	f7ff fe0e 	bl	80010f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014d4:	480c      	ldr	r0, [pc, #48]	; (8001508 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014d6:	490d      	ldr	r1, [pc, #52]	; (800150c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014d8:	4a0d      	ldr	r2, [pc, #52]	; (8001510 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014dc:	e002      	b.n	80014e4 <LoopCopyDataInit>

080014de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014e2:	3304      	adds	r3, #4

080014e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014e8:	d3f9      	bcc.n	80014de <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ea:	4a0a      	ldr	r2, [pc, #40]	; (8001514 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014ec:	4c0a      	ldr	r4, [pc, #40]	; (8001518 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014f0:	e001      	b.n	80014f6 <LoopFillZerobss>

080014f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014f4:	3204      	adds	r2, #4

080014f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014f8:	d3fb      	bcc.n	80014f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014fa:	f00c f983 	bl	800d804 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014fe:	f7ff fbe9 	bl	8000cd4 <main>
  bx  lr
 8001502:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001504:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001508:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800150c:	24000200 	.word	0x24000200
  ldr r2, =_sidata
 8001510:	0800fa1c 	.word	0x0800fa1c
  ldr r2, =_sbss
 8001514:	240002c0 	.word	0x240002c0
  ldr r4, =_ebss
 8001518:	24005874 	.word	0x24005874

0800151c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800151c:	e7fe      	b.n	800151c <ADC3_IRQHandler>
	...

08001520 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001526:	2003      	movs	r0, #3
 8001528:	f000 f947 	bl	80017ba <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800152c:	f002 fcd0 	bl	8003ed0 <HAL_RCC_GetSysClockFreq>
 8001530:	4602      	mov	r2, r0
 8001532:	4b15      	ldr	r3, [pc, #84]	; (8001588 <HAL_Init+0x68>)
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	0a1b      	lsrs	r3, r3, #8
 8001538:	f003 030f 	and.w	r3, r3, #15
 800153c:	4913      	ldr	r1, [pc, #76]	; (800158c <HAL_Init+0x6c>)
 800153e:	5ccb      	ldrb	r3, [r1, r3]
 8001540:	f003 031f 	and.w	r3, r3, #31
 8001544:	fa22 f303 	lsr.w	r3, r2, r3
 8001548:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800154a:	4b0f      	ldr	r3, [pc, #60]	; (8001588 <HAL_Init+0x68>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	f003 030f 	and.w	r3, r3, #15
 8001552:	4a0e      	ldr	r2, [pc, #56]	; (800158c <HAL_Init+0x6c>)
 8001554:	5cd3      	ldrb	r3, [r2, r3]
 8001556:	f003 031f 	and.w	r3, r3, #31
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	fa22 f303 	lsr.w	r3, r2, r3
 8001560:	4a0b      	ldr	r2, [pc, #44]	; (8001590 <HAL_Init+0x70>)
 8001562:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001564:	4a0b      	ldr	r2, [pc, #44]	; (8001594 <HAL_Init+0x74>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800156a:	200f      	movs	r0, #15
 800156c:	f7ff fc7a 	bl	8000e64 <HAL_InitTick>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e002      	b.n	8001580 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800157a:	f7ff fc55 	bl	8000e28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	58024400 	.word	0x58024400
 800158c:	0800f658 	.word	0x0800f658
 8001590:	24000004 	.word	0x24000004
 8001594:	24000000 	.word	0x24000000

08001598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <HAL_IncTick+0x20>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	461a      	mov	r2, r3
 80015a2:	4b06      	ldr	r3, [pc, #24]	; (80015bc <HAL_IncTick+0x24>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	4a04      	ldr	r2, [pc, #16]	; (80015bc <HAL_IncTick+0x24>)
 80015aa:	6013      	str	r3, [r2, #0]
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	2400000c 	.word	0x2400000c
 80015bc:	24000a70 	.word	0x24000a70

080015c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  return uwTick;
 80015c4:	4b03      	ldr	r3, [pc, #12]	; (80015d4 <HAL_GetTick+0x14>)
 80015c6:	681b      	ldr	r3, [r3, #0]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	24000a70 	.word	0x24000a70

080015d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015e0:	f7ff ffee 	bl	80015c0 <HAL_GetTick>
 80015e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015f0:	d005      	beq.n	80015fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015f2:	4b0a      	ldr	r3, [pc, #40]	; (800161c <HAL_Delay+0x44>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	461a      	mov	r2, r3
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	4413      	add	r3, r2
 80015fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015fe:	bf00      	nop
 8001600:	f7ff ffde 	bl	80015c0 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	429a      	cmp	r2, r3
 800160e:	d8f7      	bhi.n	8001600 <HAL_Delay+0x28>
  {
  }
}
 8001610:	bf00      	nop
 8001612:	bf00      	nop
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	2400000c 	.word	0x2400000c

08001620 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001624:	4b03      	ldr	r3, [pc, #12]	; (8001634 <HAL_GetREVID+0x14>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	0c1b      	lsrs	r3, r3, #16
}
 800162a:	4618      	mov	r0, r3
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	5c001000 	.word	0x5c001000

08001638 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8001648:	4904      	ldr	r1, [pc, #16]	; (800165c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4313      	orrs	r3, r2
 800164e:	604b      	str	r3, [r1, #4]
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	58000400 	.word	0x58000400

08001660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001670:	4b0b      	ldr	r3, [pc, #44]	; (80016a0 <__NVIC_SetPriorityGrouping+0x40>)
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001676:	68ba      	ldr	r2, [r7, #8]
 8001678:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800167c:	4013      	ands	r3, r2
 800167e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <__NVIC_SetPriorityGrouping+0x44>)
 800168a:	4313      	orrs	r3, r2
 800168c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800168e:	4a04      	ldr	r2, [pc, #16]	; (80016a0 <__NVIC_SetPriorityGrouping+0x40>)
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	60d3      	str	r3, [r2, #12]
}
 8001694:	bf00      	nop
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	e000ed00 	.word	0xe000ed00
 80016a4:	05fa0000 	.word	0x05fa0000

080016a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016ac:	4b04      	ldr	r3, [pc, #16]	; (80016c0 <__NVIC_GetPriorityGrouping+0x18>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	0a1b      	lsrs	r3, r3, #8
 80016b2:	f003 0307 	and.w	r3, r3, #7
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr
 80016c0:	e000ed00 	.word	0xe000ed00

080016c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80016ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	db0b      	blt.n	80016ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016d6:	88fb      	ldrh	r3, [r7, #6]
 80016d8:	f003 021f 	and.w	r2, r3, #31
 80016dc:	4907      	ldr	r1, [pc, #28]	; (80016fc <__NVIC_EnableIRQ+0x38>)
 80016de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016e2:	095b      	lsrs	r3, r3, #5
 80016e4:	2001      	movs	r0, #1
 80016e6:	fa00 f202 	lsl.w	r2, r0, r2
 80016ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016ee:	bf00      	nop
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	e000e100 	.word	0xe000e100

08001700 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	6039      	str	r1, [r7, #0]
 800170a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800170c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001710:	2b00      	cmp	r3, #0
 8001712:	db0a      	blt.n	800172a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	b2da      	uxtb	r2, r3
 8001718:	490c      	ldr	r1, [pc, #48]	; (800174c <__NVIC_SetPriority+0x4c>)
 800171a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800171e:	0112      	lsls	r2, r2, #4
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	440b      	add	r3, r1
 8001724:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001728:	e00a      	b.n	8001740 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	b2da      	uxtb	r2, r3
 800172e:	4908      	ldr	r1, [pc, #32]	; (8001750 <__NVIC_SetPriority+0x50>)
 8001730:	88fb      	ldrh	r3, [r7, #6]
 8001732:	f003 030f 	and.w	r3, r3, #15
 8001736:	3b04      	subs	r3, #4
 8001738:	0112      	lsls	r2, r2, #4
 800173a:	b2d2      	uxtb	r2, r2
 800173c:	440b      	add	r3, r1
 800173e:	761a      	strb	r2, [r3, #24]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	e000e100 	.word	0xe000e100
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001754:	b480      	push	{r7}
 8001756:	b089      	sub	sp, #36	; 0x24
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f003 0307 	and.w	r3, r3, #7
 8001766:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	f1c3 0307 	rsb	r3, r3, #7
 800176e:	2b04      	cmp	r3, #4
 8001770:	bf28      	it	cs
 8001772:	2304      	movcs	r3, #4
 8001774:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	3304      	adds	r3, #4
 800177a:	2b06      	cmp	r3, #6
 800177c:	d902      	bls.n	8001784 <NVIC_EncodePriority+0x30>
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	3b03      	subs	r3, #3
 8001782:	e000      	b.n	8001786 <NVIC_EncodePriority+0x32>
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001788:	f04f 32ff 	mov.w	r2, #4294967295
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	43da      	mvns	r2, r3
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	401a      	ands	r2, r3
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800179c:	f04f 31ff 	mov.w	r1, #4294967295
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	fa01 f303 	lsl.w	r3, r1, r3
 80017a6:	43d9      	mvns	r1, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017ac:	4313      	orrs	r3, r2
         );
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3724      	adds	r7, #36	; 0x24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b082      	sub	sp, #8
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f7ff ff4c 	bl	8001660 <__NVIC_SetPriorityGrouping>
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
 80017dc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017de:	f7ff ff63 	bl	80016a8 <__NVIC_GetPriorityGrouping>
 80017e2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	68b9      	ldr	r1, [r7, #8]
 80017e8:	6978      	ldr	r0, [r7, #20]
 80017ea:	f7ff ffb3 	bl	8001754 <NVIC_EncodePriority>
 80017ee:	4602      	mov	r2, r0
 80017f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017f4:	4611      	mov	r1, r2
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff ff82 	bl	8001700 <__NVIC_SetPriority>
}
 80017fc:	bf00      	nop
 80017fe:	3718      	adds	r7, #24
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800180e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ff56 	bl	80016c4 <__NVIC_EnableIRQ>
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d101      	bne.n	8001832 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e0cf      	b.n	80019d2 <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001838:	2b00      	cmp	r3, #0
 800183a:	d106      	bne.n	800184a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2223      	movs	r2, #35	; 0x23
 8001840:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f7fe ff6d 	bl	8000724 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800184a:	4b64      	ldr	r3, [pc, #400]	; (80019dc <HAL_ETH_Init+0x1bc>)
 800184c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001850:	4a62      	ldr	r2, [pc, #392]	; (80019dc <HAL_ETH_Init+0x1bc>)
 8001852:	f043 0302 	orr.w	r3, r3, #2
 8001856:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800185a:	4b60      	ldr	r3, [pc, #384]	; (80019dc <HAL_ETH_Init+0x1bc>)
 800185c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001860:	f003 0302 	and.w	r3, r3, #2
 8001864:	60bb      	str	r3, [r7, #8]
 8001866:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	7a1b      	ldrb	r3, [r3, #8]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d103      	bne.n	8001878 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001870:	2000      	movs	r0, #0
 8001872:	f7ff fee1 	bl	8001638 <HAL_SYSCFG_ETHInterfaceSelect>
 8001876:	e003      	b.n	8001880 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001878:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800187c:	f7ff fedc 	bl	8001638 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8001880:	4b57      	ldr	r3, [pc, #348]	; (80019e0 <HAL_ETH_Init+0x1c0>)
 8001882:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	6812      	ldr	r2, [r2, #0]
 8001892:	f043 0301 	orr.w	r3, r3, #1
 8001896:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800189a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800189c:	f7ff fe90 	bl	80015c0 <HAL_GetTick>
 80018a0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80018a2:	e011      	b.n	80018c8 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80018a4:	f7ff fe8c 	bl	80015c0 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80018b2:	d909      	bls.n	80018c8 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2204      	movs	r2, #4
 80018b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	22e0      	movs	r2, #224	; 0xe0
 80018c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e084      	b.n	80019d2 <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d1e4      	bne.n	80018a4 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f000 f886 	bl	80019ec <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80018e0:	f002 fc70 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 80018e4:	4603      	mov	r3, r0
 80018e6:	4a3f      	ldr	r2, [pc, #252]	; (80019e4 <HAL_ETH_Init+0x1c4>)
 80018e8:	fba2 2303 	umull	r2, r3, r2, r3
 80018ec:	0c9a      	lsrs	r2, r3, #18
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	3a01      	subs	r2, #1
 80018f4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f000 fa71 	bl	8001de0 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001906:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800190a:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	6812      	ldr	r2, [r2, #0]
 8001912:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001916:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800191a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	695b      	ldr	r3, [r3, #20]
 8001922:	f003 0303 	and.w	r3, r3, #3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d009      	beq.n	800193e <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2201      	movs	r2, #1
 800192e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	22e0      	movs	r2, #224	; 0xe0
 8001936:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e049      	b.n	80019d2 <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001946:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800194a:	4b27      	ldr	r3, [pc, #156]	; (80019e8 <HAL_ETH_Init+0x1c8>)
 800194c:	4013      	ands	r3, r2
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	6952      	ldr	r2, [r2, #20]
 8001952:	0051      	lsls	r1, r2, #1
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	6812      	ldr	r2, [r2, #0]
 8001958:	430b      	orrs	r3, r1
 800195a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800195e:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f000 fad9 	bl	8001f1a <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f000 fb1f 	bl	8001fac <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	3305      	adds	r3, #5
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	021a      	lsls	r2, r3, #8
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	3304      	adds	r3, #4
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	4619      	mov	r1, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	430a      	orrs	r2, r1
 8001988:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	3303      	adds	r3, #3
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	061a      	lsls	r2, r3, #24
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	3302      	adds	r3, #2
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	041b      	lsls	r3, r3, #16
 80019a0:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	3301      	adds	r3, #1
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80019ac:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80019ba:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80019bc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2210      	movs	r2, #16
 80019cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	58024400 	.word	0x58024400
 80019e0:	58000400 	.word	0x58000400
 80019e4:	431bde83 	.word	0x431bde83
 80019e8:	ffff8001 	.word	0xffff8001

080019ec <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019fc:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a04:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001a06:	f002 fbdd 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 8001a0a:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	4a1e      	ldr	r2, [pc, #120]	; (8001a88 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d908      	bls.n	8001a26 <HAL_ETH_SetMDIOClockRange+0x3a>
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	4a1d      	ldr	r2, [pc, #116]	; (8001a8c <HAL_ETH_SetMDIOClockRange+0xa0>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d804      	bhi.n	8001a26 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	e027      	b.n	8001a76 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	4a18      	ldr	r2, [pc, #96]	; (8001a8c <HAL_ETH_SetMDIOClockRange+0xa0>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d908      	bls.n	8001a40 <HAL_ETH_SetMDIOClockRange+0x54>
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	4a17      	ldr	r2, [pc, #92]	; (8001a90 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d204      	bcs.n	8001a40 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	e01a      	b.n	8001a76 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	4a13      	ldr	r2, [pc, #76]	; (8001a90 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d303      	bcc.n	8001a50 <HAL_ETH_SetMDIOClockRange+0x64>
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	4a12      	ldr	r2, [pc, #72]	; (8001a94 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d911      	bls.n	8001a74 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	4a10      	ldr	r2, [pc, #64]	; (8001a94 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d908      	bls.n	8001a6a <HAL_ETH_SetMDIOClockRange+0x7e>
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	4a0f      	ldr	r2, [pc, #60]	; (8001a98 <HAL_ETH_SetMDIOClockRange+0xac>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d804      	bhi.n	8001a6a <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	e005      	b.n	8001a76 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	e000      	b.n	8001a76 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8001a74:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8001a80:	bf00      	nop
 8001a82:	3710      	adds	r7, #16
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	01312cff 	.word	0x01312cff
 8001a8c:	02160ebf 	.word	0x02160ebf
 8001a90:	03938700 	.word	0x03938700
 8001a94:	05f5e0ff 	.word	0x05f5e0ff
 8001a98:	08f0d17f 	.word	0x08f0d17f

08001a9c <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8001aae:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	791b      	ldrb	r3, [r3, #4]
 8001ab4:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001ab6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	7b1b      	ldrb	r3, [r3, #12]
 8001abc:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001abe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	7b5b      	ldrb	r3, [r3, #13]
 8001ac4:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001ac6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	7b9b      	ldrb	r3, [r3, #14]
 8001acc:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001ace:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	7bdb      	ldrb	r3, [r3, #15]
 8001ad4:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001ad6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	7c12      	ldrb	r2, [r2, #16]
 8001adc:	2a00      	cmp	r2, #0
 8001ade:	d102      	bne.n	8001ae6 <ETH_SetMACConfig+0x4a>
 8001ae0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001ae4:	e000      	b.n	8001ae8 <ETH_SetMACConfig+0x4c>
 8001ae6:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001ae8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	7c52      	ldrb	r2, [r2, #17]
 8001aee:	2a00      	cmp	r2, #0
 8001af0:	d102      	bne.n	8001af8 <ETH_SetMACConfig+0x5c>
 8001af2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001af6:	e000      	b.n	8001afa <ETH_SetMACConfig+0x5e>
 8001af8:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001afa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	7c9b      	ldrb	r3, [r3, #18]
 8001b00:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001b02:	431a      	orrs	r2, r3
               macconf->Speed |
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8001b08:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8001b0e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	7f1b      	ldrb	r3, [r3, #28]
 8001b14:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8001b16:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	7f5b      	ldrb	r3, [r3, #29]
 8001b1c:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001b1e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001b20:	683a      	ldr	r2, [r7, #0]
 8001b22:	7f92      	ldrb	r2, [r2, #30]
 8001b24:	2a00      	cmp	r2, #0
 8001b26:	d102      	bne.n	8001b2e <ETH_SetMACConfig+0x92>
 8001b28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b2c:	e000      	b.n	8001b30 <ETH_SetMACConfig+0x94>
 8001b2e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001b30:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	7fdb      	ldrb	r3, [r3, #31]
 8001b36:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001b38:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001b3a:	683a      	ldr	r2, [r7, #0]
 8001b3c:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001b40:	2a00      	cmp	r2, #0
 8001b42:	d102      	bne.n	8001b4a <ETH_SetMACConfig+0xae>
 8001b44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b48:	e000      	b.n	8001b4c <ETH_SetMACConfig+0xb0>
 8001b4a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001b4c:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001b52:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001b5a:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001b5c:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 8001b62:	4313      	orrs	r3, r2
 8001b64:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	4b56      	ldr	r3, [pc, #344]	; (8001cc8 <ETH_SetMACConfig+0x22c>)
 8001b6e:	4013      	ands	r3, r2
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	6812      	ldr	r2, [r2, #0]
 8001b74:	68f9      	ldr	r1, [r7, #12]
 8001b76:	430b      	orrs	r3, r1
 8001b78:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b7e:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001b86:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001b88:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001b90:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001b92:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001b9a:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001b9c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8001ba4:	2a00      	cmp	r2, #0
 8001ba6:	d102      	bne.n	8001bae <ETH_SetMACConfig+0x112>
 8001ba8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001bac:	e000      	b.n	8001bb0 <ETH_SetMACConfig+0x114>
 8001bae:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001bb0:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	685a      	ldr	r2, [r3, #4]
 8001bc0:	4b42      	ldr	r3, [pc, #264]	; (8001ccc <ETH_SetMACConfig+0x230>)
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	6812      	ldr	r2, [r2, #0]
 8001bc8:	68f9      	ldr	r1, [r7, #12]
 8001bca:	430b      	orrs	r3, r1
 8001bcc:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001bd4:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	68da      	ldr	r2, [r3, #12]
 8001be4:	4b3a      	ldr	r3, [pc, #232]	; (8001cd0 <ETH_SetMACConfig+0x234>)
 8001be6:	4013      	ands	r3, r2
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	6812      	ldr	r2, [r2, #0]
 8001bec:	68f9      	ldr	r1, [r7, #12]
 8001bee:	430b      	orrs	r3, r1
 8001bf0:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001bf8:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001bfe:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8001c00:	683a      	ldr	r2, [r7, #0]
 8001c02:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001c06:	2a00      	cmp	r2, #0
 8001c08:	d101      	bne.n	8001c0e <ETH_SetMACConfig+0x172>
 8001c0a:	2280      	movs	r2, #128	; 0x80
 8001c0c:	e000      	b.n	8001c10 <ETH_SetMACConfig+0x174>
 8001c0e:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001c10:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c16:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001c22:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8001c26:	4013      	ands	r3, r2
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6812      	ldr	r2, [r2, #0]
 8001c2c:	68f9      	ldr	r1, [r7, #12]
 8001c2e:	430b      	orrs	r3, r1
 8001c30:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001c38:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8001c40:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001c42:	4313      	orrs	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c4e:	f023 0103 	bic.w	r1, r3, #3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8001c66:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8001c82:	2a00      	cmp	r2, #0
 8001c84:	d101      	bne.n	8001c8a <ETH_SetMACConfig+0x1ee>
 8001c86:	2240      	movs	r2, #64	; 0x40
 8001c88:	e000      	b.n	8001c8c <ETH_SetMACConfig+0x1f0>
 8001c8a:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001c8c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001c94:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001c96:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8001c9e:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001cac:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	00048083 	.word	0x00048083
 8001ccc:	c0f88000 	.word	0xc0f88000
 8001cd0:	fffffef0 	.word	0xfffffef0

08001cd4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	4b38      	ldr	r3, [pc, #224]	; (8001dcc <ETH_SetDMAConfig+0xf8>)
 8001cea:	4013      	ands	r3, r2
 8001cec:	683a      	ldr	r2, [r7, #0]
 8001cee:	6811      	ldr	r1, [r2, #0]
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	6812      	ldr	r2, [r2, #0]
 8001cf4:	430b      	orrs	r3, r1
 8001cf6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001cfa:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	791b      	ldrb	r3, [r3, #4]
 8001d00:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001d06:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	7b1b      	ldrb	r3, [r3, #12]
 8001d0c:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	4b2c      	ldr	r3, [pc, #176]	; (8001dd0 <ETH_SetDMAConfig+0xfc>)
 8001d1e:	4013      	ands	r3, r2
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	6812      	ldr	r2, [r2, #0]
 8001d24:	68f9      	ldr	r1, [r7, #12]
 8001d26:	430b      	orrs	r3, r1
 8001d28:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001d2c:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	7b5b      	ldrb	r3, [r3, #13]
 8001d32:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d44:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001d48:	4b22      	ldr	r3, [pc, #136]	; (8001dd4 <ETH_SetDMAConfig+0x100>)
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	6812      	ldr	r2, [r2, #0]
 8001d50:	68f9      	ldr	r1, [r7, #12]
 8001d52:	430b      	orrs	r3, r1
 8001d54:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001d58:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	7d1b      	ldrb	r3, [r3, #20]
 8001d64:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001d66:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	7f5b      	ldrb	r3, [r3, #29]
 8001d6c:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d7a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8001d7e:	4b16      	ldr	r3, [pc, #88]	; (8001dd8 <ETH_SetDMAConfig+0x104>)
 8001d80:	4013      	ands	r3, r2
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	6812      	ldr	r2, [r2, #0]
 8001d86:	68f9      	ldr	r1, [r7, #12]
 8001d88:	430b      	orrs	r3, r1
 8001d8a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001d8e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	7f1b      	ldrb	r3, [r3, #28]
 8001d96:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001da8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001dac:	4b0b      	ldr	r3, [pc, #44]	; (8001ddc <ETH_SetDMAConfig+0x108>)
 8001dae:	4013      	ands	r3, r2
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	6812      	ldr	r2, [r2, #0]
 8001db4:	68f9      	ldr	r1, [r7, #12]
 8001db6:	430b      	orrs	r3, r1
 8001db8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001dbc:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	ffff87fd 	.word	0xffff87fd
 8001dd0:	ffff2ffe 	.word	0xffff2ffe
 8001dd4:	fffec000 	.word	0xfffec000
 8001dd8:	ffc0efef 	.word	0xffc0efef
 8001ddc:	7fc0ffff 	.word	0x7fc0ffff

08001de0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b0a4      	sub	sp, #144	; 0x90
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001de8:	2301      	movs	r3, #1
 8001dea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001dee:	2300      	movs	r3, #0
 8001df0:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001df2:	2300      	movs	r3, #0
 8001df4:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001e04:	2301      	movs	r3, #1
 8001e06:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001e10:	2300      	movs	r3, #0
 8001e12:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001e16:	2301      	movs	r3, #1
 8001e18:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001e1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e20:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8001e38:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8001e3c:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001e44:	2300      	movs	r3, #0
 8001e46:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001e54:	2300      	movs	r3, #0
 8001e56:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001e62:	2300      	movs	r3, #0
 8001e64:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001e66:	2300      	movs	r3, #0
 8001e68:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001e72:	2301      	movs	r3, #1
 8001e74:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001e78:	2320      	movs	r3, #32
 8001e7a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001e84:	2300      	movs	r3, #0
 8001e86:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001e8a:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001e90:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e94:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001e96:	2300      	movs	r3, #0
 8001e98:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001ec4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ec8:	4619      	mov	r1, r3
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7ff fde6 	bl	8001a9c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001edc:	2300      	movs	r3, #0
 8001ede:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001eea:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001eee:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001ef4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001ef8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001f00:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001f04:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001f06:	f107 0308 	add.w	r3, r7, #8
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7ff fee1 	bl	8001cd4 <ETH_SetDMAConfig>
}
 8001f12:	bf00      	nop
 8001f14:	3790      	adds	r7, #144	; 0x90
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b085      	sub	sp, #20
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001f22:	2300      	movs	r3, #0
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	e01d      	b.n	8001f64 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	68d9      	ldr	r1, [r3, #12]
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	4413      	add	r3, r2
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	440b      	add	r3, r1
 8001f38:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	2200      	movs	r2, #0
 8001f44:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001f52:	68b9      	ldr	r1, [r7, #8]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	68fa      	ldr	r2, [r7, #12]
 8001f58:	3206      	adds	r2, #6
 8001f5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	3301      	adds	r3, #1
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2b03      	cmp	r3, #3
 8001f68:	d9de      	bls.n	8001f28 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f78:	461a      	mov	r2, r3
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	68da      	ldr	r2, [r3, #12]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f8c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	68da      	ldr	r2, [r3, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f9c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8001fa0:	bf00      	nop
 8001fa2:	3714      	adds	r7, #20
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	e023      	b.n	8002002 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6919      	ldr	r1, [r3, #16]
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	4413      	add	r3, r2
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	440b      	add	r3, r1
 8001fca:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	2200      	movs	r2, #0
 8001fee:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001ff0:	68b9      	ldr	r1, [r7, #8]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	68fa      	ldr	r2, [r7, #12]
 8001ff6:	3212      	adds	r2, #18
 8001ff8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	3301      	adds	r3, #1
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2b03      	cmp	r3, #3
 8002006:	d9d8      	bls.n	8001fba <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800202e:	461a      	mov	r2, r3
 8002030:	2303      	movs	r3, #3
 8002032:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	691a      	ldr	r2, [r3, #16]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002042:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	f103 0248 	add.w	r2, r3, #72	; 0x48
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002056:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 800205a:	bf00      	nop
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
	...

08002068 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002068:	b480      	push	{r7}
 800206a:	b089      	sub	sp, #36	; 0x24
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002072:	2300      	movs	r3, #0
 8002074:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002076:	4b89      	ldr	r3, [pc, #548]	; (800229c <HAL_GPIO_Init+0x234>)
 8002078:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800207a:	e194      	b.n	80023a6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	2101      	movs	r1, #1
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	fa01 f303 	lsl.w	r3, r1, r3
 8002088:	4013      	ands	r3, r2
 800208a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	2b00      	cmp	r3, #0
 8002090:	f000 8186 	beq.w	80023a0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f003 0303 	and.w	r3, r3, #3
 800209c:	2b01      	cmp	r3, #1
 800209e:	d005      	beq.n	80020ac <HAL_GPIO_Init+0x44>
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f003 0303 	and.w	r3, r3, #3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d130      	bne.n	800210e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	2203      	movs	r2, #3
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	43db      	mvns	r3, r3
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	4013      	ands	r3, r2
 80020c2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	68da      	ldr	r2, [r3, #12]
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020e2:	2201      	movs	r2, #1
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43db      	mvns	r3, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4013      	ands	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	091b      	lsrs	r3, r3, #4
 80020f8:	f003 0201 	and.w	r2, r3, #1
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	4313      	orrs	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f003 0303 	and.w	r3, r3, #3
 8002116:	2b03      	cmp	r3, #3
 8002118:	d017      	beq.n	800214a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	2203      	movs	r2, #3
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	4013      	ands	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	69ba      	ldr	r2, [r7, #24]
 8002148:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f003 0303 	and.w	r3, r3, #3
 8002152:	2b02      	cmp	r3, #2
 8002154:	d123      	bne.n	800219e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	08da      	lsrs	r2, r3, #3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	3208      	adds	r2, #8
 800215e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002162:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	220f      	movs	r2, #15
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43db      	mvns	r3, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4013      	ands	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	691a      	ldr	r2, [r3, #16]
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	f003 0307 	and.w	r3, r3, #7
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	4313      	orrs	r3, r2
 800218e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	08da      	lsrs	r2, r3, #3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3208      	adds	r2, #8
 8002198:	69b9      	ldr	r1, [r7, #24]
 800219a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	2203      	movs	r2, #3
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43db      	mvns	r3, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4013      	ands	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f003 0203 	and.w	r2, r3, #3
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f000 80e0 	beq.w	80023a0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021e0:	4b2f      	ldr	r3, [pc, #188]	; (80022a0 <HAL_GPIO_Init+0x238>)
 80021e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80021e6:	4a2e      	ldr	r2, [pc, #184]	; (80022a0 <HAL_GPIO_Init+0x238>)
 80021e8:	f043 0302 	orr.w	r3, r3, #2
 80021ec:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80021f0:	4b2b      	ldr	r3, [pc, #172]	; (80022a0 <HAL_GPIO_Init+0x238>)
 80021f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021fe:	4a29      	ldr	r2, [pc, #164]	; (80022a4 <HAL_GPIO_Init+0x23c>)
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	089b      	lsrs	r3, r3, #2
 8002204:	3302      	adds	r3, #2
 8002206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800220a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	220f      	movs	r2, #15
 8002216:	fa02 f303 	lsl.w	r3, r2, r3
 800221a:	43db      	mvns	r3, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4013      	ands	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a20      	ldr	r2, [pc, #128]	; (80022a8 <HAL_GPIO_Init+0x240>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d052      	beq.n	80022d0 <HAL_GPIO_Init+0x268>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a1f      	ldr	r2, [pc, #124]	; (80022ac <HAL_GPIO_Init+0x244>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d031      	beq.n	8002296 <HAL_GPIO_Init+0x22e>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a1e      	ldr	r2, [pc, #120]	; (80022b0 <HAL_GPIO_Init+0x248>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d02b      	beq.n	8002292 <HAL_GPIO_Init+0x22a>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a1d      	ldr	r2, [pc, #116]	; (80022b4 <HAL_GPIO_Init+0x24c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d025      	beq.n	800228e <HAL_GPIO_Init+0x226>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a1c      	ldr	r2, [pc, #112]	; (80022b8 <HAL_GPIO_Init+0x250>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d01f      	beq.n	800228a <HAL_GPIO_Init+0x222>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a1b      	ldr	r2, [pc, #108]	; (80022bc <HAL_GPIO_Init+0x254>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d019      	beq.n	8002286 <HAL_GPIO_Init+0x21e>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a1a      	ldr	r2, [pc, #104]	; (80022c0 <HAL_GPIO_Init+0x258>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d013      	beq.n	8002282 <HAL_GPIO_Init+0x21a>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a19      	ldr	r2, [pc, #100]	; (80022c4 <HAL_GPIO_Init+0x25c>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d00d      	beq.n	800227e <HAL_GPIO_Init+0x216>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a18      	ldr	r2, [pc, #96]	; (80022c8 <HAL_GPIO_Init+0x260>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d007      	beq.n	800227a <HAL_GPIO_Init+0x212>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a17      	ldr	r2, [pc, #92]	; (80022cc <HAL_GPIO_Init+0x264>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d101      	bne.n	8002276 <HAL_GPIO_Init+0x20e>
 8002272:	2309      	movs	r3, #9
 8002274:	e02d      	b.n	80022d2 <HAL_GPIO_Init+0x26a>
 8002276:	230a      	movs	r3, #10
 8002278:	e02b      	b.n	80022d2 <HAL_GPIO_Init+0x26a>
 800227a:	2308      	movs	r3, #8
 800227c:	e029      	b.n	80022d2 <HAL_GPIO_Init+0x26a>
 800227e:	2307      	movs	r3, #7
 8002280:	e027      	b.n	80022d2 <HAL_GPIO_Init+0x26a>
 8002282:	2306      	movs	r3, #6
 8002284:	e025      	b.n	80022d2 <HAL_GPIO_Init+0x26a>
 8002286:	2305      	movs	r3, #5
 8002288:	e023      	b.n	80022d2 <HAL_GPIO_Init+0x26a>
 800228a:	2304      	movs	r3, #4
 800228c:	e021      	b.n	80022d2 <HAL_GPIO_Init+0x26a>
 800228e:	2303      	movs	r3, #3
 8002290:	e01f      	b.n	80022d2 <HAL_GPIO_Init+0x26a>
 8002292:	2302      	movs	r3, #2
 8002294:	e01d      	b.n	80022d2 <HAL_GPIO_Init+0x26a>
 8002296:	2301      	movs	r3, #1
 8002298:	e01b      	b.n	80022d2 <HAL_GPIO_Init+0x26a>
 800229a:	bf00      	nop
 800229c:	58000080 	.word	0x58000080
 80022a0:	58024400 	.word	0x58024400
 80022a4:	58000400 	.word	0x58000400
 80022a8:	58020000 	.word	0x58020000
 80022ac:	58020400 	.word	0x58020400
 80022b0:	58020800 	.word	0x58020800
 80022b4:	58020c00 	.word	0x58020c00
 80022b8:	58021000 	.word	0x58021000
 80022bc:	58021400 	.word	0x58021400
 80022c0:	58021800 	.word	0x58021800
 80022c4:	58021c00 	.word	0x58021c00
 80022c8:	58022000 	.word	0x58022000
 80022cc:	58022400 	.word	0x58022400
 80022d0:	2300      	movs	r3, #0
 80022d2:	69fa      	ldr	r2, [r7, #28]
 80022d4:	f002 0203 	and.w	r2, r2, #3
 80022d8:	0092      	lsls	r2, r2, #2
 80022da:	4093      	lsls	r3, r2
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022e2:	4938      	ldr	r1, [pc, #224]	; (80023c4 <HAL_GPIO_Init+0x35c>)
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	089b      	lsrs	r3, r3, #2
 80022e8:	3302      	adds	r3, #2
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	43db      	mvns	r3, r3
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	4013      	ands	r3, r2
 8002300:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	4313      	orrs	r3, r2
 8002314:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002316:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800231e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	43db      	mvns	r3, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4013      	ands	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	4313      	orrs	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002344:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	43db      	mvns	r3, r3
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	4013      	ands	r3, r2
 800235a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d003      	beq.n	8002370 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	4313      	orrs	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	69ba      	ldr	r2, [r7, #24]
 8002374:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	43db      	mvns	r3, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4013      	ands	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d003      	beq.n	800239a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	3301      	adds	r3, #1
 80023a4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	fa22 f303 	lsr.w	r3, r2, r3
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	f47f ae63 	bne.w	800207c <HAL_GPIO_Init+0x14>
  }
}
 80023b6:	bf00      	nop
 80023b8:	bf00      	nop
 80023ba:	3724      	adds	r7, #36	; 0x24
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	58000400 	.word	0x58000400

080023c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	807b      	strh	r3, [r7, #2]
 80023d4:	4613      	mov	r3, r2
 80023d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023d8:	787b      	ldrb	r3, [r7, #1]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023de:	887a      	ldrh	r2, [r7, #2]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80023e4:	e003      	b.n	80023ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80023e6:	887b      	ldrh	r3, [r7, #2]
 80023e8:	041a      	lsls	r2, r3, #16
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	619a      	str	r2, [r3, #24]
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
	...

080023fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d101      	bne.n	800240e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e07f      	b.n	800250e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b00      	cmp	r3, #0
 8002418:	d106      	bne.n	8002428 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f7fe fbdc 	bl	8000be0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2224      	movs	r2, #36	; 0x24
 800242c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f022 0201 	bic.w	r2, r2, #1
 800243e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800244c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800245c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	2b01      	cmp	r3, #1
 8002464:	d107      	bne.n	8002476 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689a      	ldr	r2, [r3, #8]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002472:	609a      	str	r2, [r3, #8]
 8002474:	e006      	b.n	8002484 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	689a      	ldr	r2, [r3, #8]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002482:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	2b02      	cmp	r3, #2
 800248a:	d104      	bne.n	8002496 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002494:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6859      	ldr	r1, [r3, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	4b1d      	ldr	r3, [pc, #116]	; (8002518 <HAL_I2C_Init+0x11c>)
 80024a2:	430b      	orrs	r3, r1
 80024a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68da      	ldr	r2, [r3, #12]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	691a      	ldr	r2, [r3, #16]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	430a      	orrs	r2, r1
 80024ce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	69d9      	ldr	r1, [r3, #28]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6a1a      	ldr	r2, [r3, #32]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	430a      	orrs	r2, r1
 80024de:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f042 0201 	orr.w	r2, r2, #1
 80024ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2220      	movs	r2, #32
 80024fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	02008000 	.word	0x02008000

0800251c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b088      	sub	sp, #32
 8002520:	af02      	add	r7, sp, #8
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	607a      	str	r2, [r7, #4]
 8002526:	461a      	mov	r2, r3
 8002528:	460b      	mov	r3, r1
 800252a:	817b      	strh	r3, [r7, #10]
 800252c:	4613      	mov	r3, r2
 800252e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b20      	cmp	r3, #32
 800253a:	f040 80da 	bne.w	80026f2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002544:	2b01      	cmp	r3, #1
 8002546:	d101      	bne.n	800254c <HAL_I2C_Master_Transmit+0x30>
 8002548:	2302      	movs	r3, #2
 800254a:	e0d3      	b.n	80026f4 <HAL_I2C_Master_Transmit+0x1d8>
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002554:	f7ff f834 	bl	80015c0 <HAL_GetTick>
 8002558:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	2319      	movs	r3, #25
 8002560:	2201      	movs	r2, #1
 8002562:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 f9e6 	bl	8002938 <I2C_WaitOnFlagUntilTimeout>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e0be      	b.n	80026f4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2221      	movs	r2, #33	; 0x21
 800257a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2210      	movs	r2, #16
 8002582:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	893a      	ldrh	r2, [r7, #8]
 8002596:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2200      	movs	r2, #0
 800259c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	2bff      	cmp	r3, #255	; 0xff
 80025a6:	d90e      	bls.n	80025c6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	22ff      	movs	r2, #255	; 0xff
 80025ac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025b2:	b2da      	uxtb	r2, r3
 80025b4:	8979      	ldrh	r1, [r7, #10]
 80025b6:	4b51      	ldr	r3, [pc, #324]	; (80026fc <HAL_I2C_Master_Transmit+0x1e0>)
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025be:	68f8      	ldr	r0, [r7, #12]
 80025c0:	f000 fbf6 	bl	8002db0 <I2C_TransferConfig>
 80025c4:	e06c      	b.n	80026a0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025d4:	b2da      	uxtb	r2, r3
 80025d6:	8979      	ldrh	r1, [r7, #10]
 80025d8:	4b48      	ldr	r3, [pc, #288]	; (80026fc <HAL_I2C_Master_Transmit+0x1e0>)
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025e0:	68f8      	ldr	r0, [r7, #12]
 80025e2:	f000 fbe5 	bl	8002db0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80025e6:	e05b      	b.n	80026a0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	6a39      	ldr	r1, [r7, #32]
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f000 f9f2 	bl	80029d6 <I2C_WaitOnTXISFlagUntilTimeout>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e07b      	b.n	80026f4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002600:	781a      	ldrb	r2, [r3, #0]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260c:	1c5a      	adds	r2, r3, #1
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002616:	b29b      	uxth	r3, r3
 8002618:	3b01      	subs	r3, #1
 800261a:	b29a      	uxth	r2, r3
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002624:	3b01      	subs	r3, #1
 8002626:	b29a      	uxth	r2, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002630:	b29b      	uxth	r3, r3
 8002632:	2b00      	cmp	r3, #0
 8002634:	d034      	beq.n	80026a0 <HAL_I2C_Master_Transmit+0x184>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800263a:	2b00      	cmp	r3, #0
 800263c:	d130      	bne.n	80026a0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	6a3b      	ldr	r3, [r7, #32]
 8002644:	2200      	movs	r2, #0
 8002646:	2180      	movs	r1, #128	; 0x80
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f000 f975 	bl	8002938 <I2C_WaitOnFlagUntilTimeout>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e04d      	b.n	80026f4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800265c:	b29b      	uxth	r3, r3
 800265e:	2bff      	cmp	r3, #255	; 0xff
 8002660:	d90e      	bls.n	8002680 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	22ff      	movs	r2, #255	; 0xff
 8002666:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800266c:	b2da      	uxtb	r2, r3
 800266e:	8979      	ldrh	r1, [r7, #10]
 8002670:	2300      	movs	r3, #0
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f000 fb99 	bl	8002db0 <I2C_TransferConfig>
 800267e:	e00f      	b.n	80026a0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002684:	b29a      	uxth	r2, r3
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800268e:	b2da      	uxtb	r2, r3
 8002690:	8979      	ldrh	r1, [r7, #10]
 8002692:	2300      	movs	r3, #0
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f000 fb88 	bl	8002db0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d19e      	bne.n	80025e8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	6a39      	ldr	r1, [r7, #32]
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f000 f9d8 	bl	8002a64 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e01a      	b.n	80026f4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2220      	movs	r2, #32
 80026c4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	6859      	ldr	r1, [r3, #4]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	4b0b      	ldr	r3, [pc, #44]	; (8002700 <HAL_I2C_Master_Transmit+0x1e4>)
 80026d2:	400b      	ands	r3, r1
 80026d4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2220      	movs	r2, #32
 80026da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026ee:	2300      	movs	r3, #0
 80026f0:	e000      	b.n	80026f4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80026f2:	2302      	movs	r3, #2
  }
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	80002000 	.word	0x80002000
 8002700:	fe00e800 	.word	0xfe00e800

08002704 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b088      	sub	sp, #32
 8002708:	af02      	add	r7, sp, #8
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	607a      	str	r2, [r7, #4]
 800270e:	461a      	mov	r2, r3
 8002710:	460b      	mov	r3, r1
 8002712:	817b      	strh	r3, [r7, #10]
 8002714:	4613      	mov	r3, r2
 8002716:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b20      	cmp	r3, #32
 8002722:	f040 80db 	bne.w	80028dc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800272c:	2b01      	cmp	r3, #1
 800272e:	d101      	bne.n	8002734 <HAL_I2C_Master_Receive+0x30>
 8002730:	2302      	movs	r3, #2
 8002732:	e0d4      	b.n	80028de <HAL_I2C_Master_Receive+0x1da>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800273c:	f7fe ff40 	bl	80015c0 <HAL_GetTick>
 8002740:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	2319      	movs	r3, #25
 8002748:	2201      	movs	r2, #1
 800274a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800274e:	68f8      	ldr	r0, [r7, #12]
 8002750:	f000 f8f2 	bl	8002938 <I2C_WaitOnFlagUntilTimeout>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e0bf      	b.n	80028de <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2222      	movs	r2, #34	; 0x22
 8002762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2210      	movs	r2, #16
 800276a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2200      	movs	r2, #0
 8002772:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	893a      	ldrh	r2, [r7, #8]
 800277e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2200      	movs	r2, #0
 8002784:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800278a:	b29b      	uxth	r3, r3
 800278c:	2bff      	cmp	r3, #255	; 0xff
 800278e:	d90e      	bls.n	80027ae <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	22ff      	movs	r2, #255	; 0xff
 8002794:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800279a:	b2da      	uxtb	r2, r3
 800279c:	8979      	ldrh	r1, [r7, #10]
 800279e:	4b52      	ldr	r3, [pc, #328]	; (80028e8 <HAL_I2C_Master_Receive+0x1e4>)
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027a6:	68f8      	ldr	r0, [r7, #12]
 80027a8:	f000 fb02 	bl	8002db0 <I2C_TransferConfig>
 80027ac:	e06d      	b.n	800288a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027bc:	b2da      	uxtb	r2, r3
 80027be:	8979      	ldrh	r1, [r7, #10]
 80027c0:	4b49      	ldr	r3, [pc, #292]	; (80028e8 <HAL_I2C_Master_Receive+0x1e4>)
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f000 faf1 	bl	8002db0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80027ce:	e05c      	b.n	800288a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027d0:	697a      	ldr	r2, [r7, #20]
 80027d2:	6a39      	ldr	r1, [r7, #32]
 80027d4:	68f8      	ldr	r0, [r7, #12]
 80027d6:	f000 f989 	bl	8002aec <I2C_WaitOnRXNEFlagUntilTimeout>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e07c      	b.n	80028de <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f6:	1c5a      	adds	r2, r3, #1
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002800:	3b01      	subs	r3, #1
 8002802:	b29a      	uxth	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800280c:	b29b      	uxth	r3, r3
 800280e:	3b01      	subs	r3, #1
 8002810:	b29a      	uxth	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800281a:	b29b      	uxth	r3, r3
 800281c:	2b00      	cmp	r3, #0
 800281e:	d034      	beq.n	800288a <HAL_I2C_Master_Receive+0x186>
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002824:	2b00      	cmp	r3, #0
 8002826:	d130      	bne.n	800288a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	6a3b      	ldr	r3, [r7, #32]
 800282e:	2200      	movs	r2, #0
 8002830:	2180      	movs	r1, #128	; 0x80
 8002832:	68f8      	ldr	r0, [r7, #12]
 8002834:	f000 f880 	bl	8002938 <I2C_WaitOnFlagUntilTimeout>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e04d      	b.n	80028de <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002846:	b29b      	uxth	r3, r3
 8002848:	2bff      	cmp	r3, #255	; 0xff
 800284a:	d90e      	bls.n	800286a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	22ff      	movs	r2, #255	; 0xff
 8002850:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002856:	b2da      	uxtb	r2, r3
 8002858:	8979      	ldrh	r1, [r7, #10]
 800285a:	2300      	movs	r3, #0
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 faa4 	bl	8002db0 <I2C_TransferConfig>
 8002868:	e00f      	b.n	800288a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800286e:	b29a      	uxth	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002878:	b2da      	uxtb	r2, r3
 800287a:	8979      	ldrh	r1, [r7, #10]
 800287c:	2300      	movs	r3, #0
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f000 fa93 	bl	8002db0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800288e:	b29b      	uxth	r3, r3
 8002890:	2b00      	cmp	r3, #0
 8002892:	d19d      	bne.n	80027d0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002894:	697a      	ldr	r2, [r7, #20]
 8002896:	6a39      	ldr	r1, [r7, #32]
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 f8e3 	bl	8002a64 <I2C_WaitOnSTOPFlagUntilTimeout>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e01a      	b.n	80028de <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2220      	movs	r2, #32
 80028ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6859      	ldr	r1, [r3, #4]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	4b0c      	ldr	r3, [pc, #48]	; (80028ec <HAL_I2C_Master_Receive+0x1e8>)
 80028bc:	400b      	ands	r3, r1
 80028be:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2220      	movs	r2, #32
 80028c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	e000      	b.n	80028de <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80028dc:	2302      	movs	r3, #2
  }
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3718      	adds	r7, #24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	80002400 	.word	0x80002400
 80028ec:	fe00e800 	.word	0xfe00e800

080028f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b02      	cmp	r3, #2
 8002904:	d103      	bne.n	800290e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2200      	movs	r2, #0
 800290c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	2b01      	cmp	r3, #1
 800291a:	d007      	beq.n	800292c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	699a      	ldr	r2, [r3, #24]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0201 	orr.w	r2, r2, #1
 800292a:	619a      	str	r2, [r3, #24]
  }
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	603b      	str	r3, [r7, #0]
 8002944:	4613      	mov	r3, r2
 8002946:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002948:	e031      	b.n	80029ae <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002950:	d02d      	beq.n	80029ae <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002952:	f7fe fe35 	bl	80015c0 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	683a      	ldr	r2, [r7, #0]
 800295e:	429a      	cmp	r2, r3
 8002960:	d302      	bcc.n	8002968 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d122      	bne.n	80029ae <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	699a      	ldr	r2, [r3, #24]
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	4013      	ands	r3, r2
 8002972:	68ba      	ldr	r2, [r7, #8]
 8002974:	429a      	cmp	r2, r3
 8002976:	bf0c      	ite	eq
 8002978:	2301      	moveq	r3, #1
 800297a:	2300      	movne	r3, #0
 800297c:	b2db      	uxtb	r3, r3
 800297e:	461a      	mov	r2, r3
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	429a      	cmp	r2, r3
 8002984:	d113      	bne.n	80029ae <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800298a:	f043 0220 	orr.w	r2, r3, #32
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2220      	movs	r2, #32
 8002996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2200      	movs	r2, #0
 800299e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2200      	movs	r2, #0
 80029a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e00f      	b.n	80029ce <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	699a      	ldr	r2, [r3, #24]
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	4013      	ands	r3, r2
 80029b8:	68ba      	ldr	r2, [r7, #8]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	bf0c      	ite	eq
 80029be:	2301      	moveq	r3, #1
 80029c0:	2300      	movne	r3, #0
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	461a      	mov	r2, r3
 80029c6:	79fb      	ldrb	r3, [r7, #7]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d0be      	beq.n	800294a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b084      	sub	sp, #16
 80029da:	af00      	add	r7, sp, #0
 80029dc:	60f8      	str	r0, [r7, #12]
 80029de:	60b9      	str	r1, [r7, #8]
 80029e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80029e2:	e033      	b.n	8002a4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	68b9      	ldr	r1, [r7, #8]
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f000 f901 	bl	8002bf0 <I2C_IsErrorOccurred>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e031      	b.n	8002a5c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029fe:	d025      	beq.n	8002a4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a00:	f7fe fdde 	bl	80015c0 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	68ba      	ldr	r2, [r7, #8]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d302      	bcc.n	8002a16 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d11a      	bne.n	8002a4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d013      	beq.n	8002a4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a28:	f043 0220 	orr.w	r2, r3, #32
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2220      	movs	r2, #32
 8002a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e007      	b.n	8002a5c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d1c4      	bne.n	80029e4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a70:	e02f      	b.n	8002ad2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	68b9      	ldr	r1, [r7, #8]
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 f8ba 	bl	8002bf0 <I2C_IsErrorOccurred>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e02d      	b.n	8002ae2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a86:	f7fe fd9b 	bl	80015c0 <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	68ba      	ldr	r2, [r7, #8]
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d302      	bcc.n	8002a9c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d11a      	bne.n	8002ad2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	f003 0320 	and.w	r3, r3, #32
 8002aa6:	2b20      	cmp	r3, #32
 8002aa8:	d013      	beq.n	8002ad2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aae:	f043 0220 	orr.w	r2, r3, #32
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2220      	movs	r2, #32
 8002aba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e007      	b.n	8002ae2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	f003 0320 	and.w	r3, r3, #32
 8002adc:	2b20      	cmp	r3, #32
 8002ade:	d1c8      	bne.n	8002a72 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3710      	adds	r7, #16
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
	...

08002aec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002af8:	e06b      	b.n	8002bd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	68b9      	ldr	r1, [r7, #8]
 8002afe:	68f8      	ldr	r0, [r7, #12]
 8002b00:	f000 f876 	bl	8002bf0 <I2C_IsErrorOccurred>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e069      	b.n	8002be2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	f003 0320 	and.w	r3, r3, #32
 8002b18:	2b20      	cmp	r3, #32
 8002b1a:	d138      	bne.n	8002b8e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	f003 0304 	and.w	r3, r3, #4
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	d105      	bne.n	8002b36 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002b32:	2300      	movs	r3, #0
 8002b34:	e055      	b.n	8002be2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	f003 0310 	and.w	r3, r3, #16
 8002b40:	2b10      	cmp	r3, #16
 8002b42:	d107      	bne.n	8002b54 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2210      	movs	r2, #16
 8002b4a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2204      	movs	r2, #4
 8002b50:	645a      	str	r2, [r3, #68]	; 0x44
 8002b52:	e002      	b.n	8002b5a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	6859      	ldr	r1, [r3, #4]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	4b1f      	ldr	r3, [pc, #124]	; (8002bec <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8002b6e:	400b      	ands	r3, r1
 8002b70:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2220      	movs	r2, #32
 8002b76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e029      	b.n	8002be2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b8e:	f7fe fd17 	bl	80015c0 <HAL_GetTick>
 8002b92:	4602      	mov	r2, r0
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d302      	bcc.n	8002ba4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d116      	bne.n	8002bd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	f003 0304 	and.w	r3, r3, #4
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	d00f      	beq.n	8002bd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb6:	f043 0220 	orr.w	r2, r3, #32
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e007      	b.n	8002be2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	f003 0304 	and.w	r3, r3, #4
 8002bdc:	2b04      	cmp	r3, #4
 8002bde:	d18c      	bne.n	8002afa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3710      	adds	r7, #16
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	fe00e800 	.word	0xfe00e800

08002bf0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b08a      	sub	sp, #40	; 0x28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	f003 0310 	and.w	r3, r3, #16
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d068      	beq.n	8002cee <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2210      	movs	r2, #16
 8002c22:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c24:	e049      	b.n	8002cba <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c2c:	d045      	beq.n	8002cba <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c2e:	f7fe fcc7 	bl	80015c0 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d302      	bcc.n	8002c44 <I2C_IsErrorOccurred+0x54>
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d13a      	bne.n	8002cba <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c4e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c56:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c66:	d121      	bne.n	8002cac <I2C_IsErrorOccurred+0xbc>
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c6e:	d01d      	beq.n	8002cac <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002c70:	7cfb      	ldrb	r3, [r7, #19]
 8002c72:	2b20      	cmp	r3, #32
 8002c74:	d01a      	beq.n	8002cac <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c84:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c86:	f7fe fc9b 	bl	80015c0 <HAL_GetTick>
 8002c8a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c8c:	e00e      	b.n	8002cac <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c8e:	f7fe fc97 	bl	80015c0 <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	2b19      	cmp	r3, #25
 8002c9a:	d907      	bls.n	8002cac <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002c9c:	6a3b      	ldr	r3, [r7, #32]
 8002c9e:	f043 0320 	orr.w	r3, r3, #32
 8002ca2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002caa:	e006      	b.n	8002cba <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	f003 0320 	and.w	r3, r3, #32
 8002cb6:	2b20      	cmp	r3, #32
 8002cb8:	d1e9      	bne.n	8002c8e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	f003 0320 	and.w	r3, r3, #32
 8002cc4:	2b20      	cmp	r3, #32
 8002cc6:	d003      	beq.n	8002cd0 <I2C_IsErrorOccurred+0xe0>
 8002cc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0aa      	beq.n	8002c26 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002cd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d103      	bne.n	8002ce0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2220      	movs	r2, #32
 8002cde:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
 8002ce2:	f043 0304 	orr.w	r3, r3, #4
 8002ce6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	699b      	ldr	r3, [r3, #24]
 8002cf4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00b      	beq.n	8002d18 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d00:	6a3b      	ldr	r3, [r7, #32]
 8002d02:	f043 0301 	orr.w	r3, r3, #1
 8002d06:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d10:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d00b      	beq.n	8002d3a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d22:	6a3b      	ldr	r3, [r7, #32]
 8002d24:	f043 0308 	orr.w	r3, r3, #8
 8002d28:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d32:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d00b      	beq.n	8002d5c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d44:	6a3b      	ldr	r3, [r7, #32]
 8002d46:	f043 0302 	orr.w	r3, r3, #2
 8002d4a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002d5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d01c      	beq.n	8002d9e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f7ff fdc3 	bl	80028f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	6859      	ldr	r1, [r3, #4]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	4b0d      	ldr	r3, [pc, #52]	; (8002dac <I2C_IsErrorOccurred+0x1bc>)
 8002d76:	400b      	ands	r3, r1
 8002d78:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d7e:	6a3b      	ldr	r3, [r7, #32]
 8002d80:	431a      	orrs	r2, r3
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2220      	movs	r2, #32
 8002d8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002d9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3728      	adds	r7, #40	; 0x28
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	fe00e800 	.word	0xfe00e800

08002db0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b087      	sub	sp, #28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	607b      	str	r3, [r7, #4]
 8002dba:	460b      	mov	r3, r1
 8002dbc:	817b      	strh	r3, [r7, #10]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dc2:	897b      	ldrh	r3, [r7, #10]
 8002dc4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002dc8:	7a7b      	ldrb	r3, [r7, #9]
 8002dca:	041b      	lsls	r3, r3, #16
 8002dcc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dd0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dd6:	6a3b      	ldr	r3, [r7, #32]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dde:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	6a3b      	ldr	r3, [r7, #32]
 8002de8:	0d5b      	lsrs	r3, r3, #21
 8002dea:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002dee:	4b08      	ldr	r3, [pc, #32]	; (8002e10 <I2C_TransferConfig+0x60>)
 8002df0:	430b      	orrs	r3, r1
 8002df2:	43db      	mvns	r3, r3
 8002df4:	ea02 0103 	and.w	r1, r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e02:	bf00      	nop
 8002e04:	371c      	adds	r7, #28
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	03ff63ff 	.word	0x03ff63ff

08002e14 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b20      	cmp	r3, #32
 8002e28:	d138      	bne.n	8002e9c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d101      	bne.n	8002e38 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e34:	2302      	movs	r3, #2
 8002e36:	e032      	b.n	8002e9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2224      	movs	r2, #36	; 0x24
 8002e44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f022 0201 	bic.w	r2, r2, #1
 8002e56:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e66:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6819      	ldr	r1, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f042 0201 	orr.w	r2, r2, #1
 8002e86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2220      	movs	r2, #32
 8002e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	e000      	b.n	8002e9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e9c:	2302      	movs	r3, #2
  }
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr

08002eaa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	b085      	sub	sp, #20
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
 8002eb2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	2b20      	cmp	r3, #32
 8002ebe:	d139      	bne.n	8002f34 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d101      	bne.n	8002ece <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002eca:	2302      	movs	r3, #2
 8002ecc:	e033      	b.n	8002f36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2224      	movs	r2, #36	; 0x24
 8002eda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f022 0201 	bic.w	r2, r2, #1
 8002eec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002efc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	021b      	lsls	r3, r3, #8
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f042 0201 	orr.w	r2, r2, #1
 8002f1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2220      	movs	r2, #32
 8002f24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f30:	2300      	movs	r3, #0
 8002f32:	e000      	b.n	8002f36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f34:	2302      	movs	r3, #2
  }
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3714      	adds	r7, #20
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
	...

08002f44 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f4c:	4b0d      	ldr	r3, [pc, #52]	; (8002f84 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8002f4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002f52:	4a0c      	ldr	r2, [pc, #48]	; (8002f84 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8002f54:	f043 0302 	orr.w	r3, r3, #2
 8002f58:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002f5c:	4b09      	ldr	r3, [pc, #36]	; (8002f84 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8002f5e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	60fb      	str	r3, [r7, #12]
 8002f68:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8002f6a:	4b07      	ldr	r3, [pc, #28]	; (8002f88 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	4906      	ldr	r1, [pc, #24]	; (8002f88 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	604b      	str	r3, [r1, #4]
}
 8002f76:	bf00      	nop
 8002f78:	3714      	adds	r7, #20
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	58024400 	.word	0x58024400
 8002f88:	58000400 	.word	0x58000400

08002f8c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f8e:	b08f      	sub	sp, #60	; 0x3c
 8002f90:	af0a      	add	r7, sp, #40	; 0x28
 8002f92:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e116      	b.n	80031cc <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d106      	bne.n	8002fbe <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f7fe fa0b 	bl	80013d4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2203      	movs	r2, #3
 8002fc2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d102      	bne.n	8002fd8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f004 fc67 	bl	80078b0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	603b      	str	r3, [r7, #0]
 8002fe8:	687e      	ldr	r6, [r7, #4]
 8002fea:	466d      	mov	r5, sp
 8002fec:	f106 0410 	add.w	r4, r6, #16
 8002ff0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ff2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ff4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ff6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ff8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ffc:	e885 0003 	stmia.w	r5, {r0, r1}
 8003000:	1d33      	adds	r3, r6, #4
 8003002:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003004:	6838      	ldr	r0, [r7, #0]
 8003006:	f004 fbe5 	bl	80077d4 <USB_CoreInit>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d005      	beq.n	800301c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2202      	movs	r2, #2
 8003014:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0d7      	b.n	80031cc <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2100      	movs	r1, #0
 8003022:	4618      	mov	r0, r3
 8003024:	f004 fc55 	bl	80078d2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003028:	2300      	movs	r3, #0
 800302a:	73fb      	strb	r3, [r7, #15]
 800302c:	e04a      	b.n	80030c4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800302e:	7bfa      	ldrb	r2, [r7, #15]
 8003030:	6879      	ldr	r1, [r7, #4]
 8003032:	4613      	mov	r3, r2
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	4413      	add	r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	440b      	add	r3, r1
 800303c:	333d      	adds	r3, #61	; 0x3d
 800303e:	2201      	movs	r2, #1
 8003040:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003042:	7bfa      	ldrb	r2, [r7, #15]
 8003044:	6879      	ldr	r1, [r7, #4]
 8003046:	4613      	mov	r3, r2
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	4413      	add	r3, r2
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	440b      	add	r3, r1
 8003050:	333c      	adds	r3, #60	; 0x3c
 8003052:	7bfa      	ldrb	r2, [r7, #15]
 8003054:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003056:	7bfa      	ldrb	r2, [r7, #15]
 8003058:	7bfb      	ldrb	r3, [r7, #15]
 800305a:	b298      	uxth	r0, r3
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	00db      	lsls	r3, r3, #3
 8003062:	4413      	add	r3, r2
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	3356      	adds	r3, #86	; 0x56
 800306a:	4602      	mov	r2, r0
 800306c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800306e:	7bfa      	ldrb	r2, [r7, #15]
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	4413      	add	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	3340      	adds	r3, #64	; 0x40
 800307e:	2200      	movs	r2, #0
 8003080:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003082:	7bfa      	ldrb	r2, [r7, #15]
 8003084:	6879      	ldr	r1, [r7, #4]
 8003086:	4613      	mov	r3, r2
 8003088:	00db      	lsls	r3, r3, #3
 800308a:	4413      	add	r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	440b      	add	r3, r1
 8003090:	3344      	adds	r3, #68	; 0x44
 8003092:	2200      	movs	r2, #0
 8003094:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003096:	7bfa      	ldrb	r2, [r7, #15]
 8003098:	6879      	ldr	r1, [r7, #4]
 800309a:	4613      	mov	r3, r2
 800309c:	00db      	lsls	r3, r3, #3
 800309e:	4413      	add	r3, r2
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	440b      	add	r3, r1
 80030a4:	3348      	adds	r3, #72	; 0x48
 80030a6:	2200      	movs	r2, #0
 80030a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80030aa:	7bfa      	ldrb	r2, [r7, #15]
 80030ac:	6879      	ldr	r1, [r7, #4]
 80030ae:	4613      	mov	r3, r2
 80030b0:	00db      	lsls	r3, r3, #3
 80030b2:	4413      	add	r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	440b      	add	r3, r1
 80030b8:	334c      	adds	r3, #76	; 0x4c
 80030ba:	2200      	movs	r2, #0
 80030bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030be:	7bfb      	ldrb	r3, [r7, #15]
 80030c0:	3301      	adds	r3, #1
 80030c2:	73fb      	strb	r3, [r7, #15]
 80030c4:	7bfa      	ldrb	r2, [r7, #15]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d3af      	bcc.n	800302e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030ce:	2300      	movs	r3, #0
 80030d0:	73fb      	strb	r3, [r7, #15]
 80030d2:	e044      	b.n	800315e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80030d4:	7bfa      	ldrb	r2, [r7, #15]
 80030d6:	6879      	ldr	r1, [r7, #4]
 80030d8:	4613      	mov	r3, r2
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	4413      	add	r3, r2
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	440b      	add	r3, r1
 80030e2:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80030e6:	2200      	movs	r2, #0
 80030e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80030ea:	7bfa      	ldrb	r2, [r7, #15]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	4613      	mov	r3, r2
 80030f0:	00db      	lsls	r3, r3, #3
 80030f2:	4413      	add	r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	440b      	add	r3, r1
 80030f8:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80030fc:	7bfa      	ldrb	r2, [r7, #15]
 80030fe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003100:	7bfa      	ldrb	r2, [r7, #15]
 8003102:	6879      	ldr	r1, [r7, #4]
 8003104:	4613      	mov	r3, r2
 8003106:	00db      	lsls	r3, r3, #3
 8003108:	4413      	add	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	440b      	add	r3, r1
 800310e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003112:	2200      	movs	r2, #0
 8003114:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003116:	7bfa      	ldrb	r2, [r7, #15]
 8003118:	6879      	ldr	r1, [r7, #4]
 800311a:	4613      	mov	r3, r2
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	4413      	add	r3, r2
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	440b      	add	r3, r1
 8003124:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800312c:	7bfa      	ldrb	r2, [r7, #15]
 800312e:	6879      	ldr	r1, [r7, #4]
 8003130:	4613      	mov	r3, r2
 8003132:	00db      	lsls	r3, r3, #3
 8003134:	4413      	add	r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	440b      	add	r3, r1
 800313a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800313e:	2200      	movs	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003142:	7bfa      	ldrb	r2, [r7, #15]
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	00db      	lsls	r3, r3, #3
 800314a:	4413      	add	r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	440b      	add	r3, r1
 8003150:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003154:	2200      	movs	r2, #0
 8003156:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003158:	7bfb      	ldrb	r3, [r7, #15]
 800315a:	3301      	adds	r3, #1
 800315c:	73fb      	strb	r3, [r7, #15]
 800315e:	7bfa      	ldrb	r2, [r7, #15]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	429a      	cmp	r2, r3
 8003166:	d3b5      	bcc.n	80030d4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	603b      	str	r3, [r7, #0]
 800316e:	687e      	ldr	r6, [r7, #4]
 8003170:	466d      	mov	r5, sp
 8003172:	f106 0410 	add.w	r4, r6, #16
 8003176:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003178:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800317a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800317c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800317e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003182:	e885 0003 	stmia.w	r5, {r0, r1}
 8003186:	1d33      	adds	r3, r6, #4
 8003188:	cb0e      	ldmia	r3, {r1, r2, r3}
 800318a:	6838      	ldr	r0, [r7, #0]
 800318c:	f004 fbee 	bl	800796c <USB_DevInit>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d005      	beq.n	80031a2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2202      	movs	r2, #2
 800319a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e014      	b.n	80031cc <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d102      	bne.n	80031c0 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f80a 	bl	80031d4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f004 fdac 	bl	8007d22 <USB_DevDisconnect>

  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3714      	adds	r7, #20
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031d4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b085      	sub	sp, #20
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003202:	4b05      	ldr	r3, [pc, #20]	; (8003218 <HAL_PCDEx_ActivateLPM+0x44>)
 8003204:	4313      	orrs	r3, r2
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3714      	adds	r7, #20
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr
 8003218:	10000003 	.word	0x10000003

0800321c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003224:	4b19      	ldr	r3, [pc, #100]	; (800328c <HAL_PWREx_ConfigSupply+0x70>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	f003 0304 	and.w	r3, r3, #4
 800322c:	2b04      	cmp	r3, #4
 800322e:	d00a      	beq.n	8003246 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003230:	4b16      	ldr	r3, [pc, #88]	; (800328c <HAL_PWREx_ConfigSupply+0x70>)
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	f003 0307 	and.w	r3, r3, #7
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	429a      	cmp	r2, r3
 800323c:	d001      	beq.n	8003242 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e01f      	b.n	8003282 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003242:	2300      	movs	r3, #0
 8003244:	e01d      	b.n	8003282 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003246:	4b11      	ldr	r3, [pc, #68]	; (800328c <HAL_PWREx_ConfigSupply+0x70>)
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	f023 0207 	bic.w	r2, r3, #7
 800324e:	490f      	ldr	r1, [pc, #60]	; (800328c <HAL_PWREx_ConfigSupply+0x70>)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4313      	orrs	r3, r2
 8003254:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003256:	f7fe f9b3 	bl	80015c0 <HAL_GetTick>
 800325a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800325c:	e009      	b.n	8003272 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800325e:	f7fe f9af 	bl	80015c0 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800326c:	d901      	bls.n	8003272 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e007      	b.n	8003282 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003272:	4b06      	ldr	r3, [pc, #24]	; (800328c <HAL_PWREx_ConfigSupply+0x70>)
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800327a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800327e:	d1ee      	bne.n	800325e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3710      	adds	r7, #16
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	58024800 	.word	0x58024800

08003290 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8003294:	4b05      	ldr	r3, [pc, #20]	; (80032ac <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	4a04      	ldr	r2, [pc, #16]	; (80032ac <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800329a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800329e:	60d3      	str	r3, [r2, #12]
}
 80032a0:	bf00      	nop
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	58024800 	.word	0x58024800

080032b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b08c      	sub	sp, #48	; 0x30
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d102      	bne.n	80032c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	f000 bc48 	b.w	8003b54 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0301 	and.w	r3, r3, #1
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f000 8088 	beq.w	80033e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032d2:	4b99      	ldr	r3, [pc, #612]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80032d4:	691b      	ldr	r3, [r3, #16]
 80032d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80032da:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80032dc:	4b96      	ldr	r3, [pc, #600]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80032de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e0:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80032e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032e4:	2b10      	cmp	r3, #16
 80032e6:	d007      	beq.n	80032f8 <HAL_RCC_OscConfig+0x48>
 80032e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ea:	2b18      	cmp	r3, #24
 80032ec:	d111      	bne.n	8003312 <HAL_RCC_OscConfig+0x62>
 80032ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032f0:	f003 0303 	and.w	r3, r3, #3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d10c      	bne.n	8003312 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f8:	4b8f      	ldr	r3, [pc, #572]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d06d      	beq.n	80033e0 <HAL_RCC_OscConfig+0x130>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d169      	bne.n	80033e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	f000 bc21 	b.w	8003b54 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800331a:	d106      	bne.n	800332a <HAL_RCC_OscConfig+0x7a>
 800331c:	4b86      	ldr	r3, [pc, #536]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a85      	ldr	r2, [pc, #532]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003322:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003326:	6013      	str	r3, [r2, #0]
 8003328:	e02e      	b.n	8003388 <HAL_RCC_OscConfig+0xd8>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d10c      	bne.n	800334c <HAL_RCC_OscConfig+0x9c>
 8003332:	4b81      	ldr	r3, [pc, #516]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a80      	ldr	r2, [pc, #512]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003338:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800333c:	6013      	str	r3, [r2, #0]
 800333e:	4b7e      	ldr	r3, [pc, #504]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a7d      	ldr	r2, [pc, #500]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003344:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003348:	6013      	str	r3, [r2, #0]
 800334a:	e01d      	b.n	8003388 <HAL_RCC_OscConfig+0xd8>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003354:	d10c      	bne.n	8003370 <HAL_RCC_OscConfig+0xc0>
 8003356:	4b78      	ldr	r3, [pc, #480]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a77      	ldr	r2, [pc, #476]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 800335c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003360:	6013      	str	r3, [r2, #0]
 8003362:	4b75      	ldr	r3, [pc, #468]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a74      	ldr	r2, [pc, #464]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003368:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800336c:	6013      	str	r3, [r2, #0]
 800336e:	e00b      	b.n	8003388 <HAL_RCC_OscConfig+0xd8>
 8003370:	4b71      	ldr	r3, [pc, #452]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a70      	ldr	r2, [pc, #448]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003376:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800337a:	6013      	str	r3, [r2, #0]
 800337c:	4b6e      	ldr	r3, [pc, #440]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a6d      	ldr	r2, [pc, #436]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003382:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003386:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d013      	beq.n	80033b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003390:	f7fe f916 	bl	80015c0 <HAL_GetTick>
 8003394:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003396:	e008      	b.n	80033aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003398:	f7fe f912 	bl	80015c0 <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	2b64      	cmp	r3, #100	; 0x64
 80033a4:	d901      	bls.n	80033aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e3d4      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033aa:	4b63      	ldr	r3, [pc, #396]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d0f0      	beq.n	8003398 <HAL_RCC_OscConfig+0xe8>
 80033b6:	e014      	b.n	80033e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b8:	f7fe f902 	bl	80015c0 <HAL_GetTick>
 80033bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033c0:	f7fe f8fe 	bl	80015c0 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b64      	cmp	r3, #100	; 0x64
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e3c0      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033d2:	4b59      	ldr	r3, [pc, #356]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1f0      	bne.n	80033c0 <HAL_RCC_OscConfig+0x110>
 80033de:	e000      	b.n	80033e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	f000 80ca 	beq.w	8003584 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033f0:	4b51      	ldr	r3, [pc, #324]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80033f8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80033fa:	4b4f      	ldr	r3, [pc, #316]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80033fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fe:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003400:	6a3b      	ldr	r3, [r7, #32]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d007      	beq.n	8003416 <HAL_RCC_OscConfig+0x166>
 8003406:	6a3b      	ldr	r3, [r7, #32]
 8003408:	2b18      	cmp	r3, #24
 800340a:	d156      	bne.n	80034ba <HAL_RCC_OscConfig+0x20a>
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	f003 0303 	and.w	r3, r3, #3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d151      	bne.n	80034ba <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003416:	4b48      	ldr	r3, [pc, #288]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0304 	and.w	r3, r3, #4
 800341e:	2b00      	cmp	r3, #0
 8003420:	d005      	beq.n	800342e <HAL_RCC_OscConfig+0x17e>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e392      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800342e:	4b42      	ldr	r3, [pc, #264]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f023 0219 	bic.w	r2, r3, #25
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	493f      	ldr	r1, [pc, #252]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 800343c:	4313      	orrs	r3, r2
 800343e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003440:	f7fe f8be 	bl	80015c0 <HAL_GetTick>
 8003444:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003448:	f7fe f8ba 	bl	80015c0 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e37c      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800345a:	4b37      	ldr	r3, [pc, #220]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0304 	and.w	r3, r3, #4
 8003462:	2b00      	cmp	r3, #0
 8003464:	d0f0      	beq.n	8003448 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003466:	f7fe f8db 	bl	8001620 <HAL_GetREVID>
 800346a:	4603      	mov	r3, r0
 800346c:	f241 0203 	movw	r2, #4099	; 0x1003
 8003470:	4293      	cmp	r3, r2
 8003472:	d817      	bhi.n	80034a4 <HAL_RCC_OscConfig+0x1f4>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	2b40      	cmp	r3, #64	; 0x40
 800347a:	d108      	bne.n	800348e <HAL_RCC_OscConfig+0x1de>
 800347c:	4b2e      	ldr	r3, [pc, #184]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003484:	4a2c      	ldr	r2, [pc, #176]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003486:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800348a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800348c:	e07a      	b.n	8003584 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800348e:	4b2a      	ldr	r3, [pc, #168]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	031b      	lsls	r3, r3, #12
 800349c:	4926      	ldr	r1, [pc, #152]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034a2:	e06f      	b.n	8003584 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a4:	4b24      	ldr	r3, [pc, #144]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	691b      	ldr	r3, [r3, #16]
 80034b0:	061b      	lsls	r3, r3, #24
 80034b2:	4921      	ldr	r1, [pc, #132]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034b8:	e064      	b.n	8003584 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d047      	beq.n	8003552 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80034c2:	4b1d      	ldr	r3, [pc, #116]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f023 0219 	bic.w	r2, r3, #25
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	491a      	ldr	r1, [pc, #104]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80034d0:	4313      	orrs	r3, r2
 80034d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d4:	f7fe f874 	bl	80015c0 <HAL_GetTick>
 80034d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034da:	e008      	b.n	80034ee <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034dc:	f7fe f870 	bl	80015c0 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e332      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034ee:	4b12      	ldr	r3, [pc, #72]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0304 	and.w	r3, r3, #4
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0f0      	beq.n	80034dc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034fa:	f7fe f891 	bl	8001620 <HAL_GetREVID>
 80034fe:	4603      	mov	r3, r0
 8003500:	f241 0203 	movw	r2, #4099	; 0x1003
 8003504:	4293      	cmp	r3, r2
 8003506:	d819      	bhi.n	800353c <HAL_RCC_OscConfig+0x28c>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	691b      	ldr	r3, [r3, #16]
 800350c:	2b40      	cmp	r3, #64	; 0x40
 800350e:	d108      	bne.n	8003522 <HAL_RCC_OscConfig+0x272>
 8003510:	4b09      	ldr	r3, [pc, #36]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003518:	4a07      	ldr	r2, [pc, #28]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 800351a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800351e:	6053      	str	r3, [r2, #4]
 8003520:	e030      	b.n	8003584 <HAL_RCC_OscConfig+0x2d4>
 8003522:	4b05      	ldr	r3, [pc, #20]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	031b      	lsls	r3, r3, #12
 8003530:	4901      	ldr	r1, [pc, #4]	; (8003538 <HAL_RCC_OscConfig+0x288>)
 8003532:	4313      	orrs	r3, r2
 8003534:	604b      	str	r3, [r1, #4]
 8003536:	e025      	b.n	8003584 <HAL_RCC_OscConfig+0x2d4>
 8003538:	58024400 	.word	0x58024400
 800353c:	4b9a      	ldr	r3, [pc, #616]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	061b      	lsls	r3, r3, #24
 800354a:	4997      	ldr	r1, [pc, #604]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 800354c:	4313      	orrs	r3, r2
 800354e:	604b      	str	r3, [r1, #4]
 8003550:	e018      	b.n	8003584 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003552:	4b95      	ldr	r3, [pc, #596]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a94      	ldr	r2, [pc, #592]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003558:	f023 0301 	bic.w	r3, r3, #1
 800355c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355e:	f7fe f82f 	bl	80015c0 <HAL_GetTick>
 8003562:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003564:	e008      	b.n	8003578 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003566:	f7fe f82b 	bl	80015c0 <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e2ed      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003578:	4b8b      	ldr	r3, [pc, #556]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0304 	and.w	r3, r3, #4
 8003580:	2b00      	cmp	r3, #0
 8003582:	d1f0      	bne.n	8003566 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0310 	and.w	r3, r3, #16
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 80a9 	beq.w	80036e4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003592:	4b85      	ldr	r3, [pc, #532]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800359a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800359c:	4b82      	ldr	r3, [pc, #520]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 800359e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	2b08      	cmp	r3, #8
 80035a6:	d007      	beq.n	80035b8 <HAL_RCC_OscConfig+0x308>
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	2b18      	cmp	r3, #24
 80035ac:	d13a      	bne.n	8003624 <HAL_RCC_OscConfig+0x374>
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f003 0303 	and.w	r3, r3, #3
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d135      	bne.n	8003624 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80035b8:	4b7b      	ldr	r3, [pc, #492]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d005      	beq.n	80035d0 <HAL_RCC_OscConfig+0x320>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	69db      	ldr	r3, [r3, #28]
 80035c8:	2b80      	cmp	r3, #128	; 0x80
 80035ca:	d001      	beq.n	80035d0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e2c1      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80035d0:	f7fe f826 	bl	8001620 <HAL_GetREVID>
 80035d4:	4603      	mov	r3, r0
 80035d6:	f241 0203 	movw	r2, #4099	; 0x1003
 80035da:	4293      	cmp	r3, r2
 80035dc:	d817      	bhi.n	800360e <HAL_RCC_OscConfig+0x35e>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	2b20      	cmp	r3, #32
 80035e4:	d108      	bne.n	80035f8 <HAL_RCC_OscConfig+0x348>
 80035e6:	4b70      	ldr	r3, [pc, #448]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80035ee:	4a6e      	ldr	r2, [pc, #440]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 80035f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80035f4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80035f6:	e075      	b.n	80036e4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80035f8:	4b6b      	ldr	r3, [pc, #428]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	069b      	lsls	r3, r3, #26
 8003606:	4968      	ldr	r1, [pc, #416]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003608:	4313      	orrs	r3, r2
 800360a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800360c:	e06a      	b.n	80036e4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800360e:	4b66      	ldr	r3, [pc, #408]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a1b      	ldr	r3, [r3, #32]
 800361a:	061b      	lsls	r3, r3, #24
 800361c:	4962      	ldr	r1, [pc, #392]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 800361e:	4313      	orrs	r3, r2
 8003620:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003622:	e05f      	b.n	80036e4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	69db      	ldr	r3, [r3, #28]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d042      	beq.n	80036b2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800362c:	4b5e      	ldr	r3, [pc, #376]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a5d      	ldr	r2, [pc, #372]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003632:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003636:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003638:	f7fd ffc2 	bl	80015c0 <HAL_GetTick>
 800363c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003640:	f7fd ffbe 	bl	80015c0 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e280      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003652:	4b55      	ldr	r3, [pc, #340]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0f0      	beq.n	8003640 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800365e:	f7fd ffdf 	bl	8001620 <HAL_GetREVID>
 8003662:	4603      	mov	r3, r0
 8003664:	f241 0203 	movw	r2, #4099	; 0x1003
 8003668:	4293      	cmp	r3, r2
 800366a:	d817      	bhi.n	800369c <HAL_RCC_OscConfig+0x3ec>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a1b      	ldr	r3, [r3, #32]
 8003670:	2b20      	cmp	r3, #32
 8003672:	d108      	bne.n	8003686 <HAL_RCC_OscConfig+0x3d6>
 8003674:	4b4c      	ldr	r3, [pc, #304]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800367c:	4a4a      	ldr	r2, [pc, #296]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 800367e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003682:	6053      	str	r3, [r2, #4]
 8003684:	e02e      	b.n	80036e4 <HAL_RCC_OscConfig+0x434>
 8003686:	4b48      	ldr	r3, [pc, #288]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a1b      	ldr	r3, [r3, #32]
 8003692:	069b      	lsls	r3, r3, #26
 8003694:	4944      	ldr	r1, [pc, #272]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003696:	4313      	orrs	r3, r2
 8003698:	604b      	str	r3, [r1, #4]
 800369a:	e023      	b.n	80036e4 <HAL_RCC_OscConfig+0x434>
 800369c:	4b42      	ldr	r3, [pc, #264]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	061b      	lsls	r3, r3, #24
 80036aa:	493f      	ldr	r1, [pc, #252]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	60cb      	str	r3, [r1, #12]
 80036b0:	e018      	b.n	80036e4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80036b2:	4b3d      	ldr	r3, [pc, #244]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a3c      	ldr	r2, [pc, #240]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 80036b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036be:	f7fd ff7f 	bl	80015c0 <HAL_GetTick>
 80036c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80036c4:	e008      	b.n	80036d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80036c6:	f7fd ff7b 	bl	80015c0 <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d901      	bls.n	80036d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e23d      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80036d8:	4b33      	ldr	r3, [pc, #204]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1f0      	bne.n	80036c6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0308 	and.w	r3, r3, #8
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d036      	beq.n	800375e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d019      	beq.n	800372c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036f8:	4b2b      	ldr	r3, [pc, #172]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 80036fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036fc:	4a2a      	ldr	r2, [pc, #168]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 80036fe:	f043 0301 	orr.w	r3, r3, #1
 8003702:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003704:	f7fd ff5c 	bl	80015c0 <HAL_GetTick>
 8003708:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800370c:	f7fd ff58 	bl	80015c0 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e21a      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800371e:	4b22      	ldr	r3, [pc, #136]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0f0      	beq.n	800370c <HAL_RCC_OscConfig+0x45c>
 800372a:	e018      	b.n	800375e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800372c:	4b1e      	ldr	r3, [pc, #120]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 800372e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003730:	4a1d      	ldr	r2, [pc, #116]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003732:	f023 0301 	bic.w	r3, r3, #1
 8003736:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003738:	f7fd ff42 	bl	80015c0 <HAL_GetTick>
 800373c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800373e:	e008      	b.n	8003752 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003740:	f7fd ff3e 	bl	80015c0 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	2b02      	cmp	r3, #2
 800374c:	d901      	bls.n	8003752 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e200      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003752:	4b15      	ldr	r3, [pc, #84]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003754:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003756:	f003 0302 	and.w	r3, r3, #2
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1f0      	bne.n	8003740 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0320 	and.w	r3, r3, #32
 8003766:	2b00      	cmp	r3, #0
 8003768:	d039      	beq.n	80037de <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d01c      	beq.n	80037ac <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003772:	4b0d      	ldr	r3, [pc, #52]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a0c      	ldr	r2, [pc, #48]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 8003778:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800377c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800377e:	f7fd ff1f 	bl	80015c0 <HAL_GetTick>
 8003782:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003786:	f7fd ff1b 	bl	80015c0 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e1dd      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003798:	4b03      	ldr	r3, [pc, #12]	; (80037a8 <HAL_RCC_OscConfig+0x4f8>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0f0      	beq.n	8003786 <HAL_RCC_OscConfig+0x4d6>
 80037a4:	e01b      	b.n	80037de <HAL_RCC_OscConfig+0x52e>
 80037a6:	bf00      	nop
 80037a8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037ac:	4b9b      	ldr	r3, [pc, #620]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a9a      	ldr	r2, [pc, #616]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80037b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037b6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80037b8:	f7fd ff02 	bl	80015c0 <HAL_GetTick>
 80037bc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037c0:	f7fd fefe 	bl	80015c0 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e1c0      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80037d2:	4b92      	ldr	r3, [pc, #584]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1f0      	bne.n	80037c0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0304 	and.w	r3, r3, #4
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 8081 	beq.w	80038ee <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80037ec:	4b8c      	ldr	r3, [pc, #560]	; (8003a20 <HAL_RCC_OscConfig+0x770>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a8b      	ldr	r2, [pc, #556]	; (8003a20 <HAL_RCC_OscConfig+0x770>)
 80037f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037f8:	f7fd fee2 	bl	80015c0 <HAL_GetTick>
 80037fc:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003800:	f7fd fede 	bl	80015c0 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b64      	cmp	r3, #100	; 0x64
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e1a0      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003812:	4b83      	ldr	r3, [pc, #524]	; (8003a20 <HAL_RCC_OscConfig+0x770>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381a:	2b00      	cmp	r3, #0
 800381c:	d0f0      	beq.n	8003800 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d106      	bne.n	8003834 <HAL_RCC_OscConfig+0x584>
 8003826:	4b7d      	ldr	r3, [pc, #500]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800382a:	4a7c      	ldr	r2, [pc, #496]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 800382c:	f043 0301 	orr.w	r3, r3, #1
 8003830:	6713      	str	r3, [r2, #112]	; 0x70
 8003832:	e02d      	b.n	8003890 <HAL_RCC_OscConfig+0x5e0>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10c      	bne.n	8003856 <HAL_RCC_OscConfig+0x5a6>
 800383c:	4b77      	ldr	r3, [pc, #476]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 800383e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003840:	4a76      	ldr	r2, [pc, #472]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003842:	f023 0301 	bic.w	r3, r3, #1
 8003846:	6713      	str	r3, [r2, #112]	; 0x70
 8003848:	4b74      	ldr	r3, [pc, #464]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 800384a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800384c:	4a73      	ldr	r2, [pc, #460]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 800384e:	f023 0304 	bic.w	r3, r3, #4
 8003852:	6713      	str	r3, [r2, #112]	; 0x70
 8003854:	e01c      	b.n	8003890 <HAL_RCC_OscConfig+0x5e0>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	2b05      	cmp	r3, #5
 800385c:	d10c      	bne.n	8003878 <HAL_RCC_OscConfig+0x5c8>
 800385e:	4b6f      	ldr	r3, [pc, #444]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003862:	4a6e      	ldr	r2, [pc, #440]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003864:	f043 0304 	orr.w	r3, r3, #4
 8003868:	6713      	str	r3, [r2, #112]	; 0x70
 800386a:	4b6c      	ldr	r3, [pc, #432]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 800386c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800386e:	4a6b      	ldr	r2, [pc, #428]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003870:	f043 0301 	orr.w	r3, r3, #1
 8003874:	6713      	str	r3, [r2, #112]	; 0x70
 8003876:	e00b      	b.n	8003890 <HAL_RCC_OscConfig+0x5e0>
 8003878:	4b68      	ldr	r3, [pc, #416]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 800387a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800387c:	4a67      	ldr	r2, [pc, #412]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 800387e:	f023 0301 	bic.w	r3, r3, #1
 8003882:	6713      	str	r3, [r2, #112]	; 0x70
 8003884:	4b65      	ldr	r3, [pc, #404]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003888:	4a64      	ldr	r2, [pc, #400]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 800388a:	f023 0304 	bic.w	r3, r3, #4
 800388e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d015      	beq.n	80038c4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003898:	f7fd fe92 	bl	80015c0 <HAL_GetTick>
 800389c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800389e:	e00a      	b.n	80038b6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038a0:	f7fd fe8e 	bl	80015c0 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e14e      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038b6:	4b59      	ldr	r3, [pc, #356]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80038b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d0ee      	beq.n	80038a0 <HAL_RCC_OscConfig+0x5f0>
 80038c2:	e014      	b.n	80038ee <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c4:	f7fd fe7c 	bl	80015c0 <HAL_GetTick>
 80038c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80038ca:	e00a      	b.n	80038e2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038cc:	f7fd fe78 	bl	80015c0 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80038da:	4293      	cmp	r3, r2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e138      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80038e2:	4b4e      	ldr	r3, [pc, #312]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80038e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1ee      	bne.n	80038cc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f000 812d 	beq.w	8003b52 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80038f8:	4b48      	ldr	r3, [pc, #288]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003900:	2b18      	cmp	r3, #24
 8003902:	f000 80bd 	beq.w	8003a80 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390a:	2b02      	cmp	r3, #2
 800390c:	f040 809e 	bne.w	8003a4c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003910:	4b42      	ldr	r3, [pc, #264]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a41      	ldr	r2, [pc, #260]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003916:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800391a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800391c:	f7fd fe50 	bl	80015c0 <HAL_GetTick>
 8003920:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003924:	f7fd fe4c 	bl	80015c0 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e10e      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003936:	4b39      	ldr	r3, [pc, #228]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d1f0      	bne.n	8003924 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003942:	4b36      	ldr	r3, [pc, #216]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003944:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003946:	4b37      	ldr	r3, [pc, #220]	; (8003a24 <HAL_RCC_OscConfig+0x774>)
 8003948:	4013      	ands	r3, r2
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003952:	0112      	lsls	r2, r2, #4
 8003954:	430a      	orrs	r2, r1
 8003956:	4931      	ldr	r1, [pc, #196]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003958:	4313      	orrs	r3, r2
 800395a:	628b      	str	r3, [r1, #40]	; 0x28
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003960:	3b01      	subs	r3, #1
 8003962:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800396a:	3b01      	subs	r3, #1
 800396c:	025b      	lsls	r3, r3, #9
 800396e:	b29b      	uxth	r3, r3
 8003970:	431a      	orrs	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003976:	3b01      	subs	r3, #1
 8003978:	041b      	lsls	r3, r3, #16
 800397a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800397e:	431a      	orrs	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003984:	3b01      	subs	r3, #1
 8003986:	061b      	lsls	r3, r3, #24
 8003988:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800398c:	4923      	ldr	r1, [pc, #140]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 800398e:	4313      	orrs	r3, r2
 8003990:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003992:	4b22      	ldr	r3, [pc, #136]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003996:	4a21      	ldr	r2, [pc, #132]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003998:	f023 0301 	bic.w	r3, r3, #1
 800399c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800399e:	4b1f      	ldr	r3, [pc, #124]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039a2:	4b21      	ldr	r3, [pc, #132]	; (8003a28 <HAL_RCC_OscConfig+0x778>)
 80039a4:	4013      	ands	r3, r2
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80039aa:	00d2      	lsls	r2, r2, #3
 80039ac:	491b      	ldr	r1, [pc, #108]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80039b2:	4b1a      	ldr	r3, [pc, #104]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b6:	f023 020c 	bic.w	r2, r3, #12
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039be:	4917      	ldr	r1, [pc, #92]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80039c4:	4b15      	ldr	r3, [pc, #84]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c8:	f023 0202 	bic.w	r2, r3, #2
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d0:	4912      	ldr	r1, [pc, #72]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80039d6:	4b11      	ldr	r3, [pc, #68]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039da:	4a10      	ldr	r2, [pc, #64]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039e0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039e2:	4b0e      	ldr	r3, [pc, #56]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e6:	4a0d      	ldr	r2, [pc, #52]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039ec:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80039ee:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f2:	4a0a      	ldr	r2, [pc, #40]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039f8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80039fa:	4b08      	ldr	r3, [pc, #32]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 80039fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039fe:	4a07      	ldr	r2, [pc, #28]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003a00:	f043 0301 	orr.w	r3, r3, #1
 8003a04:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a06:	4b05      	ldr	r3, [pc, #20]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a04      	ldr	r2, [pc, #16]	; (8003a1c <HAL_RCC_OscConfig+0x76c>)
 8003a0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a12:	f7fd fdd5 	bl	80015c0 <HAL_GetTick>
 8003a16:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a18:	e011      	b.n	8003a3e <HAL_RCC_OscConfig+0x78e>
 8003a1a:	bf00      	nop
 8003a1c:	58024400 	.word	0x58024400
 8003a20:	58024800 	.word	0x58024800
 8003a24:	fffffc0c 	.word	0xfffffc0c
 8003a28:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a2c:	f7fd fdc8 	bl	80015c0 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e08a      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a3e:	4b47      	ldr	r3, [pc, #284]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d0f0      	beq.n	8003a2c <HAL_RCC_OscConfig+0x77c>
 8003a4a:	e082      	b.n	8003b52 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a4c:	4b43      	ldr	r3, [pc, #268]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a42      	ldr	r2, [pc, #264]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003a52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a58:	f7fd fdb2 	bl	80015c0 <HAL_GetTick>
 8003a5c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a60:	f7fd fdae 	bl	80015c0 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e070      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003a72:	4b3a      	ldr	r3, [pc, #232]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1f0      	bne.n	8003a60 <HAL_RCC_OscConfig+0x7b0>
 8003a7e:	e068      	b.n	8003b52 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003a80:	4b36      	ldr	r3, [pc, #216]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a84:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003a86:	4b35      	ldr	r3, [pc, #212]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d031      	beq.n	8003af8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	f003 0203 	and.w	r2, r3, #3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d12a      	bne.n	8003af8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	091b      	lsrs	r3, r3, #4
 8003aa6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d122      	bne.n	8003af8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d11a      	bne.n	8003af8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	0a5b      	lsrs	r3, r3, #9
 8003ac6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ace:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d111      	bne.n	8003af8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	0c1b      	lsrs	r3, r3, #16
 8003ad8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ae0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d108      	bne.n	8003af8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	0e1b      	lsrs	r3, r3, #24
 8003aea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d001      	beq.n	8003afc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e02b      	b.n	8003b54 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003afc:	4b17      	ldr	r3, [pc, #92]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b00:	08db      	lsrs	r3, r3, #3
 8003b02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b06:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d01f      	beq.n	8003b52 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003b12:	4b12      	ldr	r3, [pc, #72]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b16:	4a11      	ldr	r2, [pc, #68]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003b18:	f023 0301 	bic.w	r3, r3, #1
 8003b1c:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b1e:	f7fd fd4f 	bl	80015c0 <HAL_GetTick>
 8003b22:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003b24:	bf00      	nop
 8003b26:	f7fd fd4b 	bl	80015c0 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d0f9      	beq.n	8003b26 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b32:	4b0a      	ldr	r3, [pc, #40]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003b34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b36:	4b0a      	ldr	r3, [pc, #40]	; (8003b60 <HAL_RCC_OscConfig+0x8b0>)
 8003b38:	4013      	ands	r3, r2
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003b3e:	00d2      	lsls	r2, r2, #3
 8003b40:	4906      	ldr	r1, [pc, #24]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003b46:	4b05      	ldr	r3, [pc, #20]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4a:	4a04      	ldr	r2, [pc, #16]	; (8003b5c <HAL_RCC_OscConfig+0x8ac>)
 8003b4c:	f043 0301 	orr.w	r3, r3, #1
 8003b50:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3730      	adds	r7, #48	; 0x30
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	58024400 	.word	0x58024400
 8003b60:	ffff0007 	.word	0xffff0007

08003b64 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b086      	sub	sp, #24
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d101      	bne.n	8003b78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e19c      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b78:	4b8a      	ldr	r3, [pc, #552]	; (8003da4 <HAL_RCC_ClockConfig+0x240>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 030f 	and.w	r3, r3, #15
 8003b80:	683a      	ldr	r2, [r7, #0]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d910      	bls.n	8003ba8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b86:	4b87      	ldr	r3, [pc, #540]	; (8003da4 <HAL_RCC_ClockConfig+0x240>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f023 020f 	bic.w	r2, r3, #15
 8003b8e:	4985      	ldr	r1, [pc, #532]	; (8003da4 <HAL_RCC_ClockConfig+0x240>)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b96:	4b83      	ldr	r3, [pc, #524]	; (8003da4 <HAL_RCC_ClockConfig+0x240>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 030f 	and.w	r3, r3, #15
 8003b9e:	683a      	ldr	r2, [r7, #0]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d001      	beq.n	8003ba8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e184      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0304 	and.w	r3, r3, #4
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d010      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	691a      	ldr	r2, [r3, #16]
 8003bb8:	4b7b      	ldr	r3, [pc, #492]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d908      	bls.n	8003bd6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003bc4:	4b78      	ldr	r3, [pc, #480]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	691b      	ldr	r3, [r3, #16]
 8003bd0:	4975      	ldr	r1, [pc, #468]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0308 	and.w	r3, r3, #8
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d010      	beq.n	8003c04 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	695a      	ldr	r2, [r3, #20]
 8003be6:	4b70      	ldr	r3, [pc, #448]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d908      	bls.n	8003c04 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003bf2:	4b6d      	ldr	r3, [pc, #436]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003bf4:	69db      	ldr	r3, [r3, #28]
 8003bf6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	496a      	ldr	r1, [pc, #424]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0310 	and.w	r3, r3, #16
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d010      	beq.n	8003c32 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	699a      	ldr	r2, [r3, #24]
 8003c14:	4b64      	ldr	r3, [pc, #400]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003c16:	69db      	ldr	r3, [r3, #28]
 8003c18:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d908      	bls.n	8003c32 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003c20:	4b61      	ldr	r3, [pc, #388]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	495e      	ldr	r1, [pc, #376]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0320 	and.w	r3, r3, #32
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d010      	beq.n	8003c60 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	69da      	ldr	r2, [r3, #28]
 8003c42:	4b59      	ldr	r3, [pc, #356]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d908      	bls.n	8003c60 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003c4e:	4b56      	ldr	r3, [pc, #344]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003c50:	6a1b      	ldr	r3, [r3, #32]
 8003c52:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	69db      	ldr	r3, [r3, #28]
 8003c5a:	4953      	ldr	r1, [pc, #332]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d010      	beq.n	8003c8e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68da      	ldr	r2, [r3, #12]
 8003c70:	4b4d      	ldr	r3, [pc, #308]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003c72:	699b      	ldr	r3, [r3, #24]
 8003c74:	f003 030f 	and.w	r3, r3, #15
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d908      	bls.n	8003c8e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c7c:	4b4a      	ldr	r3, [pc, #296]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	f023 020f 	bic.w	r2, r3, #15
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	4947      	ldr	r1, [pc, #284]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d055      	beq.n	8003d46 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003c9a:	4b43      	ldr	r3, [pc, #268]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	4940      	ldr	r1, [pc, #256]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d107      	bne.n	8003cc4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003cb4:	4b3c      	ldr	r3, [pc, #240]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d121      	bne.n	8003d04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e0f6      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	2b03      	cmp	r3, #3
 8003cca:	d107      	bne.n	8003cdc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ccc:	4b36      	ldr	r3, [pc, #216]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d115      	bne.n	8003d04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e0ea      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d107      	bne.n	8003cf4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003ce4:	4b30      	ldr	r3, [pc, #192]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d109      	bne.n	8003d04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e0de      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003cf4:	4b2c      	ldr	r3, [pc, #176]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0304 	and.w	r3, r3, #4
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d101      	bne.n	8003d04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e0d6      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d04:	4b28      	ldr	r3, [pc, #160]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	f023 0207 	bic.w	r2, r3, #7
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	4925      	ldr	r1, [pc, #148]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d16:	f7fd fc53 	bl	80015c0 <HAL_GetTick>
 8003d1a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d1c:	e00a      	b.n	8003d34 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d1e:	f7fd fc4f 	bl	80015c0 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e0be      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d34:	4b1c      	ldr	r3, [pc, #112]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	00db      	lsls	r3, r3, #3
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d1eb      	bne.n	8003d1e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d010      	beq.n	8003d74 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68da      	ldr	r2, [r3, #12]
 8003d56:	4b14      	ldr	r3, [pc, #80]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	f003 030f 	and.w	r3, r3, #15
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d208      	bcs.n	8003d74 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d62:	4b11      	ldr	r3, [pc, #68]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	f023 020f 	bic.w	r2, r3, #15
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	490e      	ldr	r1, [pc, #56]	; (8003da8 <HAL_RCC_ClockConfig+0x244>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d74:	4b0b      	ldr	r3, [pc, #44]	; (8003da4 <HAL_RCC_ClockConfig+0x240>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 030f 	and.w	r3, r3, #15
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d214      	bcs.n	8003dac <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d82:	4b08      	ldr	r3, [pc, #32]	; (8003da4 <HAL_RCC_ClockConfig+0x240>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f023 020f 	bic.w	r2, r3, #15
 8003d8a:	4906      	ldr	r1, [pc, #24]	; (8003da4 <HAL_RCC_ClockConfig+0x240>)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d92:	4b04      	ldr	r3, [pc, #16]	; (8003da4 <HAL_RCC_ClockConfig+0x240>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 030f 	and.w	r3, r3, #15
 8003d9a:	683a      	ldr	r2, [r7, #0]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d005      	beq.n	8003dac <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e086      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x34e>
 8003da4:	52002000 	.word	0x52002000
 8003da8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0304 	and.w	r3, r3, #4
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d010      	beq.n	8003dda <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691a      	ldr	r2, [r3, #16]
 8003dbc:	4b3f      	ldr	r3, [pc, #252]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d208      	bcs.n	8003dda <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003dc8:	4b3c      	ldr	r3, [pc, #240]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003dca:	699b      	ldr	r3, [r3, #24]
 8003dcc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	4939      	ldr	r1, [pc, #228]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0308 	and.w	r3, r3, #8
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d010      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	695a      	ldr	r2, [r3, #20]
 8003dea:	4b34      	ldr	r3, [pc, #208]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d208      	bcs.n	8003e08 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003df6:	4b31      	ldr	r3, [pc, #196]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	492e      	ldr	r1, [pc, #184]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0310 	and.w	r3, r3, #16
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d010      	beq.n	8003e36 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	699a      	ldr	r2, [r3, #24]
 8003e18:	4b28      	ldr	r3, [pc, #160]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003e1a:	69db      	ldr	r3, [r3, #28]
 8003e1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d208      	bcs.n	8003e36 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003e24:	4b25      	ldr	r3, [pc, #148]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003e26:	69db      	ldr	r3, [r3, #28]
 8003e28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	4922      	ldr	r1, [pc, #136]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0320 	and.w	r3, r3, #32
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d010      	beq.n	8003e64 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	69da      	ldr	r2, [r3, #28]
 8003e46:	4b1d      	ldr	r3, [pc, #116]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003e48:	6a1b      	ldr	r3, [r3, #32]
 8003e4a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d208      	bcs.n	8003e64 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003e52:	4b1a      	ldr	r3, [pc, #104]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003e54:	6a1b      	ldr	r3, [r3, #32]
 8003e56:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	4917      	ldr	r1, [pc, #92]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003e64:	f000 f834 	bl	8003ed0 <HAL_RCC_GetSysClockFreq>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	4b14      	ldr	r3, [pc, #80]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	0a1b      	lsrs	r3, r3, #8
 8003e70:	f003 030f 	and.w	r3, r3, #15
 8003e74:	4912      	ldr	r1, [pc, #72]	; (8003ec0 <HAL_RCC_ClockConfig+0x35c>)
 8003e76:	5ccb      	ldrb	r3, [r1, r3]
 8003e78:	f003 031f 	and.w	r3, r3, #31
 8003e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8003e80:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e82:	4b0e      	ldr	r3, [pc, #56]	; (8003ebc <HAL_RCC_ClockConfig+0x358>)
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	f003 030f 	and.w	r3, r3, #15
 8003e8a:	4a0d      	ldr	r2, [pc, #52]	; (8003ec0 <HAL_RCC_ClockConfig+0x35c>)
 8003e8c:	5cd3      	ldrb	r3, [r2, r3]
 8003e8e:	f003 031f 	and.w	r3, r3, #31
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	fa22 f303 	lsr.w	r3, r2, r3
 8003e98:	4a0a      	ldr	r2, [pc, #40]	; (8003ec4 <HAL_RCC_ClockConfig+0x360>)
 8003e9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e9c:	4a0a      	ldr	r2, [pc, #40]	; (8003ec8 <HAL_RCC_ClockConfig+0x364>)
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003ea2:	4b0a      	ldr	r3, [pc, #40]	; (8003ecc <HAL_RCC_ClockConfig+0x368>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7fc ffdc 	bl	8000e64 <HAL_InitTick>
 8003eac:	4603      	mov	r3, r0
 8003eae:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	58024400 	.word	0x58024400
 8003ec0:	0800f658 	.word	0x0800f658
 8003ec4:	24000004 	.word	0x24000004
 8003ec8:	24000000 	.word	0x24000000
 8003ecc:	24000008 	.word	0x24000008

08003ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b089      	sub	sp, #36	; 0x24
 8003ed4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ed6:	4bb3      	ldr	r3, [pc, #716]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ed8:	691b      	ldr	r3, [r3, #16]
 8003eda:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ede:	2b18      	cmp	r3, #24
 8003ee0:	f200 8155 	bhi.w	800418e <HAL_RCC_GetSysClockFreq+0x2be>
 8003ee4:	a201      	add	r2, pc, #4	; (adr r2, 8003eec <HAL_RCC_GetSysClockFreq+0x1c>)
 8003ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eea:	bf00      	nop
 8003eec:	08003f51 	.word	0x08003f51
 8003ef0:	0800418f 	.word	0x0800418f
 8003ef4:	0800418f 	.word	0x0800418f
 8003ef8:	0800418f 	.word	0x0800418f
 8003efc:	0800418f 	.word	0x0800418f
 8003f00:	0800418f 	.word	0x0800418f
 8003f04:	0800418f 	.word	0x0800418f
 8003f08:	0800418f 	.word	0x0800418f
 8003f0c:	08003f77 	.word	0x08003f77
 8003f10:	0800418f 	.word	0x0800418f
 8003f14:	0800418f 	.word	0x0800418f
 8003f18:	0800418f 	.word	0x0800418f
 8003f1c:	0800418f 	.word	0x0800418f
 8003f20:	0800418f 	.word	0x0800418f
 8003f24:	0800418f 	.word	0x0800418f
 8003f28:	0800418f 	.word	0x0800418f
 8003f2c:	08003f7d 	.word	0x08003f7d
 8003f30:	0800418f 	.word	0x0800418f
 8003f34:	0800418f 	.word	0x0800418f
 8003f38:	0800418f 	.word	0x0800418f
 8003f3c:	0800418f 	.word	0x0800418f
 8003f40:	0800418f 	.word	0x0800418f
 8003f44:	0800418f 	.word	0x0800418f
 8003f48:	0800418f 	.word	0x0800418f
 8003f4c:	08003f83 	.word	0x08003f83
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f50:	4b94      	ldr	r3, [pc, #592]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0320 	and.w	r3, r3, #32
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d009      	beq.n	8003f70 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f5c:	4b91      	ldr	r3, [pc, #580]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	08db      	lsrs	r3, r3, #3
 8003f62:	f003 0303 	and.w	r3, r3, #3
 8003f66:	4a90      	ldr	r2, [pc, #576]	; (80041a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f68:	fa22 f303 	lsr.w	r3, r2, r3
 8003f6c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003f6e:	e111      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003f70:	4b8d      	ldr	r3, [pc, #564]	; (80041a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f72:	61bb      	str	r3, [r7, #24]
      break;
 8003f74:	e10e      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003f76:	4b8d      	ldr	r3, [pc, #564]	; (80041ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003f78:	61bb      	str	r3, [r7, #24]
      break;
 8003f7a:	e10b      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003f7c:	4b8c      	ldr	r3, [pc, #560]	; (80041b0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003f7e:	61bb      	str	r3, [r7, #24]
      break;
 8003f80:	e108      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f82:	4b88      	ldr	r3, [pc, #544]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f86:	f003 0303 	and.w	r3, r3, #3
 8003f8a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003f8c:	4b85      	ldr	r3, [pc, #532]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f90:	091b      	lsrs	r3, r3, #4
 8003f92:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f96:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003f98:	4b82      	ldr	r3, [pc, #520]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003fa2:	4b80      	ldr	r3, [pc, #512]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fa6:	08db      	lsrs	r3, r3, #3
 8003fa8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	fb02 f303 	mul.w	r3, r2, r3
 8003fb2:	ee07 3a90 	vmov	s15, r3
 8003fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fba:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	f000 80e1 	beq.w	8004188 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	f000 8083 	beq.w	80040d4 <HAL_RCC_GetSysClockFreq+0x204>
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	f200 80a1 	bhi.w	8004118 <HAL_RCC_GetSysClockFreq+0x248>
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x114>
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d056      	beq.n	8004090 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003fe2:	e099      	b.n	8004118 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003fe4:	4b6f      	ldr	r3, [pc, #444]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0320 	and.w	r3, r3, #32
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d02d      	beq.n	800404c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ff0:	4b6c      	ldr	r3, [pc, #432]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	08db      	lsrs	r3, r3, #3
 8003ff6:	f003 0303 	and.w	r3, r3, #3
 8003ffa:	4a6b      	ldr	r2, [pc, #428]	; (80041a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8004000:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	ee07 3a90 	vmov	s15, r3
 8004008:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	ee07 3a90 	vmov	s15, r3
 8004012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004016:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800401a:	4b62      	ldr	r3, [pc, #392]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800401c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004022:	ee07 3a90 	vmov	s15, r3
 8004026:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800402a:	ed97 6a02 	vldr	s12, [r7, #8]
 800402e:	eddf 5a61 	vldr	s11, [pc, #388]	; 80041b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004032:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004036:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800403a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800403e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004042:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004046:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800404a:	e087      	b.n	800415c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	ee07 3a90 	vmov	s15, r3
 8004052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004056:	eddf 6a58 	vldr	s13, [pc, #352]	; 80041b8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800405a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800405e:	4b51      	ldr	r3, [pc, #324]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004066:	ee07 3a90 	vmov	s15, r3
 800406a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800406e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004072:	eddf 5a50 	vldr	s11, [pc, #320]	; 80041b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004076:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800407a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800407e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004082:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800408a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800408e:	e065      	b.n	800415c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	ee07 3a90 	vmov	s15, r3
 8004096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800409a:	eddf 6a48 	vldr	s13, [pc, #288]	; 80041bc <HAL_RCC_GetSysClockFreq+0x2ec>
 800409e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040a2:	4b40      	ldr	r3, [pc, #256]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040aa:	ee07 3a90 	vmov	s15, r3
 80040ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80040b6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80041b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80040ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80040c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80040d2:	e043      	b.n	800415c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	ee07 3a90 	vmov	s15, r3
 80040da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040de:	eddf 6a38 	vldr	s13, [pc, #224]	; 80041c0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80040e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040e6:	4b2f      	ldr	r3, [pc, #188]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040ee:	ee07 3a90 	vmov	s15, r3
 80040f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80040fa:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80041b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80040fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004102:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004106:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800410a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800410e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004112:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004116:	e021      	b.n	800415c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	ee07 3a90 	vmov	s15, r3
 800411e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004122:	eddf 6a26 	vldr	s13, [pc, #152]	; 80041bc <HAL_RCC_GetSysClockFreq+0x2ec>
 8004126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800412a:	4b1e      	ldr	r3, [pc, #120]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800412c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800412e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004132:	ee07 3a90 	vmov	s15, r3
 8004136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800413a:	ed97 6a02 	vldr	s12, [r7, #8]
 800413e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80041b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800414a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800414e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004156:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800415a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800415c:	4b11      	ldr	r3, [pc, #68]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800415e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004160:	0a5b      	lsrs	r3, r3, #9
 8004162:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004166:	3301      	adds	r3, #1
 8004168:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	ee07 3a90 	vmov	s15, r3
 8004170:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004174:	edd7 6a07 	vldr	s13, [r7, #28]
 8004178:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800417c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004180:	ee17 3a90 	vmov	r3, s15
 8004184:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004186:	e005      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004188:	2300      	movs	r3, #0
 800418a:	61bb      	str	r3, [r7, #24]
      break;
 800418c:	e002      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800418e:	4b07      	ldr	r3, [pc, #28]	; (80041ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004190:	61bb      	str	r3, [r7, #24]
      break;
 8004192:	bf00      	nop
  }

  return sysclockfreq;
 8004194:	69bb      	ldr	r3, [r7, #24]
}
 8004196:	4618      	mov	r0, r3
 8004198:	3724      	adds	r7, #36	; 0x24
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	58024400 	.word	0x58024400
 80041a8:	03d09000 	.word	0x03d09000
 80041ac:	003d0900 	.word	0x003d0900
 80041b0:	007a1200 	.word	0x007a1200
 80041b4:	46000000 	.word	0x46000000
 80041b8:	4c742400 	.word	0x4c742400
 80041bc:	4a742400 	.word	0x4a742400
 80041c0:	4af42400 	.word	0x4af42400

080041c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80041ca:	f7ff fe81 	bl	8003ed0 <HAL_RCC_GetSysClockFreq>
 80041ce:	4602      	mov	r2, r0
 80041d0:	4b10      	ldr	r3, [pc, #64]	; (8004214 <HAL_RCC_GetHCLKFreq+0x50>)
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	0a1b      	lsrs	r3, r3, #8
 80041d6:	f003 030f 	and.w	r3, r3, #15
 80041da:	490f      	ldr	r1, [pc, #60]	; (8004218 <HAL_RCC_GetHCLKFreq+0x54>)
 80041dc:	5ccb      	ldrb	r3, [r1, r3]
 80041de:	f003 031f 	and.w	r3, r3, #31
 80041e2:	fa22 f303 	lsr.w	r3, r2, r3
 80041e6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80041e8:	4b0a      	ldr	r3, [pc, #40]	; (8004214 <HAL_RCC_GetHCLKFreq+0x50>)
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	f003 030f 	and.w	r3, r3, #15
 80041f0:	4a09      	ldr	r2, [pc, #36]	; (8004218 <HAL_RCC_GetHCLKFreq+0x54>)
 80041f2:	5cd3      	ldrb	r3, [r2, r3]
 80041f4:	f003 031f 	and.w	r3, r3, #31
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	fa22 f303 	lsr.w	r3, r2, r3
 80041fe:	4a07      	ldr	r2, [pc, #28]	; (800421c <HAL_RCC_GetHCLKFreq+0x58>)
 8004200:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004202:	4a07      	ldr	r2, [pc, #28]	; (8004220 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004208:	4b04      	ldr	r3, [pc, #16]	; (800421c <HAL_RCC_GetHCLKFreq+0x58>)
 800420a:	681b      	ldr	r3, [r3, #0]
}
 800420c:	4618      	mov	r0, r3
 800420e:	3708      	adds	r7, #8
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	58024400 	.word	0x58024400
 8004218:	0800f658 	.word	0x0800f658
 800421c:	24000004 	.word	0x24000004
 8004220:	24000000 	.word	0x24000000

08004224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004228:	f7ff ffcc 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 800422c:	4602      	mov	r2, r0
 800422e:	4b06      	ldr	r3, [pc, #24]	; (8004248 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	091b      	lsrs	r3, r3, #4
 8004234:	f003 0307 	and.w	r3, r3, #7
 8004238:	4904      	ldr	r1, [pc, #16]	; (800424c <HAL_RCC_GetPCLK1Freq+0x28>)
 800423a:	5ccb      	ldrb	r3, [r1, r3]
 800423c:	f003 031f 	and.w	r3, r3, #31
 8004240:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004244:	4618      	mov	r0, r3
 8004246:	bd80      	pop	{r7, pc}
 8004248:	58024400 	.word	0x58024400
 800424c:	0800f658 	.word	0x0800f658

08004250 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004254:	f7ff ffb6 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 8004258:	4602      	mov	r2, r0
 800425a:	4b06      	ldr	r3, [pc, #24]	; (8004274 <HAL_RCC_GetPCLK2Freq+0x24>)
 800425c:	69db      	ldr	r3, [r3, #28]
 800425e:	0a1b      	lsrs	r3, r3, #8
 8004260:	f003 0307 	and.w	r3, r3, #7
 8004264:	4904      	ldr	r1, [pc, #16]	; (8004278 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004266:	5ccb      	ldrb	r3, [r1, r3]
 8004268:	f003 031f 	and.w	r3, r3, #31
 800426c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004270:	4618      	mov	r0, r3
 8004272:	bd80      	pop	{r7, pc}
 8004274:	58024400 	.word	0x58024400
 8004278:	0800f658 	.word	0x0800f658

0800427c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	223f      	movs	r2, #63	; 0x3f
 800428a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800428c:	4b1a      	ldr	r3, [pc, #104]	; (80042f8 <HAL_RCC_GetClockConfig+0x7c>)
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	f003 0207 	and.w	r2, r3, #7
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004298:	4b17      	ldr	r3, [pc, #92]	; (80042f8 <HAL_RCC_GetClockConfig+0x7c>)
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80042a4:	4b14      	ldr	r3, [pc, #80]	; (80042f8 <HAL_RCC_GetClockConfig+0x7c>)
 80042a6:	699b      	ldr	r3, [r3, #24]
 80042a8:	f003 020f 	and.w	r2, r3, #15
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80042b0:	4b11      	ldr	r3, [pc, #68]	; (80042f8 <HAL_RCC_GetClockConfig+0x7c>)
 80042b2:	699b      	ldr	r3, [r3, #24]
 80042b4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80042bc:	4b0e      	ldr	r3, [pc, #56]	; (80042f8 <HAL_RCC_GetClockConfig+0x7c>)
 80042be:	69db      	ldr	r3, [r3, #28]
 80042c0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80042c8:	4b0b      	ldr	r3, [pc, #44]	; (80042f8 <HAL_RCC_GetClockConfig+0x7c>)
 80042ca:	69db      	ldr	r3, [r3, #28]
 80042cc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80042d4:	4b08      	ldr	r3, [pc, #32]	; (80042f8 <HAL_RCC_GetClockConfig+0x7c>)
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80042e0:	4b06      	ldr	r3, [pc, #24]	; (80042fc <HAL_RCC_GetClockConfig+0x80>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 020f 	and.w	r2, r3, #15
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	601a      	str	r2, [r3, #0]
}
 80042ec:	bf00      	nop
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	58024400 	.word	0x58024400
 80042fc:	52002000 	.word	0x52002000

08004300 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004304:	b0ca      	sub	sp, #296	; 0x128
 8004306:	af00      	add	r7, sp, #0
 8004308:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800430c:	2300      	movs	r3, #0
 800430e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004312:	2300      	movs	r3, #0
 8004314:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004318:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800431c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004320:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8004324:	2500      	movs	r5, #0
 8004326:	ea54 0305 	orrs.w	r3, r4, r5
 800432a:	d049      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800432c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004330:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004332:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004336:	d02f      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004338:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800433c:	d828      	bhi.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800433e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004342:	d01a      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004344:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004348:	d822      	bhi.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800434a:	2b00      	cmp	r3, #0
 800434c:	d003      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800434e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004352:	d007      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004354:	e01c      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004356:	4bb8      	ldr	r3, [pc, #736]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800435a:	4ab7      	ldr	r2, [pc, #732]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800435c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004360:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004362:	e01a      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004364:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004368:	3308      	adds	r3, #8
 800436a:	2102      	movs	r1, #2
 800436c:	4618      	mov	r0, r3
 800436e:	f001 fc8f 	bl	8005c90 <RCCEx_PLL2_Config>
 8004372:	4603      	mov	r3, r0
 8004374:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004378:	e00f      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800437a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800437e:	3328      	adds	r3, #40	; 0x28
 8004380:	2102      	movs	r1, #2
 8004382:	4618      	mov	r0, r3
 8004384:	f001 fd36 	bl	8005df4 <RCCEx_PLL3_Config>
 8004388:	4603      	mov	r3, r0
 800438a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800438e:	e004      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004396:	e000      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800439a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10a      	bne.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80043a2:	4ba5      	ldr	r3, [pc, #660]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043a6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80043aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80043ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043b0:	4aa1      	ldr	r2, [pc, #644]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043b2:	430b      	orrs	r3, r1
 80043b4:	6513      	str	r3, [r2, #80]	; 0x50
 80043b6:	e003      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043b8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80043bc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80043c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80043c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c8:	f402 7880 	and.w	r8, r2, #256	; 0x100
 80043cc:	f04f 0900 	mov.w	r9, #0
 80043d0:	ea58 0309 	orrs.w	r3, r8, r9
 80043d4:	d047      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80043d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80043da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043dc:	2b04      	cmp	r3, #4
 80043de:	d82a      	bhi.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80043e0:	a201      	add	r2, pc, #4	; (adr r2, 80043e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80043e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043e6:	bf00      	nop
 80043e8:	080043fd 	.word	0x080043fd
 80043ec:	0800440b 	.word	0x0800440b
 80043f0:	08004421 	.word	0x08004421
 80043f4:	0800443f 	.word	0x0800443f
 80043f8:	0800443f 	.word	0x0800443f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043fc:	4b8e      	ldr	r3, [pc, #568]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004400:	4a8d      	ldr	r2, [pc, #564]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004402:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004406:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004408:	e01a      	b.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800440a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800440e:	3308      	adds	r3, #8
 8004410:	2100      	movs	r1, #0
 8004412:	4618      	mov	r0, r3
 8004414:	f001 fc3c 	bl	8005c90 <RCCEx_PLL2_Config>
 8004418:	4603      	mov	r3, r0
 800441a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800441e:	e00f      	b.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004420:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004424:	3328      	adds	r3, #40	; 0x28
 8004426:	2100      	movs	r1, #0
 8004428:	4618      	mov	r0, r3
 800442a:	f001 fce3 	bl	8005df4 <RCCEx_PLL3_Config>
 800442e:	4603      	mov	r3, r0
 8004430:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004434:	e004      	b.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800443c:	e000      	b.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800443e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004440:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10a      	bne.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004448:	4b7b      	ldr	r3, [pc, #492]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800444a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800444c:	f023 0107 	bic.w	r1, r3, #7
 8004450:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004456:	4a78      	ldr	r2, [pc, #480]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004458:	430b      	orrs	r3, r1
 800445a:	6513      	str	r3, [r2, #80]	; 0x50
 800445c:	e003      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800445e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004462:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004466:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800446a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446e:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8004472:	f04f 0b00 	mov.w	fp, #0
 8004476:	ea5a 030b 	orrs.w	r3, sl, fp
 800447a:	d04c      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800447c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004480:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004482:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004486:	d030      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004488:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800448c:	d829      	bhi.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800448e:	2bc0      	cmp	r3, #192	; 0xc0
 8004490:	d02d      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004492:	2bc0      	cmp	r3, #192	; 0xc0
 8004494:	d825      	bhi.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004496:	2b80      	cmp	r3, #128	; 0x80
 8004498:	d018      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800449a:	2b80      	cmp	r3, #128	; 0x80
 800449c:	d821      	bhi.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d002      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80044a2:	2b40      	cmp	r3, #64	; 0x40
 80044a4:	d007      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80044a6:	e01c      	b.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044a8:	4b63      	ldr	r3, [pc, #396]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ac:	4a62      	ldr	r2, [pc, #392]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044b2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80044b4:	e01c      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80044ba:	3308      	adds	r3, #8
 80044bc:	2100      	movs	r1, #0
 80044be:	4618      	mov	r0, r3
 80044c0:	f001 fbe6 	bl	8005c90 <RCCEx_PLL2_Config>
 80044c4:	4603      	mov	r3, r0
 80044c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80044ca:	e011      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80044cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80044d0:	3328      	adds	r3, #40	; 0x28
 80044d2:	2100      	movs	r1, #0
 80044d4:	4618      	mov	r0, r3
 80044d6:	f001 fc8d 	bl	8005df4 <RCCEx_PLL3_Config>
 80044da:	4603      	mov	r3, r0
 80044dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80044e0:	e006      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80044e8:	e002      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80044ea:	bf00      	nop
 80044ec:	e000      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80044ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044f0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d10a      	bne.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80044f8:	4b4f      	ldr	r3, [pc, #316]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044fc:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8004500:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004504:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004506:	4a4c      	ldr	r2, [pc, #304]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004508:	430b      	orrs	r3, r1
 800450a:	6513      	str	r3, [r2, #80]	; 0x50
 800450c:	e003      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800450e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004512:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004516:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800451a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8004522:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8004526:	2300      	movs	r3, #0
 8004528:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800452c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8004530:	460b      	mov	r3, r1
 8004532:	4313      	orrs	r3, r2
 8004534:	d053      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004536:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800453a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800453e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004542:	d035      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004544:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004548:	d82e      	bhi.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800454a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800454e:	d031      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004550:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004554:	d828      	bhi.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004556:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800455a:	d01a      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800455c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004560:	d822      	bhi.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004562:	2b00      	cmp	r3, #0
 8004564:	d003      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004566:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800456a:	d007      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800456c:	e01c      	b.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800456e:	4b32      	ldr	r3, [pc, #200]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004572:	4a31      	ldr	r2, [pc, #196]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004574:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004578:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800457a:	e01c      	b.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800457c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004580:	3308      	adds	r3, #8
 8004582:	2100      	movs	r1, #0
 8004584:	4618      	mov	r0, r3
 8004586:	f001 fb83 	bl	8005c90 <RCCEx_PLL2_Config>
 800458a:	4603      	mov	r3, r0
 800458c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004590:	e011      	b.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004592:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004596:	3328      	adds	r3, #40	; 0x28
 8004598:	2100      	movs	r1, #0
 800459a:	4618      	mov	r0, r3
 800459c:	f001 fc2a 	bl	8005df4 <RCCEx_PLL3_Config>
 80045a0:	4603      	mov	r3, r0
 80045a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045a6:	e006      	b.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80045ae:	e002      	b.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80045b0:	bf00      	nop
 80045b2:	e000      	b.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80045b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10b      	bne.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80045be:	4b1e      	ldr	r3, [pc, #120]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c2:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 80045c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80045ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80045ce:	4a1a      	ldr	r2, [pc, #104]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045d0:	430b      	orrs	r3, r1
 80045d2:	6593      	str	r3, [r2, #88]	; 0x58
 80045d4:	e003      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80045da:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80045de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80045e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e6:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 80045ea:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80045ee:	2300      	movs	r3, #0
 80045f0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80045f4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 80045f8:	460b      	mov	r3, r1
 80045fa:	4313      	orrs	r3, r2
 80045fc:	d056      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80045fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004602:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004606:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800460a:	d038      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800460c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004610:	d831      	bhi.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004612:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004616:	d034      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004618:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800461c:	d82b      	bhi.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800461e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004622:	d01d      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004624:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004628:	d825      	bhi.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800462a:	2b00      	cmp	r3, #0
 800462c:	d006      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800462e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004632:	d00a      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004634:	e01f      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004636:	bf00      	nop
 8004638:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800463c:	4ba2      	ldr	r3, [pc, #648]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800463e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004640:	4aa1      	ldr	r2, [pc, #644]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004642:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004646:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004648:	e01c      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800464a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800464e:	3308      	adds	r3, #8
 8004650:	2100      	movs	r1, #0
 8004652:	4618      	mov	r0, r3
 8004654:	f001 fb1c 	bl	8005c90 <RCCEx_PLL2_Config>
 8004658:	4603      	mov	r3, r0
 800465a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800465e:	e011      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004660:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004664:	3328      	adds	r3, #40	; 0x28
 8004666:	2100      	movs	r1, #0
 8004668:	4618      	mov	r0, r3
 800466a:	f001 fbc3 	bl	8005df4 <RCCEx_PLL3_Config>
 800466e:	4603      	mov	r3, r0
 8004670:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004674:	e006      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800467c:	e002      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800467e:	bf00      	nop
 8004680:	e000      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004682:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004684:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10b      	bne.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800468c:	4b8e      	ldr	r3, [pc, #568]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800468e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004690:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8004694:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004698:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800469c:	4a8a      	ldr	r2, [pc, #552]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800469e:	430b      	orrs	r3, r1
 80046a0:	6593      	str	r3, [r2, #88]	; 0x58
 80046a2:	e003      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80046a8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80046ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80046b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 80046b8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80046bc:	2300      	movs	r3, #0
 80046be:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80046c2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 80046c6:	460b      	mov	r3, r1
 80046c8:	4313      	orrs	r3, r2
 80046ca:	d03a      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80046cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80046d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046d2:	2b30      	cmp	r3, #48	; 0x30
 80046d4:	d01f      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80046d6:	2b30      	cmp	r3, #48	; 0x30
 80046d8:	d819      	bhi.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80046da:	2b20      	cmp	r3, #32
 80046dc:	d00c      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80046de:	2b20      	cmp	r3, #32
 80046e0:	d815      	bhi.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d019      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80046e6:	2b10      	cmp	r3, #16
 80046e8:	d111      	bne.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046ea:	4b77      	ldr	r3, [pc, #476]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ee:	4a76      	ldr	r2, [pc, #472]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046f4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80046f6:	e011      	b.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80046f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80046fc:	3308      	adds	r3, #8
 80046fe:	2102      	movs	r1, #2
 8004700:	4618      	mov	r0, r3
 8004702:	f001 fac5 	bl	8005c90 <RCCEx_PLL2_Config>
 8004706:	4603      	mov	r3, r0
 8004708:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800470c:	e006      	b.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004714:	e002      	b.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004716:	bf00      	nop
 8004718:	e000      	b.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800471a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800471c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004720:	2b00      	cmp	r3, #0
 8004722:	d10a      	bne.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004724:	4b68      	ldr	r3, [pc, #416]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004728:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800472c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004732:	4a65      	ldr	r2, [pc, #404]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004734:	430b      	orrs	r3, r1
 8004736:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004738:	e003      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800473a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800473e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004742:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800474e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004752:	2300      	movs	r3, #0
 8004754:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004758:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800475c:	460b      	mov	r3, r1
 800475e:	4313      	orrs	r3, r2
 8004760:	d051      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004762:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004766:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004768:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800476c:	d035      	beq.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800476e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004772:	d82e      	bhi.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004774:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004778:	d031      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800477a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800477e:	d828      	bhi.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004780:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004784:	d01a      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004786:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800478a:	d822      	bhi.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800478c:	2b00      	cmp	r3, #0
 800478e:	d003      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004790:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004794:	d007      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004796:	e01c      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004798:	4b4b      	ldr	r3, [pc, #300]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800479a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800479c:	4a4a      	ldr	r2, [pc, #296]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800479e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047a2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047a4:	e01c      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80047aa:	3308      	adds	r3, #8
 80047ac:	2100      	movs	r1, #0
 80047ae:	4618      	mov	r0, r3
 80047b0:	f001 fa6e 	bl	8005c90 <RCCEx_PLL2_Config>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047ba:	e011      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80047c0:	3328      	adds	r3, #40	; 0x28
 80047c2:	2100      	movs	r1, #0
 80047c4:	4618      	mov	r0, r3
 80047c6:	f001 fb15 	bl	8005df4 <RCCEx_PLL3_Config>
 80047ca:	4603      	mov	r3, r0
 80047cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047d0:	e006      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80047d8:	e002      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80047da:	bf00      	nop
 80047dc:	e000      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80047de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047e0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d10a      	bne.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80047e8:	4b37      	ldr	r3, [pc, #220]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047ec:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 80047f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80047f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047f6:	4a34      	ldr	r2, [pc, #208]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047f8:	430b      	orrs	r3, r1
 80047fa:	6513      	str	r3, [r2, #80]	; 0x50
 80047fc:	e003      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004802:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004806:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800480a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8004812:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004816:	2300      	movs	r3, #0
 8004818:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800481c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8004820:	460b      	mov	r3, r1
 8004822:	4313      	orrs	r3, r2
 8004824:	d056      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004826:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800482a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800482c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004830:	d033      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004832:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004836:	d82c      	bhi.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004838:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800483c:	d02f      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800483e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004842:	d826      	bhi.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004844:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004848:	d02b      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800484a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800484e:	d820      	bhi.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004850:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004854:	d012      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004856:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800485a:	d81a      	bhi.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800485c:	2b00      	cmp	r3, #0
 800485e:	d022      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004860:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004864:	d115      	bne.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004866:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800486a:	3308      	adds	r3, #8
 800486c:	2101      	movs	r1, #1
 800486e:	4618      	mov	r0, r3
 8004870:	f001 fa0e 	bl	8005c90 <RCCEx_PLL2_Config>
 8004874:	4603      	mov	r3, r0
 8004876:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800487a:	e015      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800487c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004880:	3328      	adds	r3, #40	; 0x28
 8004882:	2101      	movs	r1, #1
 8004884:	4618      	mov	r0, r3
 8004886:	f001 fab5 	bl	8005df4 <RCCEx_PLL3_Config>
 800488a:	4603      	mov	r3, r0
 800488c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004890:	e00a      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004898:	e006      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800489a:	bf00      	nop
 800489c:	e004      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800489e:	bf00      	nop
 80048a0:	e002      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048a2:	bf00      	nop
 80048a4:	e000      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048a8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d10d      	bne.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80048b0:	4b05      	ldr	r3, [pc, #20]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048b4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80048b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80048bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048be:	4a02      	ldr	r2, [pc, #8]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048c0:	430b      	orrs	r3, r1
 80048c2:	6513      	str	r3, [r2, #80]	; 0x50
 80048c4:	e006      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80048c6:	bf00      	nop
 80048c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048cc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80048d0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80048d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80048d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048dc:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 80048e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80048e4:	2300      	movs	r3, #0
 80048e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80048ea:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 80048ee:	460b      	mov	r3, r1
 80048f0:	4313      	orrs	r3, r2
 80048f2:	d055      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80048f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80048f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80048fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004900:	d033      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004902:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004906:	d82c      	bhi.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800490c:	d02f      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800490e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004912:	d826      	bhi.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004914:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004918:	d02b      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800491a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800491e:	d820      	bhi.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004920:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004924:	d012      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004926:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800492a:	d81a      	bhi.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800492c:	2b00      	cmp	r3, #0
 800492e:	d022      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004930:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004934:	d115      	bne.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004936:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800493a:	3308      	adds	r3, #8
 800493c:	2101      	movs	r1, #1
 800493e:	4618      	mov	r0, r3
 8004940:	f001 f9a6 	bl	8005c90 <RCCEx_PLL2_Config>
 8004944:	4603      	mov	r3, r0
 8004946:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800494a:	e015      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800494c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004950:	3328      	adds	r3, #40	; 0x28
 8004952:	2101      	movs	r1, #1
 8004954:	4618      	mov	r0, r3
 8004956:	f001 fa4d 	bl	8005df4 <RCCEx_PLL3_Config>
 800495a:	4603      	mov	r3, r0
 800495c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004960:	e00a      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004968:	e006      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800496a:	bf00      	nop
 800496c:	e004      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800496e:	bf00      	nop
 8004970:	e002      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004972:	bf00      	nop
 8004974:	e000      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004976:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004978:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800497c:	2b00      	cmp	r3, #0
 800497e:	d10b      	bne.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004980:	4ba3      	ldr	r3, [pc, #652]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004984:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8004988:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800498c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004990:	4a9f      	ldr	r2, [pc, #636]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004992:	430b      	orrs	r3, r1
 8004994:	6593      	str	r3, [r2, #88]	; 0x58
 8004996:	e003      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004998:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800499c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80049a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80049a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80049ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80049b0:	2300      	movs	r3, #0
 80049b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80049b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80049ba:	460b      	mov	r3, r1
 80049bc:	4313      	orrs	r3, r2
 80049be:	d037      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80049c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80049c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049ca:	d00e      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80049cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049d0:	d816      	bhi.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d018      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80049d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049da:	d111      	bne.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049dc:	4b8c      	ldr	r3, [pc, #560]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e0:	4a8b      	ldr	r2, [pc, #556]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049e6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80049e8:	e00f      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80049ee:	3308      	adds	r3, #8
 80049f0:	2101      	movs	r1, #1
 80049f2:	4618      	mov	r0, r3
 80049f4:	f001 f94c 	bl	8005c90 <RCCEx_PLL2_Config>
 80049f8:	4603      	mov	r3, r0
 80049fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80049fe:	e004      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004a06:	e000      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004a08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a0a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10a      	bne.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a12:	4b7f      	ldr	r3, [pc, #508]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a16:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8004a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a20:	4a7b      	ldr	r2, [pc, #492]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a22:	430b      	orrs	r3, r1
 8004a24:	6513      	str	r3, [r2, #80]	; 0x50
 8004a26:	e003      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a28:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004a2c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a38:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8004a3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a40:	2300      	movs	r3, #0
 8004a42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004a46:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	d039      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a56:	2b03      	cmp	r3, #3
 8004a58:	d81c      	bhi.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004a5a:	a201      	add	r2, pc, #4	; (adr r2, 8004a60 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a60:	08004a9d 	.word	0x08004a9d
 8004a64:	08004a71 	.word	0x08004a71
 8004a68:	08004a7f 	.word	0x08004a7f
 8004a6c:	08004a9d 	.word	0x08004a9d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a70:	4b67      	ldr	r3, [pc, #412]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a74:	4a66      	ldr	r2, [pc, #408]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a7a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004a7c:	e00f      	b.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a82:	3308      	adds	r3, #8
 8004a84:	2102      	movs	r1, #2
 8004a86:	4618      	mov	r0, r3
 8004a88:	f001 f902 	bl	8005c90 <RCCEx_PLL2_Config>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004a92:	e004      	b.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004a9a:	e000      	b.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004a9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a9e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10a      	bne.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004aa6:	4b5a      	ldr	r3, [pc, #360]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aaa:	f023 0103 	bic.w	r1, r3, #3
 8004aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ab4:	4a56      	ldr	r2, [pc, #344]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ab6:	430b      	orrs	r3, r1
 8004ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004aba:	e003      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004abc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004ac0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004acc:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8004ad0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004ada:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004ade:	460b      	mov	r3, r1
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	f000 809f 	beq.w	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ae6:	4b4b      	ldr	r3, [pc, #300]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a4a      	ldr	r2, [pc, #296]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004aec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004af0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004af2:	f7fc fd65 	bl	80015c0 <HAL_GetTick>
 8004af6:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004afa:	e00b      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004afc:	f7fc fd60 	bl	80015c0 <HAL_GetTick>
 8004b00:	4602      	mov	r2, r0
 8004b02:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	2b64      	cmp	r3, #100	; 0x64
 8004b0a:	d903      	bls.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004b12:	e005      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b14:	4b3f      	ldr	r3, [pc, #252]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0ed      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004b20:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d179      	bne.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004b28:	4b39      	ldr	r3, [pc, #228]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b2a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b30:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004b34:	4053      	eors	r3, r2
 8004b36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d015      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b3e:	4b34      	ldr	r3, [pc, #208]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b46:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b4a:	4b31      	ldr	r3, [pc, #196]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b4e:	4a30      	ldr	r2, [pc, #192]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b54:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b56:	4b2e      	ldr	r3, [pc, #184]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b5a:	4a2d      	ldr	r2, [pc, #180]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b60:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004b62:	4a2b      	ldr	r2, [pc, #172]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b64:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004b68:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b6e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b76:	d118      	bne.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b78:	f7fc fd22 	bl	80015c0 <HAL_GetTick>
 8004b7c:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b80:	e00d      	b.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b82:	f7fc fd1d 	bl	80015c0 <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004b8c:	1ad2      	subs	r2, r2, r3
 8004b8e:	f241 3388 	movw	r3, #5000	; 0x1388
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d903      	bls.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8004b9c:	e005      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b9e:	4b1c      	ldr	r3, [pc, #112]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d0eb      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004baa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d129      	bne.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004bb6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004bba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bbe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bc2:	d10e      	bne.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004bc4:	4b12      	ldr	r3, [pc, #72]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8004bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004bd0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004bd4:	091a      	lsrs	r2, r3, #4
 8004bd6:	4b10      	ldr	r3, [pc, #64]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004bd8:	4013      	ands	r3, r2
 8004bda:	4a0d      	ldr	r2, [pc, #52]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bdc:	430b      	orrs	r3, r1
 8004bde:	6113      	str	r3, [r2, #16]
 8004be0:	e005      	b.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004be2:	4b0b      	ldr	r3, [pc, #44]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	4a0a      	ldr	r2, [pc, #40]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004be8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004bec:	6113      	str	r3, [r2, #16]
 8004bee:	4b08      	ldr	r3, [pc, #32]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bf0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8004bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004bf6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004bfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bfe:	4a04      	ldr	r2, [pc, #16]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c00:	430b      	orrs	r3, r1
 8004c02:	6713      	str	r3, [r2, #112]	; 0x70
 8004c04:	e00e      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c06:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004c0a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8004c0e:	e009      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004c10:	58024400 	.word	0x58024400
 8004c14:	58024800 	.word	0x58024800
 8004c18:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c1c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004c20:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c2c:	f002 0301 	and.w	r3, r2, #1
 8004c30:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c34:	2300      	movs	r3, #0
 8004c36:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004c3a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004c3e:	460b      	mov	r3, r1
 8004c40:	4313      	orrs	r3, r2
 8004c42:	f000 8089 	beq.w	8004d58 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c4c:	2b28      	cmp	r3, #40	; 0x28
 8004c4e:	d86b      	bhi.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004c50:	a201      	add	r2, pc, #4	; (adr r2, 8004c58 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c56:	bf00      	nop
 8004c58:	08004d31 	.word	0x08004d31
 8004c5c:	08004d29 	.word	0x08004d29
 8004c60:	08004d29 	.word	0x08004d29
 8004c64:	08004d29 	.word	0x08004d29
 8004c68:	08004d29 	.word	0x08004d29
 8004c6c:	08004d29 	.word	0x08004d29
 8004c70:	08004d29 	.word	0x08004d29
 8004c74:	08004d29 	.word	0x08004d29
 8004c78:	08004cfd 	.word	0x08004cfd
 8004c7c:	08004d29 	.word	0x08004d29
 8004c80:	08004d29 	.word	0x08004d29
 8004c84:	08004d29 	.word	0x08004d29
 8004c88:	08004d29 	.word	0x08004d29
 8004c8c:	08004d29 	.word	0x08004d29
 8004c90:	08004d29 	.word	0x08004d29
 8004c94:	08004d29 	.word	0x08004d29
 8004c98:	08004d13 	.word	0x08004d13
 8004c9c:	08004d29 	.word	0x08004d29
 8004ca0:	08004d29 	.word	0x08004d29
 8004ca4:	08004d29 	.word	0x08004d29
 8004ca8:	08004d29 	.word	0x08004d29
 8004cac:	08004d29 	.word	0x08004d29
 8004cb0:	08004d29 	.word	0x08004d29
 8004cb4:	08004d29 	.word	0x08004d29
 8004cb8:	08004d31 	.word	0x08004d31
 8004cbc:	08004d29 	.word	0x08004d29
 8004cc0:	08004d29 	.word	0x08004d29
 8004cc4:	08004d29 	.word	0x08004d29
 8004cc8:	08004d29 	.word	0x08004d29
 8004ccc:	08004d29 	.word	0x08004d29
 8004cd0:	08004d29 	.word	0x08004d29
 8004cd4:	08004d29 	.word	0x08004d29
 8004cd8:	08004d31 	.word	0x08004d31
 8004cdc:	08004d29 	.word	0x08004d29
 8004ce0:	08004d29 	.word	0x08004d29
 8004ce4:	08004d29 	.word	0x08004d29
 8004ce8:	08004d29 	.word	0x08004d29
 8004cec:	08004d29 	.word	0x08004d29
 8004cf0:	08004d29 	.word	0x08004d29
 8004cf4:	08004d29 	.word	0x08004d29
 8004cf8:	08004d31 	.word	0x08004d31
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d00:	3308      	adds	r3, #8
 8004d02:	2101      	movs	r1, #1
 8004d04:	4618      	mov	r0, r3
 8004d06:	f000 ffc3 	bl	8005c90 <RCCEx_PLL2_Config>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d10:	e00f      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d16:	3328      	adds	r3, #40	; 0x28
 8004d18:	2101      	movs	r1, #1
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f001 f86a 	bl	8005df4 <RCCEx_PLL3_Config>
 8004d20:	4603      	mov	r3, r0
 8004d22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d26:	e004      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004d2e:	e000      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004d30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d32:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10a      	bne.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004d3a:	4bbf      	ldr	r3, [pc, #764]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d3e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8004d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d48:	4abb      	ldr	r2, [pc, #748]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d4a:	430b      	orrs	r3, r1
 8004d4c:	6553      	str	r3, [r2, #84]	; 0x54
 8004d4e:	e003      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d50:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004d54:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d60:	f002 0302 	and.w	r3, r2, #2
 8004d64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004d68:	2300      	movs	r3, #0
 8004d6a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004d6e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8004d72:	460b      	mov	r3, r1
 8004d74:	4313      	orrs	r3, r2
 8004d76:	d041      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d7e:	2b05      	cmp	r3, #5
 8004d80:	d824      	bhi.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004d82:	a201      	add	r2, pc, #4	; (adr r2, 8004d88 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d88:	08004dd5 	.word	0x08004dd5
 8004d8c:	08004da1 	.word	0x08004da1
 8004d90:	08004db7 	.word	0x08004db7
 8004d94:	08004dd5 	.word	0x08004dd5
 8004d98:	08004dd5 	.word	0x08004dd5
 8004d9c:	08004dd5 	.word	0x08004dd5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004da4:	3308      	adds	r3, #8
 8004da6:	2101      	movs	r1, #1
 8004da8:	4618      	mov	r0, r3
 8004daa:	f000 ff71 	bl	8005c90 <RCCEx_PLL2_Config>
 8004dae:	4603      	mov	r3, r0
 8004db0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004db4:	e00f      	b.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004db6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004dba:	3328      	adds	r3, #40	; 0x28
 8004dbc:	2101      	movs	r1, #1
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f001 f818 	bl	8005df4 <RCCEx_PLL3_Config>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004dca:	e004      	b.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004dd2:	e000      	b.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004dd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dd6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d10a      	bne.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004dde:	4b96      	ldr	r3, [pc, #600]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004de0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de2:	f023 0107 	bic.w	r1, r3, #7
 8004de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004dea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dec:	4a92      	ldr	r2, [pc, #584]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004dee:	430b      	orrs	r3, r1
 8004df0:	6553      	str	r3, [r2, #84]	; 0x54
 8004df2:	e003      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004df4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004df8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e04:	f002 0304 	and.w	r3, r2, #4
 8004e08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e12:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004e16:	460b      	mov	r3, r1
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	d044      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e24:	2b05      	cmp	r3, #5
 8004e26:	d825      	bhi.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004e28:	a201      	add	r2, pc, #4	; (adr r2, 8004e30 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e2e:	bf00      	nop
 8004e30:	08004e7d 	.word	0x08004e7d
 8004e34:	08004e49 	.word	0x08004e49
 8004e38:	08004e5f 	.word	0x08004e5f
 8004e3c:	08004e7d 	.word	0x08004e7d
 8004e40:	08004e7d 	.word	0x08004e7d
 8004e44:	08004e7d 	.word	0x08004e7d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e4c:	3308      	adds	r3, #8
 8004e4e:	2101      	movs	r1, #1
 8004e50:	4618      	mov	r0, r3
 8004e52:	f000 ff1d 	bl	8005c90 <RCCEx_PLL2_Config>
 8004e56:	4603      	mov	r3, r0
 8004e58:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004e5c:	e00f      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e62:	3328      	adds	r3, #40	; 0x28
 8004e64:	2101      	movs	r1, #1
 8004e66:	4618      	mov	r0, r3
 8004e68:	f000 ffc4 	bl	8005df4 <RCCEx_PLL3_Config>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004e72:	e004      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004e7a:	e000      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004e7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e7e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d10b      	bne.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e86:	4b6c      	ldr	r3, [pc, #432]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e8a:	f023 0107 	bic.w	r1, r3, #7
 8004e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e96:	4a68      	ldr	r2, [pc, #416]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	6593      	str	r3, [r2, #88]	; 0x58
 8004e9c:	e003      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e9e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004ea2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eae:	f002 0320 	and.w	r3, r2, #32
 8004eb2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004ebc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	d055      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ece:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ed2:	d033      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004ed4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ed8:	d82c      	bhi.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004eda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ede:	d02f      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ee4:	d826      	bhi.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ee6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004eea:	d02b      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004eec:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004ef0:	d820      	bhi.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ef2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ef6:	d012      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004ef8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004efc:	d81a      	bhi.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d022      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004f02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f06:	d115      	bne.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f0c:	3308      	adds	r3, #8
 8004f0e:	2100      	movs	r1, #0
 8004f10:	4618      	mov	r0, r3
 8004f12:	f000 febd 	bl	8005c90 <RCCEx_PLL2_Config>
 8004f16:	4603      	mov	r3, r0
 8004f18:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f1c:	e015      	b.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f22:	3328      	adds	r3, #40	; 0x28
 8004f24:	2102      	movs	r1, #2
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 ff64 	bl	8005df4 <RCCEx_PLL3_Config>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f32:	e00a      	b.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004f3a:	e006      	b.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f3c:	bf00      	nop
 8004f3e:	e004      	b.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f40:	bf00      	nop
 8004f42:	e002      	b.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f44:	bf00      	nop
 8004f46:	e000      	b.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f4a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10b      	bne.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f52:	4b39      	ldr	r3, [pc, #228]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f56:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8004f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f62:	4a35      	ldr	r2, [pc, #212]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f64:	430b      	orrs	r3, r1
 8004f66:	6553      	str	r3, [r2, #84]	; 0x54
 8004f68:	e003      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f6a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004f6e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7a:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8004f7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f82:	2300      	movs	r3, #0
 8004f84:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004f88:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8004f8c:	460b      	mov	r3, r1
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	d058      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f9a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004f9e:	d033      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004fa0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004fa4:	d82c      	bhi.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004fa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004faa:	d02f      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004fac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fb0:	d826      	bhi.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004fb2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fb6:	d02b      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004fb8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fbc:	d820      	bhi.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004fbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fc2:	d012      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004fc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fc8:	d81a      	bhi.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d022      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004fce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fd2:	d115      	bne.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004fd8:	3308      	adds	r3, #8
 8004fda:	2100      	movs	r1, #0
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f000 fe57 	bl	8005c90 <RCCEx_PLL2_Config>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004fe8:	e015      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004fee:	3328      	adds	r3, #40	; 0x28
 8004ff0:	2102      	movs	r1, #2
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f000 fefe 	bl	8005df4 <RCCEx_PLL3_Config>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004ffe:	e00a      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005006:	e006      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005008:	bf00      	nop
 800500a:	e004      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800500c:	bf00      	nop
 800500e:	e002      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005010:	bf00      	nop
 8005012:	e000      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005014:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005016:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800501a:	2b00      	cmp	r3, #0
 800501c:	d10e      	bne.n	800503c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800501e:	4b06      	ldr	r3, [pc, #24]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005022:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8005026:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800502a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800502e:	4a02      	ldr	r2, [pc, #8]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005030:	430b      	orrs	r3, r1
 8005032:	6593      	str	r3, [r2, #88]	; 0x58
 8005034:	e006      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005036:	bf00      	nop
 8005038:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800503c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005040:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005044:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8005050:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005054:	2300      	movs	r3, #0
 8005056:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800505a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800505e:	460b      	mov	r3, r1
 8005060:	4313      	orrs	r3, r2
 8005062:	d055      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005064:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005068:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800506c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005070:	d033      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005072:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005076:	d82c      	bhi.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005078:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800507c:	d02f      	beq.n	80050de <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800507e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005082:	d826      	bhi.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005084:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005088:	d02b      	beq.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800508a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800508e:	d820      	bhi.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005090:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005094:	d012      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005096:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800509a:	d81a      	bhi.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800509c:	2b00      	cmp	r3, #0
 800509e:	d022      	beq.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80050a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050a4:	d115      	bne.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050aa:	3308      	adds	r3, #8
 80050ac:	2100      	movs	r1, #0
 80050ae:	4618      	mov	r0, r3
 80050b0:	f000 fdee 	bl	8005c90 <RCCEx_PLL2_Config>
 80050b4:	4603      	mov	r3, r0
 80050b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80050ba:	e015      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80050bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050c0:	3328      	adds	r3, #40	; 0x28
 80050c2:	2102      	movs	r1, #2
 80050c4:	4618      	mov	r0, r3
 80050c6:	f000 fe95 	bl	8005df4 <RCCEx_PLL3_Config>
 80050ca:	4603      	mov	r3, r0
 80050cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80050d0:	e00a      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80050d8:	e006      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80050da:	bf00      	nop
 80050dc:	e004      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80050de:	bf00      	nop
 80050e0:	e002      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80050e2:	bf00      	nop
 80050e4:	e000      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80050e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d10b      	bne.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80050f0:	4ba1      	ldr	r3, [pc, #644]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050f4:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 80050f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005100:	4a9d      	ldr	r2, [pc, #628]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005102:	430b      	orrs	r3, r1
 8005104:	6593      	str	r3, [r2, #88]	; 0x58
 8005106:	e003      	b.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005108:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800510c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005110:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005118:	f002 0308 	and.w	r3, r2, #8
 800511c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005120:	2300      	movs	r3, #0
 8005122:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005126:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800512a:	460b      	mov	r3, r1
 800512c:	4313      	orrs	r3, r2
 800512e:	d01e      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005130:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005134:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005138:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800513c:	d10c      	bne.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800513e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005142:	3328      	adds	r3, #40	; 0x28
 8005144:	2102      	movs	r1, #2
 8005146:	4618      	mov	r0, r3
 8005148:	f000 fe54 	bl	8005df4 <RCCEx_PLL3_Config>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d002      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005158:	4b87      	ldr	r3, [pc, #540]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800515a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800515c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005160:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005164:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005168:	4a83      	ldr	r2, [pc, #524]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800516a:	430b      	orrs	r3, r1
 800516c:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800516e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005176:	f002 0310 	and.w	r3, r2, #16
 800517a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800517e:	2300      	movs	r3, #0
 8005180:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005184:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8005188:	460b      	mov	r3, r1
 800518a:	4313      	orrs	r3, r2
 800518c:	d01e      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800518e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005192:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800519a:	d10c      	bne.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800519c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051a0:	3328      	adds	r3, #40	; 0x28
 80051a2:	2102      	movs	r1, #2
 80051a4:	4618      	mov	r0, r3
 80051a6:	f000 fe25 	bl	8005df4 <RCCEx_PLL3_Config>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d002      	beq.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051b6:	4b70      	ldr	r3, [pc, #448]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051ba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80051be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80051c6:	4a6c      	ldr	r2, [pc, #432]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051c8:	430b      	orrs	r3, r1
 80051ca:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d4:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 80051d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80051dc:	2300      	movs	r3, #0
 80051de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80051e2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 80051e6:	460b      	mov	r3, r1
 80051e8:	4313      	orrs	r3, r2
 80051ea:	d03e      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80051ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80051f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80051f8:	d022      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80051fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80051fe:	d81b      	bhi.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005204:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005208:	d00b      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800520a:	e015      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800520c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005210:	3308      	adds	r3, #8
 8005212:	2100      	movs	r1, #0
 8005214:	4618      	mov	r0, r3
 8005216:	f000 fd3b 	bl	8005c90 <RCCEx_PLL2_Config>
 800521a:	4603      	mov	r3, r0
 800521c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005220:	e00f      	b.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005222:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005226:	3328      	adds	r3, #40	; 0x28
 8005228:	2102      	movs	r1, #2
 800522a:	4618      	mov	r0, r3
 800522c:	f000 fde2 	bl	8005df4 <RCCEx_PLL3_Config>
 8005230:	4603      	mov	r3, r0
 8005232:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005236:	e004      	b.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800523e:	e000      	b.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005240:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005242:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005246:	2b00      	cmp	r3, #0
 8005248:	d10b      	bne.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800524a:	4b4b      	ldr	r3, [pc, #300]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800524c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800524e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8005252:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005256:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800525a:	4a47      	ldr	r2, [pc, #284]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800525c:	430b      	orrs	r3, r1
 800525e:	6593      	str	r3, [r2, #88]	; 0x58
 8005260:	e003      	b.n	800526a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005262:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005266:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800526a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800526e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005272:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8005276:	67bb      	str	r3, [r7, #120]	; 0x78
 8005278:	2300      	movs	r3, #0
 800527a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800527c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8005280:	460b      	mov	r3, r1
 8005282:	4313      	orrs	r3, r2
 8005284:	d03b      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005286:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800528a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800528e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005292:	d01f      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005294:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005298:	d818      	bhi.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800529a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800529e:	d003      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80052a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80052a4:	d007      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80052a6:	e011      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052a8:	4b33      	ldr	r3, [pc, #204]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ac:	4a32      	ldr	r2, [pc, #200]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052b2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80052b4:	e00f      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80052ba:	3328      	adds	r3, #40	; 0x28
 80052bc:	2101      	movs	r1, #1
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 fd98 	bl	8005df4 <RCCEx_PLL3_Config>
 80052c4:	4603      	mov	r3, r0
 80052c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80052ca:	e004      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80052d2:	e000      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80052d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10b      	bne.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052de:	4b26      	ldr	r3, [pc, #152]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052e2:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80052e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ee:	4a22      	ldr	r2, [pc, #136]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052f0:	430b      	orrs	r3, r1
 80052f2:	6553      	str	r3, [r2, #84]	; 0x54
 80052f4:	e003      	b.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80052fa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80052fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005306:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800530a:	673b      	str	r3, [r7, #112]	; 0x70
 800530c:	2300      	movs	r3, #0
 800530e:	677b      	str	r3, [r7, #116]	; 0x74
 8005310:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8005314:	460b      	mov	r3, r1
 8005316:	4313      	orrs	r3, r2
 8005318:	d034      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800531a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800531e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005320:	2b00      	cmp	r3, #0
 8005322:	d003      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005324:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005328:	d007      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800532a:	e011      	b.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800532c:	4b12      	ldr	r3, [pc, #72]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800532e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005330:	4a11      	ldr	r2, [pc, #68]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005332:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005336:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005338:	e00e      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800533a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800533e:	3308      	adds	r3, #8
 8005340:	2102      	movs	r1, #2
 8005342:	4618      	mov	r0, r3
 8005344:	f000 fca4 	bl	8005c90 <RCCEx_PLL2_Config>
 8005348:	4603      	mov	r3, r0
 800534a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800534e:	e003      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005356:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005358:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800535c:	2b00      	cmp	r3, #0
 800535e:	d10d      	bne.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005360:	4b05      	ldr	r3, [pc, #20]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005364:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005368:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800536c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800536e:	4a02      	ldr	r2, [pc, #8]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005370:	430b      	orrs	r3, r1
 8005372:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005374:	e006      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005376:	bf00      	nop
 8005378:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800537c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005380:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005384:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538c:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8005390:	66bb      	str	r3, [r7, #104]	; 0x68
 8005392:	2300      	movs	r3, #0
 8005394:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005396:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800539a:	460b      	mov	r3, r1
 800539c:	4313      	orrs	r3, r2
 800539e:	d00c      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80053a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80053a4:	3328      	adds	r3, #40	; 0x28
 80053a6:	2102      	movs	r1, #2
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 fd23 	bl	8005df4 <RCCEx_PLL3_Config>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d002      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80053ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80053be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c2:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 80053c6:	663b      	str	r3, [r7, #96]	; 0x60
 80053c8:	2300      	movs	r3, #0
 80053ca:	667b      	str	r3, [r7, #100]	; 0x64
 80053cc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80053d0:	460b      	mov	r3, r1
 80053d2:	4313      	orrs	r3, r2
 80053d4:	d038      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80053d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80053da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053e2:	d018      	beq.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80053e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053e8:	d811      	bhi.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80053ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053ee:	d014      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80053f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053f4:	d80b      	bhi.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d011      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80053fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053fe:	d106      	bne.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005400:	4bc3      	ldr	r3, [pc, #780]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005404:	4ac2      	ldr	r2, [pc, #776]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005406:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800540a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800540c:	e008      	b.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005414:	e004      	b.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005416:	bf00      	nop
 8005418:	e002      	b.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800541a:	bf00      	nop
 800541c:	e000      	b.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800541e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005420:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005424:	2b00      	cmp	r3, #0
 8005426:	d10b      	bne.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005428:	4bb9      	ldr	r3, [pc, #740]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800542a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800542c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005430:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005434:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005438:	4ab5      	ldr	r2, [pc, #724]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800543a:	430b      	orrs	r3, r1
 800543c:	6553      	str	r3, [r2, #84]	; 0x54
 800543e:	e003      	b.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005440:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005444:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005448:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800544c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005450:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8005454:	65bb      	str	r3, [r7, #88]	; 0x58
 8005456:	2300      	movs	r3, #0
 8005458:	65fb      	str	r3, [r7, #92]	; 0x5c
 800545a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800545e:	460b      	mov	r3, r1
 8005460:	4313      	orrs	r3, r2
 8005462:	d009      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005464:	4baa      	ldr	r3, [pc, #680]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005468:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800546c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005470:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005472:	4aa7      	ldr	r2, [pc, #668]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005474:	430b      	orrs	r3, r1
 8005476:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005478:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800547c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005480:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8005484:	653b      	str	r3, [r7, #80]	; 0x50
 8005486:	2300      	movs	r3, #0
 8005488:	657b      	str	r3, [r7, #84]	; 0x54
 800548a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800548e:	460b      	mov	r3, r1
 8005490:	4313      	orrs	r3, r2
 8005492:	d00a      	beq.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005494:	4b9e      	ldr	r3, [pc, #632]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005496:	691b      	ldr	r3, [r3, #16]
 8005498:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800549c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80054a0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80054a4:	4a9a      	ldr	r2, [pc, #616]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054a6:	430b      	orrs	r3, r1
 80054a8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80054aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80054ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b2:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80054b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80054b8:	2300      	movs	r3, #0
 80054ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054bc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80054c0:	460b      	mov	r3, r1
 80054c2:	4313      	orrs	r3, r2
 80054c4:	d009      	beq.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80054c6:	4b92      	ldr	r3, [pc, #584]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054ca:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80054ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80054d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054d4:	4a8e      	ldr	r2, [pc, #568]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054d6:	430b      	orrs	r3, r1
 80054d8:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80054da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80054de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e2:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 80054e6:	643b      	str	r3, [r7, #64]	; 0x40
 80054e8:	2300      	movs	r3, #0
 80054ea:	647b      	str	r3, [r7, #68]	; 0x44
 80054ec:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80054f0:	460b      	mov	r3, r1
 80054f2:	4313      	orrs	r3, r2
 80054f4:	d00e      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80054f6:	4b86      	ldr	r3, [pc, #536]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	4a85      	ldr	r2, [pc, #532]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054fc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005500:	6113      	str	r3, [r2, #16]
 8005502:	4b83      	ldr	r3, [pc, #524]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005504:	6919      	ldr	r1, [r3, #16]
 8005506:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800550a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800550e:	4a80      	ldr	r2, [pc, #512]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005510:	430b      	orrs	r3, r1
 8005512:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005514:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551c:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8005520:	63bb      	str	r3, [r7, #56]	; 0x38
 8005522:	2300      	movs	r3, #0
 8005524:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005526:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800552a:	460b      	mov	r3, r1
 800552c:	4313      	orrs	r3, r2
 800552e:	d009      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005530:	4b77      	ldr	r3, [pc, #476]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005534:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8005538:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800553c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800553e:	4a74      	ldr	r2, [pc, #464]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005540:	430b      	orrs	r3, r1
 8005542:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005544:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800554c:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8005550:	633b      	str	r3, [r7, #48]	; 0x30
 8005552:	2300      	movs	r3, #0
 8005554:	637b      	str	r3, [r7, #52]	; 0x34
 8005556:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800555a:	460b      	mov	r3, r1
 800555c:	4313      	orrs	r3, r2
 800555e:	d00a      	beq.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005560:	4b6b      	ldr	r3, [pc, #428]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005564:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8005568:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800556c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005570:	4a67      	ldr	r2, [pc, #412]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005572:	430b      	orrs	r3, r1
 8005574:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005576:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800557a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557e:	2100      	movs	r1, #0
 8005580:	62b9      	str	r1, [r7, #40]	; 0x28
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005588:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800558c:	460b      	mov	r3, r1
 800558e:	4313      	orrs	r3, r2
 8005590:	d011      	beq.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005592:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005596:	3308      	adds	r3, #8
 8005598:	2100      	movs	r1, #0
 800559a:	4618      	mov	r0, r3
 800559c:	f000 fb78 	bl	8005c90 <RCCEx_PLL2_Config>
 80055a0:	4603      	mov	r3, r0
 80055a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80055a6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d003      	beq.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80055b2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80055b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055be:	2100      	movs	r1, #0
 80055c0:	6239      	str	r1, [r7, #32]
 80055c2:	f003 0302 	and.w	r3, r3, #2
 80055c6:	627b      	str	r3, [r7, #36]	; 0x24
 80055c8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80055cc:	460b      	mov	r3, r1
 80055ce:	4313      	orrs	r3, r2
 80055d0:	d011      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055d6:	3308      	adds	r3, #8
 80055d8:	2101      	movs	r1, #1
 80055da:	4618      	mov	r0, r3
 80055dc:	f000 fb58 	bl	8005c90 <RCCEx_PLL2_Config>
 80055e0:	4603      	mov	r3, r0
 80055e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80055e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d003      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80055f2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80055f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fe:	2100      	movs	r1, #0
 8005600:	61b9      	str	r1, [r7, #24]
 8005602:	f003 0304 	and.w	r3, r3, #4
 8005606:	61fb      	str	r3, [r7, #28]
 8005608:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800560c:	460b      	mov	r3, r1
 800560e:	4313      	orrs	r3, r2
 8005610:	d011      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005612:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005616:	3308      	adds	r3, #8
 8005618:	2102      	movs	r1, #2
 800561a:	4618      	mov	r0, r3
 800561c:	f000 fb38 	bl	8005c90 <RCCEx_PLL2_Config>
 8005620:	4603      	mov	r3, r0
 8005622:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8005626:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800562a:	2b00      	cmp	r3, #0
 800562c:	d003      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800562e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005632:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005636:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800563a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563e:	2100      	movs	r1, #0
 8005640:	6139      	str	r1, [r7, #16]
 8005642:	f003 0308 	and.w	r3, r3, #8
 8005646:	617b      	str	r3, [r7, #20]
 8005648:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800564c:	460b      	mov	r3, r1
 800564e:	4313      	orrs	r3, r2
 8005650:	d011      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005652:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005656:	3328      	adds	r3, #40	; 0x28
 8005658:	2100      	movs	r1, #0
 800565a:	4618      	mov	r0, r3
 800565c:	f000 fbca 	bl	8005df4 <RCCEx_PLL3_Config>
 8005660:	4603      	mov	r3, r0
 8005662:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8005666:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800566a:	2b00      	cmp	r3, #0
 800566c:	d003      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800566e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005672:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005676:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800567a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800567e:	2100      	movs	r1, #0
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	f003 0310 	and.w	r3, r3, #16
 8005686:	60fb      	str	r3, [r7, #12]
 8005688:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800568c:	460b      	mov	r3, r1
 800568e:	4313      	orrs	r3, r2
 8005690:	d011      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005692:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005696:	3328      	adds	r3, #40	; 0x28
 8005698:	2101      	movs	r1, #1
 800569a:	4618      	mov	r0, r3
 800569c:	f000 fbaa 	bl	8005df4 <RCCEx_PLL3_Config>
 80056a0:	4603      	mov	r3, r0
 80056a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80056a6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d003      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80056b2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80056b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80056ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056be:	2100      	movs	r1, #0
 80056c0:	6039      	str	r1, [r7, #0]
 80056c2:	f003 0320 	and.w	r3, r3, #32
 80056c6:	607b      	str	r3, [r7, #4]
 80056c8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80056cc:	460b      	mov	r3, r1
 80056ce:	4313      	orrs	r3, r2
 80056d0:	d011      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80056d6:	3328      	adds	r3, #40	; 0x28
 80056d8:	2102      	movs	r1, #2
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 fb8a 	bl	8005df4 <RCCEx_PLL3_Config>
 80056e0:	4603      	mov	r3, r0
 80056e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80056e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80056f2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 80056f6:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d101      	bne.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80056fe:	2300      	movs	r3, #0
 8005700:	e000      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
}
 8005704:	4618      	mov	r0, r3
 8005706:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800570a:	46bd      	mov	sp, r7
 800570c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005710:	58024400 	.word	0x58024400

08005714 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005718:	f7fe fd54 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 800571c:	4602      	mov	r2, r0
 800571e:	4b06      	ldr	r3, [pc, #24]	; (8005738 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005720:	6a1b      	ldr	r3, [r3, #32]
 8005722:	091b      	lsrs	r3, r3, #4
 8005724:	f003 0307 	and.w	r3, r3, #7
 8005728:	4904      	ldr	r1, [pc, #16]	; (800573c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800572a:	5ccb      	ldrb	r3, [r1, r3]
 800572c:	f003 031f 	and.w	r3, r3, #31
 8005730:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005734:	4618      	mov	r0, r3
 8005736:	bd80      	pop	{r7, pc}
 8005738:	58024400 	.word	0x58024400
 800573c:	0800f658 	.word	0x0800f658

08005740 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005740:	b480      	push	{r7}
 8005742:	b089      	sub	sp, #36	; 0x24
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005748:	4ba1      	ldr	r3, [pc, #644]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800574a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800574c:	f003 0303 	and.w	r3, r3, #3
 8005750:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005752:	4b9f      	ldr	r3, [pc, #636]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005756:	0b1b      	lsrs	r3, r3, #12
 8005758:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800575c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800575e:	4b9c      	ldr	r3, [pc, #624]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005762:	091b      	lsrs	r3, r3, #4
 8005764:	f003 0301 	and.w	r3, r3, #1
 8005768:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800576a:	4b99      	ldr	r3, [pc, #612]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800576c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800576e:	08db      	lsrs	r3, r3, #3
 8005770:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	fb02 f303 	mul.w	r3, r2, r3
 800577a:	ee07 3a90 	vmov	s15, r3
 800577e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005782:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2b00      	cmp	r3, #0
 800578a:	f000 8111 	beq.w	80059b0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	2b02      	cmp	r3, #2
 8005792:	f000 8083 	beq.w	800589c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	2b02      	cmp	r3, #2
 800579a:	f200 80a1 	bhi.w	80058e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d003      	beq.n	80057ac <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d056      	beq.n	8005858 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80057aa:	e099      	b.n	80058e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057ac:	4b88      	ldr	r3, [pc, #544]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0320 	and.w	r3, r3, #32
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d02d      	beq.n	8005814 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057b8:	4b85      	ldr	r3, [pc, #532]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	08db      	lsrs	r3, r3, #3
 80057be:	f003 0303 	and.w	r3, r3, #3
 80057c2:	4a84      	ldr	r2, [pc, #528]	; (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80057c4:	fa22 f303 	lsr.w	r3, r2, r3
 80057c8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	ee07 3a90 	vmov	s15, r3
 80057d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	ee07 3a90 	vmov	s15, r3
 80057da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057e2:	4b7b      	ldr	r3, [pc, #492]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ea:	ee07 3a90 	vmov	s15, r3
 80057ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80057f6:	eddf 5a78 	vldr	s11, [pc, #480]	; 80059d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80057fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005802:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800580a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800580e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005812:	e087      	b.n	8005924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	ee07 3a90 	vmov	s15, r3
 800581a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800581e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80059dc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005826:	4b6a      	ldr	r3, [pc, #424]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800582a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800582e:	ee07 3a90 	vmov	s15, r3
 8005832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005836:	ed97 6a03 	vldr	s12, [r7, #12]
 800583a:	eddf 5a67 	vldr	s11, [pc, #412]	; 80059d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800583e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005846:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800584a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800584e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005856:	e065      	b.n	8005924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	ee07 3a90 	vmov	s15, r3
 800585e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005862:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80059e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800586a:	4b59      	ldr	r3, [pc, #356]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800586c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800586e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005872:	ee07 3a90 	vmov	s15, r3
 8005876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800587a:	ed97 6a03 	vldr	s12, [r7, #12]
 800587e:	eddf 5a56 	vldr	s11, [pc, #344]	; 80059d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800588a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800588e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005896:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800589a:	e043      	b.n	8005924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	ee07 3a90 	vmov	s15, r3
 80058a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058a6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80059e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80058aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058ae:	4b48      	ldr	r3, [pc, #288]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058b6:	ee07 3a90 	vmov	s15, r3
 80058ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058be:	ed97 6a03 	vldr	s12, [r7, #12]
 80058c2:	eddf 5a45 	vldr	s11, [pc, #276]	; 80059d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80058c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80058d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80058de:	e021      	b.n	8005924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	ee07 3a90 	vmov	s15, r3
 80058e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ea:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80059e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80058ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058f2:	4b37      	ldr	r3, [pc, #220]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058fa:	ee07 3a90 	vmov	s15, r3
 80058fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005902:	ed97 6a03 	vldr	s12, [r7, #12]
 8005906:	eddf 5a34 	vldr	s11, [pc, #208]	; 80059d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800590a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800590e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005912:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800591a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800591e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005922:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005924:	4b2a      	ldr	r3, [pc, #168]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005928:	0a5b      	lsrs	r3, r3, #9
 800592a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800592e:	ee07 3a90 	vmov	s15, r3
 8005932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005936:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800593a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800593e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005942:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005946:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800594a:	ee17 2a90 	vmov	r2, s15
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005952:	4b1f      	ldr	r3, [pc, #124]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005956:	0c1b      	lsrs	r3, r3, #16
 8005958:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800595c:	ee07 3a90 	vmov	s15, r3
 8005960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005964:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005968:	ee37 7a87 	vadd.f32	s14, s15, s14
 800596c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005970:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005974:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005978:	ee17 2a90 	vmov	r2, s15
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005980:	4b13      	ldr	r3, [pc, #76]	; (80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005984:	0e1b      	lsrs	r3, r3, #24
 8005986:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800598a:	ee07 3a90 	vmov	s15, r3
 800598e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005992:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005996:	ee37 7a87 	vadd.f32	s14, s15, s14
 800599a:	edd7 6a07 	vldr	s13, [r7, #28]
 800599e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059a6:	ee17 2a90 	vmov	r2, s15
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80059ae:	e008      	b.n	80059c2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	609a      	str	r2, [r3, #8]
}
 80059c2:	bf00      	nop
 80059c4:	3724      	adds	r7, #36	; 0x24
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop
 80059d0:	58024400 	.word	0x58024400
 80059d4:	03d09000 	.word	0x03d09000
 80059d8:	46000000 	.word	0x46000000
 80059dc:	4c742400 	.word	0x4c742400
 80059e0:	4a742400 	.word	0x4a742400
 80059e4:	4af42400 	.word	0x4af42400

080059e8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b089      	sub	sp, #36	; 0x24
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80059f0:	4ba1      	ldr	r3, [pc, #644]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f4:	f003 0303 	and.w	r3, r3, #3
 80059f8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80059fa:	4b9f      	ldr	r3, [pc, #636]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059fe:	0d1b      	lsrs	r3, r3, #20
 8005a00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a04:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005a06:	4b9c      	ldr	r3, [pc, #624]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a0a:	0a1b      	lsrs	r3, r3, #8
 8005a0c:	f003 0301 	and.w	r3, r3, #1
 8005a10:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005a12:	4b99      	ldr	r3, [pc, #612]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a16:	08db      	lsrs	r3, r3, #3
 8005a18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	fb02 f303 	mul.w	r3, r2, r3
 8005a22:	ee07 3a90 	vmov	s15, r3
 8005a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a2a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	f000 8111 	beq.w	8005c58 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	f000 8083 	beq.w	8005b44 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	f200 80a1 	bhi.w	8005b88 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d003      	beq.n	8005a54 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005a4c:	69bb      	ldr	r3, [r7, #24]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d056      	beq.n	8005b00 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005a52:	e099      	b.n	8005b88 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a54:	4b88      	ldr	r3, [pc, #544]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0320 	and.w	r3, r3, #32
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d02d      	beq.n	8005abc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a60:	4b85      	ldr	r3, [pc, #532]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	08db      	lsrs	r3, r3, #3
 8005a66:	f003 0303 	and.w	r3, r3, #3
 8005a6a:	4a84      	ldr	r2, [pc, #528]	; (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a70:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	ee07 3a90 	vmov	s15, r3
 8005a78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	ee07 3a90 	vmov	s15, r3
 8005a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a8a:	4b7b      	ldr	r3, [pc, #492]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a92:	ee07 3a90 	vmov	s15, r3
 8005a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a9e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005c80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005aaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005aba:	e087      	b.n	8005bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	ee07 3a90 	vmov	s15, r3
 8005ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ac6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005c84 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ace:	4b6a      	ldr	r3, [pc, #424]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ad6:	ee07 3a90 	vmov	s15, r3
 8005ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ade:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ae2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005c80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005aee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005afa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005afe:	e065      	b.n	8005bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	ee07 3a90 	vmov	s15, r3
 8005b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b0a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005c88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b12:	4b59      	ldr	r3, [pc, #356]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b1a:	ee07 3a90 	vmov	s15, r3
 8005b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b22:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b26:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005c80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b42:	e043      	b.n	8005bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	ee07 3a90 	vmov	s15, r3
 8005b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b4e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005c8c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b56:	4b48      	ldr	r3, [pc, #288]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b5e:	ee07 3a90 	vmov	s15, r3
 8005b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b66:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b6a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005c80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b86:	e021      	b.n	8005bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	ee07 3a90 	vmov	s15, r3
 8005b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b92:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005c88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005b96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b9a:	4b37      	ldr	r3, [pc, #220]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ba2:	ee07 3a90 	vmov	s15, r3
 8005ba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005baa:	ed97 6a03 	vldr	s12, [r7, #12]
 8005bae:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005c80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005bb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005bbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005bca:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005bcc:	4b2a      	ldr	r3, [pc, #168]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd0:	0a5b      	lsrs	r3, r3, #9
 8005bd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bd6:	ee07 3a90 	vmov	s15, r3
 8005bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bde:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005be2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005be6:	edd7 6a07 	vldr	s13, [r7, #28]
 8005bea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005bf2:	ee17 2a90 	vmov	r2, s15
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005bfa:	4b1f      	ldr	r3, [pc, #124]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfe:	0c1b      	lsrs	r3, r3, #16
 8005c00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c04:	ee07 3a90 	vmov	s15, r3
 8005c08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c0c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005c10:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c14:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c20:	ee17 2a90 	vmov	r2, s15
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005c28:	4b13      	ldr	r3, [pc, #76]	; (8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2c:	0e1b      	lsrs	r3, r3, #24
 8005c2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c32:	ee07 3a90 	vmov	s15, r3
 8005c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005c3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c42:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c4e:	ee17 2a90 	vmov	r2, s15
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005c56:	e008      	b.n	8005c6a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	609a      	str	r2, [r3, #8]
}
 8005c6a:	bf00      	nop
 8005c6c:	3724      	adds	r7, #36	; 0x24
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	58024400 	.word	0x58024400
 8005c7c:	03d09000 	.word	0x03d09000
 8005c80:	46000000 	.word	0x46000000
 8005c84:	4c742400 	.word	0x4c742400
 8005c88:	4a742400 	.word	0x4a742400
 8005c8c:	4af42400 	.word	0x4af42400

08005c90 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c9e:	4b53      	ldr	r3, [pc, #332]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca2:	f003 0303 	and.w	r3, r3, #3
 8005ca6:	2b03      	cmp	r3, #3
 8005ca8:	d101      	bne.n	8005cae <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e099      	b.n	8005de2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005cae:	4b4f      	ldr	r3, [pc, #316]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a4e      	ldr	r2, [pc, #312]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005cb4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005cb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cba:	f7fb fc81 	bl	80015c0 <HAL_GetTick>
 8005cbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005cc0:	e008      	b.n	8005cd4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005cc2:	f7fb fc7d 	bl	80015c0 <HAL_GetTick>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	1ad3      	subs	r3, r2, r3
 8005ccc:	2b02      	cmp	r3, #2
 8005cce:	d901      	bls.n	8005cd4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	e086      	b.n	8005de2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005cd4:	4b45      	ldr	r3, [pc, #276]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d1f0      	bne.n	8005cc2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005ce0:	4b42      	ldr	r3, [pc, #264]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	031b      	lsls	r3, r3, #12
 8005cee:	493f      	ldr	r1, [pc, #252]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	628b      	str	r3, [r1, #40]	; 0x28
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	3b01      	subs	r3, #1
 8005cfa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	3b01      	subs	r3, #1
 8005d04:	025b      	lsls	r3, r3, #9
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	431a      	orrs	r2, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	041b      	lsls	r3, r3, #16
 8005d12:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005d16:	431a      	orrs	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	691b      	ldr	r3, [r3, #16]
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	061b      	lsls	r3, r3, #24
 8005d20:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005d24:	4931      	ldr	r1, [pc, #196]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005d2a:	4b30      	ldr	r3, [pc, #192]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d2e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	492d      	ldr	r1, [pc, #180]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005d3c:	4b2b      	ldr	r3, [pc, #172]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d40:	f023 0220 	bic.w	r2, r3, #32
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	4928      	ldr	r1, [pc, #160]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005d4e:	4b27      	ldr	r3, [pc, #156]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d52:	4a26      	ldr	r2, [pc, #152]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d54:	f023 0310 	bic.w	r3, r3, #16
 8005d58:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005d5a:	4b24      	ldr	r3, [pc, #144]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d5e:	4b24      	ldr	r3, [pc, #144]	; (8005df0 <RCCEx_PLL2_Config+0x160>)
 8005d60:	4013      	ands	r3, r2
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	69d2      	ldr	r2, [r2, #28]
 8005d66:	00d2      	lsls	r2, r2, #3
 8005d68:	4920      	ldr	r1, [pc, #128]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005d6e:	4b1f      	ldr	r3, [pc, #124]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d72:	4a1e      	ldr	r2, [pc, #120]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d74:	f043 0310 	orr.w	r3, r3, #16
 8005d78:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d106      	bne.n	8005d8e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005d80:	4b1a      	ldr	r3, [pc, #104]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d84:	4a19      	ldr	r2, [pc, #100]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d86:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005d8a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005d8c:	e00f      	b.n	8005dae <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d106      	bne.n	8005da2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005d94:	4b15      	ldr	r3, [pc, #84]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d98:	4a14      	ldr	r2, [pc, #80]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005d9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d9e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005da0:	e005      	b.n	8005dae <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005da2:	4b12      	ldr	r3, [pc, #72]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da6:	4a11      	ldr	r2, [pc, #68]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005da8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005dac:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005dae:	4b0f      	ldr	r3, [pc, #60]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a0e      	ldr	r2, [pc, #56]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005db4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005db8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dba:	f7fb fc01 	bl	80015c0 <HAL_GetTick>
 8005dbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005dc0:	e008      	b.n	8005dd4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005dc2:	f7fb fbfd 	bl	80015c0 <HAL_GetTick>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	1ad3      	subs	r3, r2, r3
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	d901      	bls.n	8005dd4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e006      	b.n	8005de2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005dd4:	4b05      	ldr	r3, [pc, #20]	; (8005dec <RCCEx_PLL2_Config+0x15c>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d0f0      	beq.n	8005dc2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3710      	adds	r7, #16
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	58024400 	.word	0x58024400
 8005df0:	ffff0007 	.word	0xffff0007

08005df4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e02:	4b53      	ldr	r3, [pc, #332]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e06:	f003 0303 	and.w	r3, r3, #3
 8005e0a:	2b03      	cmp	r3, #3
 8005e0c:	d101      	bne.n	8005e12 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e099      	b.n	8005f46 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005e12:	4b4f      	ldr	r3, [pc, #316]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a4e      	ldr	r2, [pc, #312]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005e18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e1e:	f7fb fbcf 	bl	80015c0 <HAL_GetTick>
 8005e22:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e24:	e008      	b.n	8005e38 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005e26:	f7fb fbcb 	bl	80015c0 <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d901      	bls.n	8005e38 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e086      	b.n	8005f46 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e38:	4b45      	ldr	r3, [pc, #276]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1f0      	bne.n	8005e26 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005e44:	4b42      	ldr	r3, [pc, #264]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e48:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	051b      	lsls	r3, r3, #20
 8005e52:	493f      	ldr	r1, [pc, #252]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005e54:	4313      	orrs	r3, r2
 8005e56:	628b      	str	r3, [r1, #40]	; 0x28
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	3b01      	subs	r3, #1
 8005e5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	3b01      	subs	r3, #1
 8005e68:	025b      	lsls	r3, r3, #9
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	431a      	orrs	r2, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	3b01      	subs	r3, #1
 8005e74:	041b      	lsls	r3, r3, #16
 8005e76:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005e7a:	431a      	orrs	r2, r3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	3b01      	subs	r3, #1
 8005e82:	061b      	lsls	r3, r3, #24
 8005e84:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005e88:	4931      	ldr	r1, [pc, #196]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005e8e:	4b30      	ldr	r3, [pc, #192]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e92:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	695b      	ldr	r3, [r3, #20]
 8005e9a:	492d      	ldr	r1, [pc, #180]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005ea0:	4b2b      	ldr	r3, [pc, #172]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	699b      	ldr	r3, [r3, #24]
 8005eac:	4928      	ldr	r1, [pc, #160]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005eb2:	4b27      	ldr	r3, [pc, #156]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb6:	4a26      	ldr	r2, [pc, #152]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005eb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ebc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005ebe:	4b24      	ldr	r3, [pc, #144]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005ec0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ec2:	4b24      	ldr	r3, [pc, #144]	; (8005f54 <RCCEx_PLL3_Config+0x160>)
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	687a      	ldr	r2, [r7, #4]
 8005ec8:	69d2      	ldr	r2, [r2, #28]
 8005eca:	00d2      	lsls	r2, r2, #3
 8005ecc:	4920      	ldr	r1, [pc, #128]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005ed2:	4b1f      	ldr	r3, [pc, #124]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed6:	4a1e      	ldr	r2, [pc, #120]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005edc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d106      	bne.n	8005ef2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005ee4:	4b1a      	ldr	r3, [pc, #104]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee8:	4a19      	ldr	r2, [pc, #100]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005eea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005eee:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005ef0:	e00f      	b.n	8005f12 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d106      	bne.n	8005f06 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005ef8:	4b15      	ldr	r3, [pc, #84]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005efc:	4a14      	ldr	r2, [pc, #80]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005efe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005f02:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005f04:	e005      	b.n	8005f12 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005f06:	4b12      	ldr	r3, [pc, #72]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f0a:	4a11      	ldr	r2, [pc, #68]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005f0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f10:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005f12:	4b0f      	ldr	r3, [pc, #60]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a0e      	ldr	r2, [pc, #56]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f1e:	f7fb fb4f 	bl	80015c0 <HAL_GetTick>
 8005f22:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f24:	e008      	b.n	8005f38 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005f26:	f7fb fb4b 	bl	80015c0 <HAL_GetTick>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	1ad3      	subs	r3, r2, r3
 8005f30:	2b02      	cmp	r3, #2
 8005f32:	d901      	bls.n	8005f38 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e006      	b.n	8005f46 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f38:	4b05      	ldr	r3, [pc, #20]	; (8005f50 <RCCEx_PLL3_Config+0x15c>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d0f0      	beq.n	8005f26 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3710      	adds	r7, #16
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	58024400 	.word	0x58024400
 8005f54:	ffff0007 	.word	0xffff0007

08005f58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e049      	b.n	8005ffe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d106      	bne.n	8005f84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 f841 	bl	8006006 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2202      	movs	r2, #2
 8005f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	3304      	adds	r3, #4
 8005f94:	4619      	mov	r1, r3
 8005f96:	4610      	mov	r0, r2
 8005f98:	f000 fa00 	bl	800639c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3708      	adds	r7, #8
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}

08006006 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006006:	b480      	push	{r7}
 8006008:	b083      	sub	sp, #12
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800600e:	bf00      	nop
 8006010:	370c      	adds	r7, #12
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr
	...

0800601c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800601c:	b480      	push	{r7}
 800601e:	b085      	sub	sp, #20
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800602a:	b2db      	uxtb	r3, r3
 800602c:	2b01      	cmp	r3, #1
 800602e:	d001      	beq.n	8006034 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e054      	b.n	80060de <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2202      	movs	r2, #2
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68da      	ldr	r2, [r3, #12]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f042 0201 	orr.w	r2, r2, #1
 800604a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a26      	ldr	r2, [pc, #152]	; (80060ec <HAL_TIM_Base_Start_IT+0xd0>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d022      	beq.n	800609c <HAL_TIM_Base_Start_IT+0x80>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800605e:	d01d      	beq.n	800609c <HAL_TIM_Base_Start_IT+0x80>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a22      	ldr	r2, [pc, #136]	; (80060f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d018      	beq.n	800609c <HAL_TIM_Base_Start_IT+0x80>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a21      	ldr	r2, [pc, #132]	; (80060f4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d013      	beq.n	800609c <HAL_TIM_Base_Start_IT+0x80>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a1f      	ldr	r2, [pc, #124]	; (80060f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d00e      	beq.n	800609c <HAL_TIM_Base_Start_IT+0x80>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a1e      	ldr	r2, [pc, #120]	; (80060fc <HAL_TIM_Base_Start_IT+0xe0>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d009      	beq.n	800609c <HAL_TIM_Base_Start_IT+0x80>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a1c      	ldr	r2, [pc, #112]	; (8006100 <HAL_TIM_Base_Start_IT+0xe4>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d004      	beq.n	800609c <HAL_TIM_Base_Start_IT+0x80>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a1b      	ldr	r2, [pc, #108]	; (8006104 <HAL_TIM_Base_Start_IT+0xe8>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d115      	bne.n	80060c8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	689a      	ldr	r2, [r3, #8]
 80060a2:	4b19      	ldr	r3, [pc, #100]	; (8006108 <HAL_TIM_Base_Start_IT+0xec>)
 80060a4:	4013      	ands	r3, r2
 80060a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2b06      	cmp	r3, #6
 80060ac:	d015      	beq.n	80060da <HAL_TIM_Base_Start_IT+0xbe>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060b4:	d011      	beq.n	80060da <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f042 0201 	orr.w	r2, r2, #1
 80060c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c6:	e008      	b.n	80060da <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f042 0201 	orr.w	r2, r2, #1
 80060d6:	601a      	str	r2, [r3, #0]
 80060d8:	e000      	b.n	80060dc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060dc:	2300      	movs	r3, #0
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3714      	adds	r7, #20
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	40010000 	.word	0x40010000
 80060f0:	40000400 	.word	0x40000400
 80060f4:	40000800 	.word	0x40000800
 80060f8:	40000c00 	.word	0x40000c00
 80060fc:	40010400 	.word	0x40010400
 8006100:	40001800 	.word	0x40001800
 8006104:	40014000 	.word	0x40014000
 8006108:	00010007 	.word	0x00010007

0800610c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	691b      	ldr	r3, [r3, #16]
 800611a:	f003 0302 	and.w	r3, r3, #2
 800611e:	2b02      	cmp	r3, #2
 8006120:	d122      	bne.n	8006168 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	f003 0302 	and.w	r3, r3, #2
 800612c:	2b02      	cmp	r3, #2
 800612e:	d11b      	bne.n	8006168 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f06f 0202 	mvn.w	r2, #2
 8006138:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2201      	movs	r2, #1
 800613e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	f003 0303 	and.w	r3, r3, #3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d003      	beq.n	8006156 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f905 	bl	800635e <HAL_TIM_IC_CaptureCallback>
 8006154:	e005      	b.n	8006162 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 f8f7 	bl	800634a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 f908 	bl	8006372 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	f003 0304 	and.w	r3, r3, #4
 8006172:	2b04      	cmp	r3, #4
 8006174:	d122      	bne.n	80061bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	f003 0304 	and.w	r3, r3, #4
 8006180:	2b04      	cmp	r3, #4
 8006182:	d11b      	bne.n	80061bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f06f 0204 	mvn.w	r2, #4
 800618c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2202      	movs	r2, #2
 8006192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d003      	beq.n	80061aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 f8db 	bl	800635e <HAL_TIM_IC_CaptureCallback>
 80061a8:	e005      	b.n	80061b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 f8cd 	bl	800634a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 f8de 	bl	8006372 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	f003 0308 	and.w	r3, r3, #8
 80061c6:	2b08      	cmp	r3, #8
 80061c8:	d122      	bne.n	8006210 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	f003 0308 	and.w	r3, r3, #8
 80061d4:	2b08      	cmp	r3, #8
 80061d6:	d11b      	bne.n	8006210 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f06f 0208 	mvn.w	r2, #8
 80061e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2204      	movs	r2, #4
 80061e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	69db      	ldr	r3, [r3, #28]
 80061ee:	f003 0303 	and.w	r3, r3, #3
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d003      	beq.n	80061fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 f8b1 	bl	800635e <HAL_TIM_IC_CaptureCallback>
 80061fc:	e005      	b.n	800620a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 f8a3 	bl	800634a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 f8b4 	bl	8006372 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	f003 0310 	and.w	r3, r3, #16
 800621a:	2b10      	cmp	r3, #16
 800621c:	d122      	bne.n	8006264 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	f003 0310 	and.w	r3, r3, #16
 8006228:	2b10      	cmp	r3, #16
 800622a:	d11b      	bne.n	8006264 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f06f 0210 	mvn.w	r2, #16
 8006234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2208      	movs	r2, #8
 800623a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	69db      	ldr	r3, [r3, #28]
 8006242:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006246:	2b00      	cmp	r3, #0
 8006248:	d003      	beq.n	8006252 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 f887 	bl	800635e <HAL_TIM_IC_CaptureCallback>
 8006250:	e005      	b.n	800625e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f879 	bl	800634a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 f88a 	bl	8006372 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	691b      	ldr	r3, [r3, #16]
 800626a:	f003 0301 	and.w	r3, r3, #1
 800626e:	2b01      	cmp	r3, #1
 8006270:	d10e      	bne.n	8006290 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	f003 0301 	and.w	r3, r3, #1
 800627c:	2b01      	cmp	r3, #1
 800627e:	d107      	bne.n	8006290 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f06f 0201 	mvn.w	r2, #1
 8006288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f7fa fdb4 	bl	8000df8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800629a:	2b80      	cmp	r3, #128	; 0x80
 800629c:	d10e      	bne.n	80062bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062a8:	2b80      	cmp	r3, #128	; 0x80
 80062aa:	d107      	bne.n	80062bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80062b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 f914 	bl	80064e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	691b      	ldr	r3, [r3, #16]
 80062c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062ca:	d10e      	bne.n	80062ea <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062d6:	2b80      	cmp	r3, #128	; 0x80
 80062d8:	d107      	bne.n	80062ea <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80062e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f000 f907 	bl	80064f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f4:	2b40      	cmp	r3, #64	; 0x40
 80062f6:	d10e      	bne.n	8006316 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006302:	2b40      	cmp	r3, #64	; 0x40
 8006304:	d107      	bne.n	8006316 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800630e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f000 f838 	bl	8006386 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	691b      	ldr	r3, [r3, #16]
 800631c:	f003 0320 	and.w	r3, r3, #32
 8006320:	2b20      	cmp	r3, #32
 8006322:	d10e      	bne.n	8006342 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	f003 0320 	and.w	r3, r3, #32
 800632e:	2b20      	cmp	r3, #32
 8006330:	d107      	bne.n	8006342 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f06f 0220 	mvn.w	r2, #32
 800633a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f8c7 	bl	80064d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006342:	bf00      	nop
 8006344:	3708      	adds	r7, #8
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}

0800634a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800634a:	b480      	push	{r7}
 800634c:	b083      	sub	sp, #12
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006352:	bf00      	nop
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800635e:	b480      	push	{r7}
 8006360:	b083      	sub	sp, #12
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006366:	bf00      	nop
 8006368:	370c      	adds	r7, #12
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr

08006372 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006372:	b480      	push	{r7}
 8006374:	b083      	sub	sp, #12
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800637a:	bf00      	nop
 800637c:	370c      	adds	r7, #12
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr

08006386 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006386:	b480      	push	{r7}
 8006388:	b083      	sub	sp, #12
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800638e:	bf00      	nop
 8006390:	370c      	adds	r7, #12
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr
	...

0800639c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800639c:	b480      	push	{r7}
 800639e:	b085      	sub	sp, #20
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
 80063a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	4a40      	ldr	r2, [pc, #256]	; (80064b0 <TIM_Base_SetConfig+0x114>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d013      	beq.n	80063dc <TIM_Base_SetConfig+0x40>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063ba:	d00f      	beq.n	80063dc <TIM_Base_SetConfig+0x40>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4a3d      	ldr	r2, [pc, #244]	; (80064b4 <TIM_Base_SetConfig+0x118>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d00b      	beq.n	80063dc <TIM_Base_SetConfig+0x40>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a3c      	ldr	r2, [pc, #240]	; (80064b8 <TIM_Base_SetConfig+0x11c>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d007      	beq.n	80063dc <TIM_Base_SetConfig+0x40>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a3b      	ldr	r2, [pc, #236]	; (80064bc <TIM_Base_SetConfig+0x120>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d003      	beq.n	80063dc <TIM_Base_SetConfig+0x40>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a3a      	ldr	r2, [pc, #232]	; (80064c0 <TIM_Base_SetConfig+0x124>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d108      	bne.n	80063ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4a2f      	ldr	r2, [pc, #188]	; (80064b0 <TIM_Base_SetConfig+0x114>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d01f      	beq.n	8006436 <TIM_Base_SetConfig+0x9a>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063fc:	d01b      	beq.n	8006436 <TIM_Base_SetConfig+0x9a>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a2c      	ldr	r2, [pc, #176]	; (80064b4 <TIM_Base_SetConfig+0x118>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d017      	beq.n	8006436 <TIM_Base_SetConfig+0x9a>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a2b      	ldr	r2, [pc, #172]	; (80064b8 <TIM_Base_SetConfig+0x11c>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d013      	beq.n	8006436 <TIM_Base_SetConfig+0x9a>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a2a      	ldr	r2, [pc, #168]	; (80064bc <TIM_Base_SetConfig+0x120>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d00f      	beq.n	8006436 <TIM_Base_SetConfig+0x9a>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a29      	ldr	r2, [pc, #164]	; (80064c0 <TIM_Base_SetConfig+0x124>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d00b      	beq.n	8006436 <TIM_Base_SetConfig+0x9a>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a28      	ldr	r2, [pc, #160]	; (80064c4 <TIM_Base_SetConfig+0x128>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d007      	beq.n	8006436 <TIM_Base_SetConfig+0x9a>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a27      	ldr	r2, [pc, #156]	; (80064c8 <TIM_Base_SetConfig+0x12c>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d003      	beq.n	8006436 <TIM_Base_SetConfig+0x9a>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a26      	ldr	r2, [pc, #152]	; (80064cc <TIM_Base_SetConfig+0x130>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d108      	bne.n	8006448 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800643c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	4313      	orrs	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	695b      	ldr	r3, [r3, #20]
 8006452:	4313      	orrs	r3, r2
 8006454:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	689a      	ldr	r2, [r3, #8]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a10      	ldr	r2, [pc, #64]	; (80064b0 <TIM_Base_SetConfig+0x114>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d00f      	beq.n	8006494 <TIM_Base_SetConfig+0xf8>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	4a12      	ldr	r2, [pc, #72]	; (80064c0 <TIM_Base_SetConfig+0x124>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d00b      	beq.n	8006494 <TIM_Base_SetConfig+0xf8>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a11      	ldr	r2, [pc, #68]	; (80064c4 <TIM_Base_SetConfig+0x128>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d007      	beq.n	8006494 <TIM_Base_SetConfig+0xf8>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a10      	ldr	r2, [pc, #64]	; (80064c8 <TIM_Base_SetConfig+0x12c>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d003      	beq.n	8006494 <TIM_Base_SetConfig+0xf8>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a0f      	ldr	r2, [pc, #60]	; (80064cc <TIM_Base_SetConfig+0x130>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d103      	bne.n	800649c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	691a      	ldr	r2, [r3, #16]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	615a      	str	r2, [r3, #20]
}
 80064a2:	bf00      	nop
 80064a4:	3714      	adds	r7, #20
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop
 80064b0:	40010000 	.word	0x40010000
 80064b4:	40000400 	.word	0x40000400
 80064b8:	40000800 	.word	0x40000800
 80064bc:	40000c00 	.word	0x40000c00
 80064c0:	40010400 	.word	0x40010400
 80064c4:	40014000 	.word	0x40014000
 80064c8:	40014400 	.word	0x40014400
 80064cc:	40014800 	.word	0x40014800

080064d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064d8:	bf00      	nop
 80064da:	370c      	adds	r7, #12
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr

080064e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b083      	sub	sp, #12
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064ec:	bf00      	nop
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d101      	bne.n	800651e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	e042      	b.n	80065a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006524:	2b00      	cmp	r3, #0
 8006526:	d106      	bne.n	8006536 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f7fa feb3 	bl	800129c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2224      	movs	r2, #36	; 0x24
 800653a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f022 0201 	bic.w	r2, r2, #1
 800654c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 f8ba 	bl	80066c8 <UART_SetConfig>
 8006554:	4603      	mov	r3, r0
 8006556:	2b01      	cmp	r3, #1
 8006558:	d101      	bne.n	800655e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e022      	b.n	80065a4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006562:	2b00      	cmp	r3, #0
 8006564:	d002      	beq.n	800656c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 fe16 	bl	8007198 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	685a      	ldr	r2, [r3, #4]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800657a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	689a      	ldr	r2, [r3, #8]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800658a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f042 0201 	orr.w	r2, r2, #1
 800659a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 fe9d 	bl	80072dc <UART_CheckIdleState>
 80065a2:	4603      	mov	r3, r0
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3708      	adds	r7, #8
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}

080065ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b08a      	sub	sp, #40	; 0x28
 80065b0:	af02      	add	r7, sp, #8
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	603b      	str	r3, [r7, #0]
 80065b8:	4613      	mov	r3, r2
 80065ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065c2:	2b20      	cmp	r3, #32
 80065c4:	d17b      	bne.n	80066be <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d002      	beq.n	80065d2 <HAL_UART_Transmit+0x26>
 80065cc:	88fb      	ldrh	r3, [r7, #6]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d101      	bne.n	80065d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e074      	b.n	80066c0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2221      	movs	r2, #33	; 0x21
 80065e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065e6:	f7fa ffeb 	bl	80015c0 <HAL_GetTick>
 80065ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	88fa      	ldrh	r2, [r7, #6]
 80065f0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	88fa      	ldrh	r2, [r7, #6]
 80065f8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006604:	d108      	bne.n	8006618 <HAL_UART_Transmit+0x6c>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d104      	bne.n	8006618 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800660e:	2300      	movs	r3, #0
 8006610:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	61bb      	str	r3, [r7, #24]
 8006616:	e003      	b.n	8006620 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800661c:	2300      	movs	r3, #0
 800661e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006620:	e030      	b.n	8006684 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	2200      	movs	r2, #0
 800662a:	2180      	movs	r1, #128	; 0x80
 800662c:	68f8      	ldr	r0, [r7, #12]
 800662e:	f000 feff 	bl	8007430 <UART_WaitOnFlagUntilTimeout>
 8006632:	4603      	mov	r3, r0
 8006634:	2b00      	cmp	r3, #0
 8006636:	d005      	beq.n	8006644 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2220      	movs	r2, #32
 800663c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e03d      	b.n	80066c0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10b      	bne.n	8006662 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	881b      	ldrh	r3, [r3, #0]
 800664e:	461a      	mov	r2, r3
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006658:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800665a:	69bb      	ldr	r3, [r7, #24]
 800665c:	3302      	adds	r3, #2
 800665e:	61bb      	str	r3, [r7, #24]
 8006660:	e007      	b.n	8006672 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	781a      	ldrb	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	3301      	adds	r3, #1
 8006670:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006678:	b29b      	uxth	r3, r3
 800667a:	3b01      	subs	r3, #1
 800667c:	b29a      	uxth	r2, r3
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800668a:	b29b      	uxth	r3, r3
 800668c:	2b00      	cmp	r3, #0
 800668e:	d1c8      	bne.n	8006622 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	2200      	movs	r2, #0
 8006698:	2140      	movs	r1, #64	; 0x40
 800669a:	68f8      	ldr	r0, [r7, #12]
 800669c:	f000 fec8 	bl	8007430 <UART_WaitOnFlagUntilTimeout>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d005      	beq.n	80066b2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2220      	movs	r2, #32
 80066aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80066ae:	2303      	movs	r3, #3
 80066b0:	e006      	b.n	80066c0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2220      	movs	r2, #32
 80066b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80066ba:	2300      	movs	r3, #0
 80066bc:	e000      	b.n	80066c0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80066be:	2302      	movs	r3, #2
  }
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3720      	adds	r7, #32
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066cc:	b092      	sub	sp, #72	; 0x48
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066d2:	2300      	movs	r3, #0
 80066d4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	689a      	ldr	r2, [r3, #8]
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	691b      	ldr	r3, [r3, #16]
 80066e0:	431a      	orrs	r2, r3
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	431a      	orrs	r2, r3
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	69db      	ldr	r3, [r3, #28]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	4bbe      	ldr	r3, [pc, #760]	; (80069f0 <UART_SetConfig+0x328>)
 80066f8:	4013      	ands	r3, r2
 80066fa:	697a      	ldr	r2, [r7, #20]
 80066fc:	6812      	ldr	r2, [r2, #0]
 80066fe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006700:	430b      	orrs	r3, r1
 8006702:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	68da      	ldr	r2, [r3, #12]
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	430a      	orrs	r2, r1
 8006718:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	699b      	ldr	r3, [r3, #24]
 800671e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4ab3      	ldr	r2, [pc, #716]	; (80069f4 <UART_SetConfig+0x32c>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d004      	beq.n	8006734 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	6a1b      	ldr	r3, [r3, #32]
 800672e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006730:	4313      	orrs	r3, r2
 8006732:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	689a      	ldr	r2, [r3, #8]
 800673a:	4baf      	ldr	r3, [pc, #700]	; (80069f8 <UART_SetConfig+0x330>)
 800673c:	4013      	ands	r3, r2
 800673e:	697a      	ldr	r2, [r7, #20]
 8006740:	6812      	ldr	r2, [r2, #0]
 8006742:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006744:	430b      	orrs	r3, r1
 8006746:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800674e:	f023 010f 	bic.w	r1, r3, #15
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	430a      	orrs	r2, r1
 800675c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4aa6      	ldr	r2, [pc, #664]	; (80069fc <UART_SetConfig+0x334>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d177      	bne.n	8006858 <UART_SetConfig+0x190>
 8006768:	4ba5      	ldr	r3, [pc, #660]	; (8006a00 <UART_SetConfig+0x338>)
 800676a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800676c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006770:	2b28      	cmp	r3, #40	; 0x28
 8006772:	d86d      	bhi.n	8006850 <UART_SetConfig+0x188>
 8006774:	a201      	add	r2, pc, #4	; (adr r2, 800677c <UART_SetConfig+0xb4>)
 8006776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800677a:	bf00      	nop
 800677c:	08006821 	.word	0x08006821
 8006780:	08006851 	.word	0x08006851
 8006784:	08006851 	.word	0x08006851
 8006788:	08006851 	.word	0x08006851
 800678c:	08006851 	.word	0x08006851
 8006790:	08006851 	.word	0x08006851
 8006794:	08006851 	.word	0x08006851
 8006798:	08006851 	.word	0x08006851
 800679c:	08006829 	.word	0x08006829
 80067a0:	08006851 	.word	0x08006851
 80067a4:	08006851 	.word	0x08006851
 80067a8:	08006851 	.word	0x08006851
 80067ac:	08006851 	.word	0x08006851
 80067b0:	08006851 	.word	0x08006851
 80067b4:	08006851 	.word	0x08006851
 80067b8:	08006851 	.word	0x08006851
 80067bc:	08006831 	.word	0x08006831
 80067c0:	08006851 	.word	0x08006851
 80067c4:	08006851 	.word	0x08006851
 80067c8:	08006851 	.word	0x08006851
 80067cc:	08006851 	.word	0x08006851
 80067d0:	08006851 	.word	0x08006851
 80067d4:	08006851 	.word	0x08006851
 80067d8:	08006851 	.word	0x08006851
 80067dc:	08006839 	.word	0x08006839
 80067e0:	08006851 	.word	0x08006851
 80067e4:	08006851 	.word	0x08006851
 80067e8:	08006851 	.word	0x08006851
 80067ec:	08006851 	.word	0x08006851
 80067f0:	08006851 	.word	0x08006851
 80067f4:	08006851 	.word	0x08006851
 80067f8:	08006851 	.word	0x08006851
 80067fc:	08006841 	.word	0x08006841
 8006800:	08006851 	.word	0x08006851
 8006804:	08006851 	.word	0x08006851
 8006808:	08006851 	.word	0x08006851
 800680c:	08006851 	.word	0x08006851
 8006810:	08006851 	.word	0x08006851
 8006814:	08006851 	.word	0x08006851
 8006818:	08006851 	.word	0x08006851
 800681c:	08006849 	.word	0x08006849
 8006820:	2301      	movs	r3, #1
 8006822:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006826:	e222      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006828:	2304      	movs	r3, #4
 800682a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800682e:	e21e      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006830:	2308      	movs	r3, #8
 8006832:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006836:	e21a      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006838:	2310      	movs	r3, #16
 800683a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800683e:	e216      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006840:	2320      	movs	r3, #32
 8006842:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006846:	e212      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006848:	2340      	movs	r3, #64	; 0x40
 800684a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800684e:	e20e      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006850:	2380      	movs	r3, #128	; 0x80
 8006852:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006856:	e20a      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a69      	ldr	r2, [pc, #420]	; (8006a04 <UART_SetConfig+0x33c>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d130      	bne.n	80068c4 <UART_SetConfig+0x1fc>
 8006862:	4b67      	ldr	r3, [pc, #412]	; (8006a00 <UART_SetConfig+0x338>)
 8006864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006866:	f003 0307 	and.w	r3, r3, #7
 800686a:	2b05      	cmp	r3, #5
 800686c:	d826      	bhi.n	80068bc <UART_SetConfig+0x1f4>
 800686e:	a201      	add	r2, pc, #4	; (adr r2, 8006874 <UART_SetConfig+0x1ac>)
 8006870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006874:	0800688d 	.word	0x0800688d
 8006878:	08006895 	.word	0x08006895
 800687c:	0800689d 	.word	0x0800689d
 8006880:	080068a5 	.word	0x080068a5
 8006884:	080068ad 	.word	0x080068ad
 8006888:	080068b5 	.word	0x080068b5
 800688c:	2300      	movs	r3, #0
 800688e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006892:	e1ec      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006894:	2304      	movs	r3, #4
 8006896:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800689a:	e1e8      	b.n	8006c6e <UART_SetConfig+0x5a6>
 800689c:	2308      	movs	r3, #8
 800689e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80068a2:	e1e4      	b.n	8006c6e <UART_SetConfig+0x5a6>
 80068a4:	2310      	movs	r3, #16
 80068a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80068aa:	e1e0      	b.n	8006c6e <UART_SetConfig+0x5a6>
 80068ac:	2320      	movs	r3, #32
 80068ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80068b2:	e1dc      	b.n	8006c6e <UART_SetConfig+0x5a6>
 80068b4:	2340      	movs	r3, #64	; 0x40
 80068b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80068ba:	e1d8      	b.n	8006c6e <UART_SetConfig+0x5a6>
 80068bc:	2380      	movs	r3, #128	; 0x80
 80068be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80068c2:	e1d4      	b.n	8006c6e <UART_SetConfig+0x5a6>
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a4f      	ldr	r2, [pc, #316]	; (8006a08 <UART_SetConfig+0x340>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d130      	bne.n	8006930 <UART_SetConfig+0x268>
 80068ce:	4b4c      	ldr	r3, [pc, #304]	; (8006a00 <UART_SetConfig+0x338>)
 80068d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068d2:	f003 0307 	and.w	r3, r3, #7
 80068d6:	2b05      	cmp	r3, #5
 80068d8:	d826      	bhi.n	8006928 <UART_SetConfig+0x260>
 80068da:	a201      	add	r2, pc, #4	; (adr r2, 80068e0 <UART_SetConfig+0x218>)
 80068dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068e0:	080068f9 	.word	0x080068f9
 80068e4:	08006901 	.word	0x08006901
 80068e8:	08006909 	.word	0x08006909
 80068ec:	08006911 	.word	0x08006911
 80068f0:	08006919 	.word	0x08006919
 80068f4:	08006921 	.word	0x08006921
 80068f8:	2300      	movs	r3, #0
 80068fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80068fe:	e1b6      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006900:	2304      	movs	r3, #4
 8006902:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006906:	e1b2      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006908:	2308      	movs	r3, #8
 800690a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800690e:	e1ae      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006910:	2310      	movs	r3, #16
 8006912:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006916:	e1aa      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006918:	2320      	movs	r3, #32
 800691a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800691e:	e1a6      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006920:	2340      	movs	r3, #64	; 0x40
 8006922:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006926:	e1a2      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006928:	2380      	movs	r3, #128	; 0x80
 800692a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800692e:	e19e      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a35      	ldr	r2, [pc, #212]	; (8006a0c <UART_SetConfig+0x344>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d130      	bne.n	800699c <UART_SetConfig+0x2d4>
 800693a:	4b31      	ldr	r3, [pc, #196]	; (8006a00 <UART_SetConfig+0x338>)
 800693c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800693e:	f003 0307 	and.w	r3, r3, #7
 8006942:	2b05      	cmp	r3, #5
 8006944:	d826      	bhi.n	8006994 <UART_SetConfig+0x2cc>
 8006946:	a201      	add	r2, pc, #4	; (adr r2, 800694c <UART_SetConfig+0x284>)
 8006948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800694c:	08006965 	.word	0x08006965
 8006950:	0800696d 	.word	0x0800696d
 8006954:	08006975 	.word	0x08006975
 8006958:	0800697d 	.word	0x0800697d
 800695c:	08006985 	.word	0x08006985
 8006960:	0800698d 	.word	0x0800698d
 8006964:	2300      	movs	r3, #0
 8006966:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800696a:	e180      	b.n	8006c6e <UART_SetConfig+0x5a6>
 800696c:	2304      	movs	r3, #4
 800696e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006972:	e17c      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006974:	2308      	movs	r3, #8
 8006976:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800697a:	e178      	b.n	8006c6e <UART_SetConfig+0x5a6>
 800697c:	2310      	movs	r3, #16
 800697e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006982:	e174      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006984:	2320      	movs	r3, #32
 8006986:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800698a:	e170      	b.n	8006c6e <UART_SetConfig+0x5a6>
 800698c:	2340      	movs	r3, #64	; 0x40
 800698e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006992:	e16c      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006994:	2380      	movs	r3, #128	; 0x80
 8006996:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800699a:	e168      	b.n	8006c6e <UART_SetConfig+0x5a6>
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a1b      	ldr	r2, [pc, #108]	; (8006a10 <UART_SetConfig+0x348>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d142      	bne.n	8006a2c <UART_SetConfig+0x364>
 80069a6:	4b16      	ldr	r3, [pc, #88]	; (8006a00 <UART_SetConfig+0x338>)
 80069a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069aa:	f003 0307 	and.w	r3, r3, #7
 80069ae:	2b05      	cmp	r3, #5
 80069b0:	d838      	bhi.n	8006a24 <UART_SetConfig+0x35c>
 80069b2:	a201      	add	r2, pc, #4	; (adr r2, 80069b8 <UART_SetConfig+0x2f0>)
 80069b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069b8:	080069d1 	.word	0x080069d1
 80069bc:	080069d9 	.word	0x080069d9
 80069c0:	080069e1 	.word	0x080069e1
 80069c4:	080069e9 	.word	0x080069e9
 80069c8:	08006a15 	.word	0x08006a15
 80069cc:	08006a1d 	.word	0x08006a1d
 80069d0:	2300      	movs	r3, #0
 80069d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80069d6:	e14a      	b.n	8006c6e <UART_SetConfig+0x5a6>
 80069d8:	2304      	movs	r3, #4
 80069da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80069de:	e146      	b.n	8006c6e <UART_SetConfig+0x5a6>
 80069e0:	2308      	movs	r3, #8
 80069e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80069e6:	e142      	b.n	8006c6e <UART_SetConfig+0x5a6>
 80069e8:	2310      	movs	r3, #16
 80069ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80069ee:	e13e      	b.n	8006c6e <UART_SetConfig+0x5a6>
 80069f0:	cfff69f3 	.word	0xcfff69f3
 80069f4:	58000c00 	.word	0x58000c00
 80069f8:	11fff4ff 	.word	0x11fff4ff
 80069fc:	40011000 	.word	0x40011000
 8006a00:	58024400 	.word	0x58024400
 8006a04:	40004400 	.word	0x40004400
 8006a08:	40004800 	.word	0x40004800
 8006a0c:	40004c00 	.word	0x40004c00
 8006a10:	40005000 	.word	0x40005000
 8006a14:	2320      	movs	r3, #32
 8006a16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006a1a:	e128      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006a1c:	2340      	movs	r3, #64	; 0x40
 8006a1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006a22:	e124      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006a24:	2380      	movs	r3, #128	; 0x80
 8006a26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006a2a:	e120      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4acb      	ldr	r2, [pc, #812]	; (8006d60 <UART_SetConfig+0x698>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d176      	bne.n	8006b24 <UART_SetConfig+0x45c>
 8006a36:	4bcb      	ldr	r3, [pc, #812]	; (8006d64 <UART_SetConfig+0x69c>)
 8006a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a3a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006a3e:	2b28      	cmp	r3, #40	; 0x28
 8006a40:	d86c      	bhi.n	8006b1c <UART_SetConfig+0x454>
 8006a42:	a201      	add	r2, pc, #4	; (adr r2, 8006a48 <UART_SetConfig+0x380>)
 8006a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a48:	08006aed 	.word	0x08006aed
 8006a4c:	08006b1d 	.word	0x08006b1d
 8006a50:	08006b1d 	.word	0x08006b1d
 8006a54:	08006b1d 	.word	0x08006b1d
 8006a58:	08006b1d 	.word	0x08006b1d
 8006a5c:	08006b1d 	.word	0x08006b1d
 8006a60:	08006b1d 	.word	0x08006b1d
 8006a64:	08006b1d 	.word	0x08006b1d
 8006a68:	08006af5 	.word	0x08006af5
 8006a6c:	08006b1d 	.word	0x08006b1d
 8006a70:	08006b1d 	.word	0x08006b1d
 8006a74:	08006b1d 	.word	0x08006b1d
 8006a78:	08006b1d 	.word	0x08006b1d
 8006a7c:	08006b1d 	.word	0x08006b1d
 8006a80:	08006b1d 	.word	0x08006b1d
 8006a84:	08006b1d 	.word	0x08006b1d
 8006a88:	08006afd 	.word	0x08006afd
 8006a8c:	08006b1d 	.word	0x08006b1d
 8006a90:	08006b1d 	.word	0x08006b1d
 8006a94:	08006b1d 	.word	0x08006b1d
 8006a98:	08006b1d 	.word	0x08006b1d
 8006a9c:	08006b1d 	.word	0x08006b1d
 8006aa0:	08006b1d 	.word	0x08006b1d
 8006aa4:	08006b1d 	.word	0x08006b1d
 8006aa8:	08006b05 	.word	0x08006b05
 8006aac:	08006b1d 	.word	0x08006b1d
 8006ab0:	08006b1d 	.word	0x08006b1d
 8006ab4:	08006b1d 	.word	0x08006b1d
 8006ab8:	08006b1d 	.word	0x08006b1d
 8006abc:	08006b1d 	.word	0x08006b1d
 8006ac0:	08006b1d 	.word	0x08006b1d
 8006ac4:	08006b1d 	.word	0x08006b1d
 8006ac8:	08006b0d 	.word	0x08006b0d
 8006acc:	08006b1d 	.word	0x08006b1d
 8006ad0:	08006b1d 	.word	0x08006b1d
 8006ad4:	08006b1d 	.word	0x08006b1d
 8006ad8:	08006b1d 	.word	0x08006b1d
 8006adc:	08006b1d 	.word	0x08006b1d
 8006ae0:	08006b1d 	.word	0x08006b1d
 8006ae4:	08006b1d 	.word	0x08006b1d
 8006ae8:	08006b15 	.word	0x08006b15
 8006aec:	2301      	movs	r3, #1
 8006aee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006af2:	e0bc      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006af4:	2304      	movs	r3, #4
 8006af6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006afa:	e0b8      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006afc:	2308      	movs	r3, #8
 8006afe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b02:	e0b4      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b04:	2310      	movs	r3, #16
 8006b06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b0a:	e0b0      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b0c:	2320      	movs	r3, #32
 8006b0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b12:	e0ac      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b14:	2340      	movs	r3, #64	; 0x40
 8006b16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b1a:	e0a8      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b1c:	2380      	movs	r3, #128	; 0x80
 8006b1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b22:	e0a4      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a8f      	ldr	r2, [pc, #572]	; (8006d68 <UART_SetConfig+0x6a0>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d130      	bne.n	8006b90 <UART_SetConfig+0x4c8>
 8006b2e:	4b8d      	ldr	r3, [pc, #564]	; (8006d64 <UART_SetConfig+0x69c>)
 8006b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b32:	f003 0307 	and.w	r3, r3, #7
 8006b36:	2b05      	cmp	r3, #5
 8006b38:	d826      	bhi.n	8006b88 <UART_SetConfig+0x4c0>
 8006b3a:	a201      	add	r2, pc, #4	; (adr r2, 8006b40 <UART_SetConfig+0x478>)
 8006b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b40:	08006b59 	.word	0x08006b59
 8006b44:	08006b61 	.word	0x08006b61
 8006b48:	08006b69 	.word	0x08006b69
 8006b4c:	08006b71 	.word	0x08006b71
 8006b50:	08006b79 	.word	0x08006b79
 8006b54:	08006b81 	.word	0x08006b81
 8006b58:	2300      	movs	r3, #0
 8006b5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b5e:	e086      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b60:	2304      	movs	r3, #4
 8006b62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b66:	e082      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b68:	2308      	movs	r3, #8
 8006b6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b6e:	e07e      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b70:	2310      	movs	r3, #16
 8006b72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b76:	e07a      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b78:	2320      	movs	r3, #32
 8006b7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b7e:	e076      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b80:	2340      	movs	r3, #64	; 0x40
 8006b82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b86:	e072      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b88:	2380      	movs	r3, #128	; 0x80
 8006b8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b8e:	e06e      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a75      	ldr	r2, [pc, #468]	; (8006d6c <UART_SetConfig+0x6a4>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d130      	bne.n	8006bfc <UART_SetConfig+0x534>
 8006b9a:	4b72      	ldr	r3, [pc, #456]	; (8006d64 <UART_SetConfig+0x69c>)
 8006b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b9e:	f003 0307 	and.w	r3, r3, #7
 8006ba2:	2b05      	cmp	r3, #5
 8006ba4:	d826      	bhi.n	8006bf4 <UART_SetConfig+0x52c>
 8006ba6:	a201      	add	r2, pc, #4	; (adr r2, 8006bac <UART_SetConfig+0x4e4>)
 8006ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bac:	08006bc5 	.word	0x08006bc5
 8006bb0:	08006bcd 	.word	0x08006bcd
 8006bb4:	08006bd5 	.word	0x08006bd5
 8006bb8:	08006bdd 	.word	0x08006bdd
 8006bbc:	08006be5 	.word	0x08006be5
 8006bc0:	08006bed 	.word	0x08006bed
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bca:	e050      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006bcc:	2304      	movs	r3, #4
 8006bce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bd2:	e04c      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006bd4:	2308      	movs	r3, #8
 8006bd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bda:	e048      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006bdc:	2310      	movs	r3, #16
 8006bde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006be2:	e044      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006be4:	2320      	movs	r3, #32
 8006be6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bea:	e040      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006bec:	2340      	movs	r3, #64	; 0x40
 8006bee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bf2:	e03c      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006bf4:	2380      	movs	r3, #128	; 0x80
 8006bf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bfa:	e038      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a5b      	ldr	r2, [pc, #364]	; (8006d70 <UART_SetConfig+0x6a8>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d130      	bne.n	8006c68 <UART_SetConfig+0x5a0>
 8006c06:	4b57      	ldr	r3, [pc, #348]	; (8006d64 <UART_SetConfig+0x69c>)
 8006c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c0a:	f003 0307 	and.w	r3, r3, #7
 8006c0e:	2b05      	cmp	r3, #5
 8006c10:	d826      	bhi.n	8006c60 <UART_SetConfig+0x598>
 8006c12:	a201      	add	r2, pc, #4	; (adr r2, 8006c18 <UART_SetConfig+0x550>)
 8006c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c18:	08006c31 	.word	0x08006c31
 8006c1c:	08006c39 	.word	0x08006c39
 8006c20:	08006c41 	.word	0x08006c41
 8006c24:	08006c49 	.word	0x08006c49
 8006c28:	08006c51 	.word	0x08006c51
 8006c2c:	08006c59 	.word	0x08006c59
 8006c30:	2302      	movs	r3, #2
 8006c32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c36:	e01a      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006c38:	2304      	movs	r3, #4
 8006c3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c3e:	e016      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006c40:	2308      	movs	r3, #8
 8006c42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c46:	e012      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006c48:	2310      	movs	r3, #16
 8006c4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c4e:	e00e      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006c50:	2320      	movs	r3, #32
 8006c52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c56:	e00a      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006c58:	2340      	movs	r3, #64	; 0x40
 8006c5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c5e:	e006      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006c60:	2380      	movs	r3, #128	; 0x80
 8006c62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c66:	e002      	b.n	8006c6e <UART_SetConfig+0x5a6>
 8006c68:	2380      	movs	r3, #128	; 0x80
 8006c6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a3f      	ldr	r2, [pc, #252]	; (8006d70 <UART_SetConfig+0x6a8>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	f040 80f8 	bne.w	8006e6a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c7a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006c7e:	2b20      	cmp	r3, #32
 8006c80:	dc46      	bgt.n	8006d10 <UART_SetConfig+0x648>
 8006c82:	2b02      	cmp	r3, #2
 8006c84:	f2c0 8082 	blt.w	8006d8c <UART_SetConfig+0x6c4>
 8006c88:	3b02      	subs	r3, #2
 8006c8a:	2b1e      	cmp	r3, #30
 8006c8c:	d87e      	bhi.n	8006d8c <UART_SetConfig+0x6c4>
 8006c8e:	a201      	add	r2, pc, #4	; (adr r2, 8006c94 <UART_SetConfig+0x5cc>)
 8006c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c94:	08006d17 	.word	0x08006d17
 8006c98:	08006d8d 	.word	0x08006d8d
 8006c9c:	08006d1f 	.word	0x08006d1f
 8006ca0:	08006d8d 	.word	0x08006d8d
 8006ca4:	08006d8d 	.word	0x08006d8d
 8006ca8:	08006d8d 	.word	0x08006d8d
 8006cac:	08006d2f 	.word	0x08006d2f
 8006cb0:	08006d8d 	.word	0x08006d8d
 8006cb4:	08006d8d 	.word	0x08006d8d
 8006cb8:	08006d8d 	.word	0x08006d8d
 8006cbc:	08006d8d 	.word	0x08006d8d
 8006cc0:	08006d8d 	.word	0x08006d8d
 8006cc4:	08006d8d 	.word	0x08006d8d
 8006cc8:	08006d8d 	.word	0x08006d8d
 8006ccc:	08006d3f 	.word	0x08006d3f
 8006cd0:	08006d8d 	.word	0x08006d8d
 8006cd4:	08006d8d 	.word	0x08006d8d
 8006cd8:	08006d8d 	.word	0x08006d8d
 8006cdc:	08006d8d 	.word	0x08006d8d
 8006ce0:	08006d8d 	.word	0x08006d8d
 8006ce4:	08006d8d 	.word	0x08006d8d
 8006ce8:	08006d8d 	.word	0x08006d8d
 8006cec:	08006d8d 	.word	0x08006d8d
 8006cf0:	08006d8d 	.word	0x08006d8d
 8006cf4:	08006d8d 	.word	0x08006d8d
 8006cf8:	08006d8d 	.word	0x08006d8d
 8006cfc:	08006d8d 	.word	0x08006d8d
 8006d00:	08006d8d 	.word	0x08006d8d
 8006d04:	08006d8d 	.word	0x08006d8d
 8006d08:	08006d8d 	.word	0x08006d8d
 8006d0c:	08006d7f 	.word	0x08006d7f
 8006d10:	2b40      	cmp	r3, #64	; 0x40
 8006d12:	d037      	beq.n	8006d84 <UART_SetConfig+0x6bc>
 8006d14:	e03a      	b.n	8006d8c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006d16:	f7fe fcfd 	bl	8005714 <HAL_RCCEx_GetD3PCLK1Freq>
 8006d1a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006d1c:	e03c      	b.n	8006d98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d22:	4618      	mov	r0, r3
 8006d24:	f7fe fd0c 	bl	8005740 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006d2c:	e034      	b.n	8006d98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d2e:	f107 0318 	add.w	r3, r7, #24
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7fe fe58 	bl	80059e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006d38:	69fb      	ldr	r3, [r7, #28]
 8006d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006d3c:	e02c      	b.n	8006d98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d3e:	4b09      	ldr	r3, [pc, #36]	; (8006d64 <UART_SetConfig+0x69c>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 0320 	and.w	r3, r3, #32
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d016      	beq.n	8006d78 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006d4a:	4b06      	ldr	r3, [pc, #24]	; (8006d64 <UART_SetConfig+0x69c>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	08db      	lsrs	r3, r3, #3
 8006d50:	f003 0303 	and.w	r3, r3, #3
 8006d54:	4a07      	ldr	r2, [pc, #28]	; (8006d74 <UART_SetConfig+0x6ac>)
 8006d56:	fa22 f303 	lsr.w	r3, r2, r3
 8006d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006d5c:	e01c      	b.n	8006d98 <UART_SetConfig+0x6d0>
 8006d5e:	bf00      	nop
 8006d60:	40011400 	.word	0x40011400
 8006d64:	58024400 	.word	0x58024400
 8006d68:	40007800 	.word	0x40007800
 8006d6c:	40007c00 	.word	0x40007c00
 8006d70:	58000c00 	.word	0x58000c00
 8006d74:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006d78:	4b9d      	ldr	r3, [pc, #628]	; (8006ff0 <UART_SetConfig+0x928>)
 8006d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006d7c:	e00c      	b.n	8006d98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006d7e:	4b9d      	ldr	r3, [pc, #628]	; (8006ff4 <UART_SetConfig+0x92c>)
 8006d80:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006d82:	e009      	b.n	8006d98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d88:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006d8a:	e005      	b.n	8006d98 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8006d96:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	f000 81de 	beq.w	800715c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da4:	4a94      	ldr	r2, [pc, #592]	; (8006ff8 <UART_SetConfig+0x930>)
 8006da6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006daa:	461a      	mov	r2, r3
 8006dac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dae:	fbb3 f3f2 	udiv	r3, r3, r2
 8006db2:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	685a      	ldr	r2, [r3, #4]
 8006db8:	4613      	mov	r3, r2
 8006dba:	005b      	lsls	r3, r3, #1
 8006dbc:	4413      	add	r3, r2
 8006dbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d305      	bcc.n	8006dd0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006dca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dcc:	429a      	cmp	r2, r3
 8006dce:	d903      	bls.n	8006dd8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006dd6:	e1c1      	b.n	800715c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006dd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dda:	2200      	movs	r2, #0
 8006ddc:	60bb      	str	r3, [r7, #8]
 8006dde:	60fa      	str	r2, [r7, #12]
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de4:	4a84      	ldr	r2, [pc, #528]	; (8006ff8 <UART_SetConfig+0x930>)
 8006de6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	2200      	movs	r2, #0
 8006dee:	603b      	str	r3, [r7, #0]
 8006df0:	607a      	str	r2, [r7, #4]
 8006df2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006df6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006dfa:	f7f9 fac9 	bl	8000390 <__aeabi_uldivmod>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	4610      	mov	r0, r2
 8006e04:	4619      	mov	r1, r3
 8006e06:	f04f 0200 	mov.w	r2, #0
 8006e0a:	f04f 0300 	mov.w	r3, #0
 8006e0e:	020b      	lsls	r3, r1, #8
 8006e10:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006e14:	0202      	lsls	r2, r0, #8
 8006e16:	6979      	ldr	r1, [r7, #20]
 8006e18:	6849      	ldr	r1, [r1, #4]
 8006e1a:	0849      	lsrs	r1, r1, #1
 8006e1c:	2000      	movs	r0, #0
 8006e1e:	460c      	mov	r4, r1
 8006e20:	4605      	mov	r5, r0
 8006e22:	eb12 0804 	adds.w	r8, r2, r4
 8006e26:	eb43 0905 	adc.w	r9, r3, r5
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	469a      	mov	sl, r3
 8006e32:	4693      	mov	fp, r2
 8006e34:	4652      	mov	r2, sl
 8006e36:	465b      	mov	r3, fp
 8006e38:	4640      	mov	r0, r8
 8006e3a:	4649      	mov	r1, r9
 8006e3c:	f7f9 faa8 	bl	8000390 <__aeabi_uldivmod>
 8006e40:	4602      	mov	r2, r0
 8006e42:	460b      	mov	r3, r1
 8006e44:	4613      	mov	r3, r2
 8006e46:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e4e:	d308      	bcc.n	8006e62 <UART_SetConfig+0x79a>
 8006e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e56:	d204      	bcs.n	8006e62 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e5e:	60da      	str	r2, [r3, #12]
 8006e60:	e17c      	b.n	800715c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006e68:	e178      	b.n	800715c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	69db      	ldr	r3, [r3, #28]
 8006e6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e72:	f040 80c5 	bne.w	8007000 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006e76:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006e7a:	2b20      	cmp	r3, #32
 8006e7c:	dc48      	bgt.n	8006f10 <UART_SetConfig+0x848>
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	db7b      	blt.n	8006f7a <UART_SetConfig+0x8b2>
 8006e82:	2b20      	cmp	r3, #32
 8006e84:	d879      	bhi.n	8006f7a <UART_SetConfig+0x8b2>
 8006e86:	a201      	add	r2, pc, #4	; (adr r2, 8006e8c <UART_SetConfig+0x7c4>)
 8006e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e8c:	08006f17 	.word	0x08006f17
 8006e90:	08006f1f 	.word	0x08006f1f
 8006e94:	08006f7b 	.word	0x08006f7b
 8006e98:	08006f7b 	.word	0x08006f7b
 8006e9c:	08006f27 	.word	0x08006f27
 8006ea0:	08006f7b 	.word	0x08006f7b
 8006ea4:	08006f7b 	.word	0x08006f7b
 8006ea8:	08006f7b 	.word	0x08006f7b
 8006eac:	08006f37 	.word	0x08006f37
 8006eb0:	08006f7b 	.word	0x08006f7b
 8006eb4:	08006f7b 	.word	0x08006f7b
 8006eb8:	08006f7b 	.word	0x08006f7b
 8006ebc:	08006f7b 	.word	0x08006f7b
 8006ec0:	08006f7b 	.word	0x08006f7b
 8006ec4:	08006f7b 	.word	0x08006f7b
 8006ec8:	08006f7b 	.word	0x08006f7b
 8006ecc:	08006f47 	.word	0x08006f47
 8006ed0:	08006f7b 	.word	0x08006f7b
 8006ed4:	08006f7b 	.word	0x08006f7b
 8006ed8:	08006f7b 	.word	0x08006f7b
 8006edc:	08006f7b 	.word	0x08006f7b
 8006ee0:	08006f7b 	.word	0x08006f7b
 8006ee4:	08006f7b 	.word	0x08006f7b
 8006ee8:	08006f7b 	.word	0x08006f7b
 8006eec:	08006f7b 	.word	0x08006f7b
 8006ef0:	08006f7b 	.word	0x08006f7b
 8006ef4:	08006f7b 	.word	0x08006f7b
 8006ef8:	08006f7b 	.word	0x08006f7b
 8006efc:	08006f7b 	.word	0x08006f7b
 8006f00:	08006f7b 	.word	0x08006f7b
 8006f04:	08006f7b 	.word	0x08006f7b
 8006f08:	08006f7b 	.word	0x08006f7b
 8006f0c:	08006f6d 	.word	0x08006f6d
 8006f10:	2b40      	cmp	r3, #64	; 0x40
 8006f12:	d02e      	beq.n	8006f72 <UART_SetConfig+0x8aa>
 8006f14:	e031      	b.n	8006f7a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f16:	f7fd f985 	bl	8004224 <HAL_RCC_GetPCLK1Freq>
 8006f1a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006f1c:	e033      	b.n	8006f86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f1e:	f7fd f997 	bl	8004250 <HAL_RCC_GetPCLK2Freq>
 8006f22:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006f24:	e02f      	b.n	8006f86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f7fe fc08 	bl	8005740 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f32:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006f34:	e027      	b.n	8006f86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f36:	f107 0318 	add.w	r3, r7, #24
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f7fe fd54 	bl	80059e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006f44:	e01f      	b.n	8006f86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f46:	4b2d      	ldr	r3, [pc, #180]	; (8006ffc <UART_SetConfig+0x934>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0320 	and.w	r3, r3, #32
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d009      	beq.n	8006f66 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006f52:	4b2a      	ldr	r3, [pc, #168]	; (8006ffc <UART_SetConfig+0x934>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	08db      	lsrs	r3, r3, #3
 8006f58:	f003 0303 	and.w	r3, r3, #3
 8006f5c:	4a24      	ldr	r2, [pc, #144]	; (8006ff0 <UART_SetConfig+0x928>)
 8006f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006f62:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006f64:	e00f      	b.n	8006f86 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006f66:	4b22      	ldr	r3, [pc, #136]	; (8006ff0 <UART_SetConfig+0x928>)
 8006f68:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006f6a:	e00c      	b.n	8006f86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006f6c:	4b21      	ldr	r3, [pc, #132]	; (8006ff4 <UART_SetConfig+0x92c>)
 8006f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006f70:	e009      	b.n	8006f86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006f78:	e005      	b.n	8006f86 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8006f84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 80e7 	beq.w	800715c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f92:	4a19      	ldr	r2, [pc, #100]	; (8006ff8 <UART_SetConfig+0x930>)
 8006f94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f98:	461a      	mov	r2, r3
 8006f9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f9c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fa0:	005a      	lsls	r2, r3, #1
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	085b      	lsrs	r3, r3, #1
 8006fa8:	441a      	add	r2, r3
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fb2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fb6:	2b0f      	cmp	r3, #15
 8006fb8:	d916      	bls.n	8006fe8 <UART_SetConfig+0x920>
 8006fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fc0:	d212      	bcs.n	8006fe8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	f023 030f 	bic.w	r3, r3, #15
 8006fca:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fce:	085b      	lsrs	r3, r3, #1
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	f003 0307 	and.w	r3, r3, #7
 8006fd6:	b29a      	uxth	r2, r3
 8006fd8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006fe4:	60da      	str	r2, [r3, #12]
 8006fe6:	e0b9      	b.n	800715c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006fee:	e0b5      	b.n	800715c <UART_SetConfig+0xa94>
 8006ff0:	03d09000 	.word	0x03d09000
 8006ff4:	003d0900 	.word	0x003d0900
 8006ff8:	0800f668 	.word	0x0800f668
 8006ffc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007000:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007004:	2b20      	cmp	r3, #32
 8007006:	dc49      	bgt.n	800709c <UART_SetConfig+0x9d4>
 8007008:	2b00      	cmp	r3, #0
 800700a:	db7c      	blt.n	8007106 <UART_SetConfig+0xa3e>
 800700c:	2b20      	cmp	r3, #32
 800700e:	d87a      	bhi.n	8007106 <UART_SetConfig+0xa3e>
 8007010:	a201      	add	r2, pc, #4	; (adr r2, 8007018 <UART_SetConfig+0x950>)
 8007012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007016:	bf00      	nop
 8007018:	080070a3 	.word	0x080070a3
 800701c:	080070ab 	.word	0x080070ab
 8007020:	08007107 	.word	0x08007107
 8007024:	08007107 	.word	0x08007107
 8007028:	080070b3 	.word	0x080070b3
 800702c:	08007107 	.word	0x08007107
 8007030:	08007107 	.word	0x08007107
 8007034:	08007107 	.word	0x08007107
 8007038:	080070c3 	.word	0x080070c3
 800703c:	08007107 	.word	0x08007107
 8007040:	08007107 	.word	0x08007107
 8007044:	08007107 	.word	0x08007107
 8007048:	08007107 	.word	0x08007107
 800704c:	08007107 	.word	0x08007107
 8007050:	08007107 	.word	0x08007107
 8007054:	08007107 	.word	0x08007107
 8007058:	080070d3 	.word	0x080070d3
 800705c:	08007107 	.word	0x08007107
 8007060:	08007107 	.word	0x08007107
 8007064:	08007107 	.word	0x08007107
 8007068:	08007107 	.word	0x08007107
 800706c:	08007107 	.word	0x08007107
 8007070:	08007107 	.word	0x08007107
 8007074:	08007107 	.word	0x08007107
 8007078:	08007107 	.word	0x08007107
 800707c:	08007107 	.word	0x08007107
 8007080:	08007107 	.word	0x08007107
 8007084:	08007107 	.word	0x08007107
 8007088:	08007107 	.word	0x08007107
 800708c:	08007107 	.word	0x08007107
 8007090:	08007107 	.word	0x08007107
 8007094:	08007107 	.word	0x08007107
 8007098:	080070f9 	.word	0x080070f9
 800709c:	2b40      	cmp	r3, #64	; 0x40
 800709e:	d02e      	beq.n	80070fe <UART_SetConfig+0xa36>
 80070a0:	e031      	b.n	8007106 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070a2:	f7fd f8bf 	bl	8004224 <HAL_RCC_GetPCLK1Freq>
 80070a6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80070a8:	e033      	b.n	8007112 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070aa:	f7fd f8d1 	bl	8004250 <HAL_RCC_GetPCLK2Freq>
 80070ae:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80070b0:	e02f      	b.n	8007112 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070b6:	4618      	mov	r0, r3
 80070b8:	f7fe fb42 	bl	8005740 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80070bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80070c0:	e027      	b.n	8007112 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070c2:	f107 0318 	add.w	r3, r7, #24
 80070c6:	4618      	mov	r0, r3
 80070c8:	f7fe fc8e 	bl	80059e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80070d0:	e01f      	b.n	8007112 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80070d2:	4b2d      	ldr	r3, [pc, #180]	; (8007188 <UART_SetConfig+0xac0>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0320 	and.w	r3, r3, #32
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d009      	beq.n	80070f2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80070de:	4b2a      	ldr	r3, [pc, #168]	; (8007188 <UART_SetConfig+0xac0>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	08db      	lsrs	r3, r3, #3
 80070e4:	f003 0303 	and.w	r3, r3, #3
 80070e8:	4a28      	ldr	r2, [pc, #160]	; (800718c <UART_SetConfig+0xac4>)
 80070ea:	fa22 f303 	lsr.w	r3, r2, r3
 80070ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80070f0:	e00f      	b.n	8007112 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80070f2:	4b26      	ldr	r3, [pc, #152]	; (800718c <UART_SetConfig+0xac4>)
 80070f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80070f6:	e00c      	b.n	8007112 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80070f8:	4b25      	ldr	r3, [pc, #148]	; (8007190 <UART_SetConfig+0xac8>)
 80070fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80070fc:	e009      	b.n	8007112 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007102:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007104:	e005      	b.n	8007112 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007106:	2300      	movs	r3, #0
 8007108:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8007110:	bf00      	nop
    }

    if (pclk != 0U)
 8007112:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007114:	2b00      	cmp	r3, #0
 8007116:	d021      	beq.n	800715c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800711c:	4a1d      	ldr	r2, [pc, #116]	; (8007194 <UART_SetConfig+0xacc>)
 800711e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007122:	461a      	mov	r2, r3
 8007124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007126:	fbb3 f2f2 	udiv	r2, r3, r2
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	085b      	lsrs	r3, r3, #1
 8007130:	441a      	add	r2, r3
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	fbb2 f3f3 	udiv	r3, r2, r3
 800713a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800713c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800713e:	2b0f      	cmp	r3, #15
 8007140:	d909      	bls.n	8007156 <UART_SetConfig+0xa8e>
 8007142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007148:	d205      	bcs.n	8007156 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800714a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800714c:	b29a      	uxth	r2, r3
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	60da      	str	r2, [r3, #12]
 8007154:	e002      	b.n	800715c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	2201      	movs	r2, #1
 8007160:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	2201      	movs	r2, #1
 8007168:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	2200      	movs	r2, #0
 8007170:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	2200      	movs	r2, #0
 8007176:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007178:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800717c:	4618      	mov	r0, r3
 800717e:	3748      	adds	r7, #72	; 0x48
 8007180:	46bd      	mov	sp, r7
 8007182:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007186:	bf00      	nop
 8007188:	58024400 	.word	0x58024400
 800718c:	03d09000 	.word	0x03d09000
 8007190:	003d0900 	.word	0x003d0900
 8007194:	0800f668 	.word	0x0800f668

08007198 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00a      	beq.n	80071c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	430a      	orrs	r2, r1
 80071c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071c6:	f003 0302 	and.w	r3, r3, #2
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00a      	beq.n	80071e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	430a      	orrs	r2, r1
 80071e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071e8:	f003 0304 	and.w	r3, r3, #4
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00a      	beq.n	8007206 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	430a      	orrs	r2, r1
 8007204:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800720a:	f003 0308 	and.w	r3, r3, #8
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00a      	beq.n	8007228 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	430a      	orrs	r2, r1
 8007226:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800722c:	f003 0310 	and.w	r3, r3, #16
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00a      	beq.n	800724a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689b      	ldr	r3, [r3, #8]
 800723a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	430a      	orrs	r2, r1
 8007248:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800724e:	f003 0320 	and.w	r3, r3, #32
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00a      	beq.n	800726c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	430a      	orrs	r2, r1
 800726a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007270:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007274:	2b00      	cmp	r3, #0
 8007276:	d01a      	beq.n	80072ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	430a      	orrs	r2, r1
 800728c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007292:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007296:	d10a      	bne.n	80072ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	430a      	orrs	r2, r1
 80072ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d00a      	beq.n	80072d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	430a      	orrs	r2, r1
 80072ce:	605a      	str	r2, [r3, #4]
  }
}
 80072d0:	bf00      	nop
 80072d2:	370c      	adds	r7, #12
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b098      	sub	sp, #96	; 0x60
 80072e0:	af02      	add	r7, sp, #8
 80072e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072ec:	f7fa f968 	bl	80015c0 <HAL_GetTick>
 80072f0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f003 0308 	and.w	r3, r3, #8
 80072fc:	2b08      	cmp	r3, #8
 80072fe:	d12f      	bne.n	8007360 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007300:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007308:	2200      	movs	r2, #0
 800730a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f88e 	bl	8007430 <UART_WaitOnFlagUntilTimeout>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d022      	beq.n	8007360 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007322:	e853 3f00 	ldrex	r3, [r3]
 8007326:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800732a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800732e:	653b      	str	r3, [r7, #80]	; 0x50
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	461a      	mov	r2, r3
 8007336:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007338:	647b      	str	r3, [r7, #68]	; 0x44
 800733a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800733e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007340:	e841 2300 	strex	r3, r2, [r1]
 8007344:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007346:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1e6      	bne.n	800731a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2220      	movs	r2, #32
 8007350:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800735c:	2303      	movs	r3, #3
 800735e:	e063      	b.n	8007428 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 0304 	and.w	r3, r3, #4
 800736a:	2b04      	cmp	r3, #4
 800736c:	d149      	bne.n	8007402 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800736e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007372:	9300      	str	r3, [sp, #0]
 8007374:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007376:	2200      	movs	r2, #0
 8007378:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f000 f857 	bl	8007430 <UART_WaitOnFlagUntilTimeout>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d03c      	beq.n	8007402 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007390:	e853 3f00 	ldrex	r3, [r3]
 8007394:	623b      	str	r3, [r7, #32]
   return(result);
 8007396:	6a3b      	ldr	r3, [r7, #32]
 8007398:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800739c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	461a      	mov	r2, r3
 80073a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073a6:	633b      	str	r3, [r7, #48]	; 0x30
 80073a8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073ae:	e841 2300 	strex	r3, r2, [r1]
 80073b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80073b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1e6      	bne.n	8007388 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	3308      	adds	r3, #8
 80073c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	e853 3f00 	ldrex	r3, [r3]
 80073c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f023 0301 	bic.w	r3, r3, #1
 80073d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	3308      	adds	r3, #8
 80073d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073da:	61fa      	str	r2, [r7, #28]
 80073dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073de:	69b9      	ldr	r1, [r7, #24]
 80073e0:	69fa      	ldr	r2, [r7, #28]
 80073e2:	e841 2300 	strex	r3, r2, [r1]
 80073e6:	617b      	str	r3, [r7, #20]
   return(result);
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1e5      	bne.n	80073ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2220      	movs	r2, #32
 80073f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073fe:	2303      	movs	r3, #3
 8007400:	e012      	b.n	8007428 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2220      	movs	r2, #32
 8007406:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2220      	movs	r2, #32
 800740e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007426:	2300      	movs	r3, #0
}
 8007428:	4618      	mov	r0, r3
 800742a:	3758      	adds	r7, #88	; 0x58
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}

08007430 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b084      	sub	sp, #16
 8007434:	af00      	add	r7, sp, #0
 8007436:	60f8      	str	r0, [r7, #12]
 8007438:	60b9      	str	r1, [r7, #8]
 800743a:	603b      	str	r3, [r7, #0]
 800743c:	4613      	mov	r3, r2
 800743e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007440:	e049      	b.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007448:	d045      	beq.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800744a:	f7fa f8b9 	bl	80015c0 <HAL_GetTick>
 800744e:	4602      	mov	r2, r0
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	1ad3      	subs	r3, r2, r3
 8007454:	69ba      	ldr	r2, [r7, #24]
 8007456:	429a      	cmp	r2, r3
 8007458:	d302      	bcc.n	8007460 <UART_WaitOnFlagUntilTimeout+0x30>
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d101      	bne.n	8007464 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	e048      	b.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f003 0304 	and.w	r3, r3, #4
 800746e:	2b00      	cmp	r3, #0
 8007470:	d031      	beq.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	69db      	ldr	r3, [r3, #28]
 8007478:	f003 0308 	and.w	r3, r3, #8
 800747c:	2b08      	cmp	r3, #8
 800747e:	d110      	bne.n	80074a2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2208      	movs	r2, #8
 8007486:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007488:	68f8      	ldr	r0, [r7, #12]
 800748a:	f000 f839 	bl	8007500 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2208      	movs	r2, #8
 8007492:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2200      	movs	r2, #0
 800749a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	e029      	b.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	69db      	ldr	r3, [r3, #28]
 80074a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074b0:	d111      	bne.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80074ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f000 f81f 	bl	8007500 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2220      	movs	r2, #32
 80074c6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e00f      	b.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	69da      	ldr	r2, [r3, #28]
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	4013      	ands	r3, r2
 80074e0:	68ba      	ldr	r2, [r7, #8]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	bf0c      	ite	eq
 80074e6:	2301      	moveq	r3, #1
 80074e8:	2300      	movne	r3, #0
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	461a      	mov	r2, r3
 80074ee:	79fb      	ldrb	r3, [r7, #7]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d0a6      	beq.n	8007442 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074f4:	2300      	movs	r3, #0
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3710      	adds	r7, #16
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
	...

08007500 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007500:	b480      	push	{r7}
 8007502:	b095      	sub	sp, #84	; 0x54
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007510:	e853 3f00 	ldrex	r3, [r3]
 8007514:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007518:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800751c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	461a      	mov	r2, r3
 8007524:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007526:	643b      	str	r3, [r7, #64]	; 0x40
 8007528:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800752c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800752e:	e841 2300 	strex	r3, r2, [r1]
 8007532:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007536:	2b00      	cmp	r3, #0
 8007538:	d1e6      	bne.n	8007508 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	3308      	adds	r3, #8
 8007540:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007542:	6a3b      	ldr	r3, [r7, #32]
 8007544:	e853 3f00 	ldrex	r3, [r3]
 8007548:	61fb      	str	r3, [r7, #28]
   return(result);
 800754a:	69fa      	ldr	r2, [r7, #28]
 800754c:	4b1e      	ldr	r3, [pc, #120]	; (80075c8 <UART_EndRxTransfer+0xc8>)
 800754e:	4013      	ands	r3, r2
 8007550:	64bb      	str	r3, [r7, #72]	; 0x48
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	3308      	adds	r3, #8
 8007558:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800755a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800755c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007560:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007562:	e841 2300 	strex	r3, r2, [r1]
 8007566:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1e5      	bne.n	800753a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007572:	2b01      	cmp	r3, #1
 8007574:	d118      	bne.n	80075a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	e853 3f00 	ldrex	r3, [r3]
 8007582:	60bb      	str	r3, [r7, #8]
   return(result);
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	f023 0310 	bic.w	r3, r3, #16
 800758a:	647b      	str	r3, [r7, #68]	; 0x44
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	461a      	mov	r2, r3
 8007592:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007594:	61bb      	str	r3, [r7, #24]
 8007596:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007598:	6979      	ldr	r1, [r7, #20]
 800759a:	69ba      	ldr	r2, [r7, #24]
 800759c:	e841 2300 	strex	r3, r2, [r1]
 80075a0:	613b      	str	r3, [r7, #16]
   return(result);
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d1e6      	bne.n	8007576 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2220      	movs	r2, #32
 80075ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2200      	movs	r2, #0
 80075b4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	675a      	str	r2, [r3, #116]	; 0x74
}
 80075bc:	bf00      	nop
 80075be:	3754      	adds	r7, #84	; 0x54
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr
 80075c8:	effffffe 	.word	0xeffffffe

080075cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b085      	sub	sp, #20
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d101      	bne.n	80075e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80075de:	2302      	movs	r3, #2
 80075e0:	e027      	b.n	8007632 <HAL_UARTEx_DisableFifoMode+0x66>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2224      	movs	r2, #36	; 0x24
 80075ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f022 0201 	bic.w	r2, r2, #1
 8007608:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007610:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2200      	movs	r2, #0
 8007616:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2220      	movs	r2, #32
 8007624:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3714      	adds	r7, #20
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr

0800763e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800763e:	b580      	push	{r7, lr}
 8007640:	b084      	sub	sp, #16
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
 8007646:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800764e:	2b01      	cmp	r3, #1
 8007650:	d101      	bne.n	8007656 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007652:	2302      	movs	r3, #2
 8007654:	e02d      	b.n	80076b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2201      	movs	r2, #1
 800765a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2224      	movs	r2, #36	; 0x24
 8007662:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f022 0201 	bic.w	r2, r2, #1
 800767c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	683a      	ldr	r2, [r7, #0]
 800768e:	430a      	orrs	r2, r1
 8007690:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 f850 	bl	8007738 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2220      	movs	r2, #32
 80076a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80076b0:	2300      	movs	r3, #0
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}

080076ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076ba:	b580      	push	{r7, lr}
 80076bc:	b084      	sub	sp, #16
 80076be:	af00      	add	r7, sp, #0
 80076c0:	6078      	str	r0, [r7, #4]
 80076c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d101      	bne.n	80076d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80076ce:	2302      	movs	r3, #2
 80076d0:	e02d      	b.n	800772e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2201      	movs	r2, #1
 80076d6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2224      	movs	r2, #36	; 0x24
 80076de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f022 0201 	bic.w	r2, r2, #1
 80076f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	683a      	ldr	r2, [r7, #0]
 800770a:	430a      	orrs	r2, r1
 800770c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 f812 	bl	8007738 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2220      	movs	r2, #32
 8007720:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2200      	movs	r2, #0
 8007728:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
	...

08007738 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007738:	b480      	push	{r7}
 800773a:	b085      	sub	sp, #20
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007744:	2b00      	cmp	r3, #0
 8007746:	d108      	bne.n	800775a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007758:	e031      	b.n	80077be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800775a:	2310      	movs	r3, #16
 800775c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800775e:	2310      	movs	r3, #16
 8007760:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	0e5b      	lsrs	r3, r3, #25
 800776a:	b2db      	uxtb	r3, r3
 800776c:	f003 0307 	and.w	r3, r3, #7
 8007770:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	0f5b      	lsrs	r3, r3, #29
 800777a:	b2db      	uxtb	r3, r3
 800777c:	f003 0307 	and.w	r3, r3, #7
 8007780:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007782:	7bbb      	ldrb	r3, [r7, #14]
 8007784:	7b3a      	ldrb	r2, [r7, #12]
 8007786:	4911      	ldr	r1, [pc, #68]	; (80077cc <UARTEx_SetNbDataToProcess+0x94>)
 8007788:	5c8a      	ldrb	r2, [r1, r2]
 800778a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800778e:	7b3a      	ldrb	r2, [r7, #12]
 8007790:	490f      	ldr	r1, [pc, #60]	; (80077d0 <UARTEx_SetNbDataToProcess+0x98>)
 8007792:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007794:	fb93 f3f2 	sdiv	r3, r3, r2
 8007798:	b29a      	uxth	r2, r3
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077a0:	7bfb      	ldrb	r3, [r7, #15]
 80077a2:	7b7a      	ldrb	r2, [r7, #13]
 80077a4:	4909      	ldr	r1, [pc, #36]	; (80077cc <UARTEx_SetNbDataToProcess+0x94>)
 80077a6:	5c8a      	ldrb	r2, [r1, r2]
 80077a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80077ac:	7b7a      	ldrb	r2, [r7, #13]
 80077ae:	4908      	ldr	r1, [pc, #32]	; (80077d0 <UARTEx_SetNbDataToProcess+0x98>)
 80077b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80077be:	bf00      	nop
 80077c0:	3714      	adds	r7, #20
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr
 80077ca:	bf00      	nop
 80077cc:	0800f680 	.word	0x0800f680
 80077d0:	0800f688 	.word	0x0800f688

080077d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80077d4:	b084      	sub	sp, #16
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b084      	sub	sp, #16
 80077da:	af00      	add	r7, sp, #0
 80077dc:	6078      	str	r0, [r7, #4]
 80077de:	f107 001c 	add.w	r0, r7, #28
 80077e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80077e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d120      	bne.n	800782e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	68da      	ldr	r2, [r3, #12]
 80077fc:	4b2a      	ldr	r3, [pc, #168]	; (80078a8 <USB_CoreInit+0xd4>)
 80077fe:	4013      	ands	r3, r2
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007810:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007812:	2b01      	cmp	r3, #1
 8007814:	d105      	bne.n	8007822 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	68db      	ldr	r3, [r3, #12]
 800781a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 faac 	bl	8007d80 <USB_CoreReset>
 8007828:	4603      	mov	r3, r0
 800782a:	73fb      	strb	r3, [r7, #15]
 800782c:	e01a      	b.n	8007864 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f000 faa0 	bl	8007d80 <USB_CoreReset>
 8007840:	4603      	mov	r3, r0
 8007842:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007844:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007846:	2b00      	cmp	r3, #0
 8007848:	d106      	bne.n	8007858 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800784e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	639a      	str	r2, [r3, #56]	; 0x38
 8007856:	e005      	b.n	8007864 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007866:	2b01      	cmp	r3, #1
 8007868:	d116      	bne.n	8007898 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800786e:	b29a      	uxth	r2, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007878:	4b0c      	ldr	r3, [pc, #48]	; (80078ac <USB_CoreInit+0xd8>)
 800787a:	4313      	orrs	r3, r2
 800787c:	687a      	ldr	r2, [r7, #4]
 800787e:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	689b      	ldr	r3, [r3, #8]
 8007884:	f043 0206 	orr.w	r2, r3, #6
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	f043 0220 	orr.w	r2, r3, #32
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007898:	7bfb      	ldrb	r3, [r7, #15]
}
 800789a:	4618      	mov	r0, r3
 800789c:	3710      	adds	r7, #16
 800789e:	46bd      	mov	sp, r7
 80078a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80078a4:	b004      	add	sp, #16
 80078a6:	4770      	bx	lr
 80078a8:	ffbdffbf 	.word	0xffbdffbf
 80078ac:	03ee0000 	.word	0x03ee0000

080078b0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b083      	sub	sp, #12
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	f023 0201 	bic.w	r2, r3, #1
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80078c4:	2300      	movs	r3, #0
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	370c      	adds	r7, #12
 80078ca:	46bd      	mov	sp, r7
 80078cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d0:	4770      	bx	lr

080078d2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b084      	sub	sp, #16
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	6078      	str	r0, [r7, #4]
 80078da:	460b      	mov	r3, r1
 80078dc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80078de:	2300      	movs	r3, #0
 80078e0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80078ee:	78fb      	ldrb	r3, [r7, #3]
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d115      	bne.n	8007920 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	68db      	ldr	r3, [r3, #12]
 80078f8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007900:	2001      	movs	r0, #1
 8007902:	f7f9 fe69 	bl	80015d8 <HAL_Delay>
      ms++;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	3301      	adds	r3, #1
 800790a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 fa29 	bl	8007d64 <USB_GetMode>
 8007912:	4603      	mov	r3, r0
 8007914:	2b01      	cmp	r3, #1
 8007916:	d01e      	beq.n	8007956 <USB_SetCurrentMode+0x84>
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2b31      	cmp	r3, #49	; 0x31
 800791c:	d9f0      	bls.n	8007900 <USB_SetCurrentMode+0x2e>
 800791e:	e01a      	b.n	8007956 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007920:	78fb      	ldrb	r3, [r7, #3]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d115      	bne.n	8007952 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007932:	2001      	movs	r0, #1
 8007934:	f7f9 fe50 	bl	80015d8 <HAL_Delay>
      ms++;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	3301      	adds	r3, #1
 800793c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f000 fa10 	bl	8007d64 <USB_GetMode>
 8007944:	4603      	mov	r3, r0
 8007946:	2b00      	cmp	r3, #0
 8007948:	d005      	beq.n	8007956 <USB_SetCurrentMode+0x84>
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2b31      	cmp	r3, #49	; 0x31
 800794e:	d9f0      	bls.n	8007932 <USB_SetCurrentMode+0x60>
 8007950:	e001      	b.n	8007956 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	e005      	b.n	8007962 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2b32      	cmp	r3, #50	; 0x32
 800795a:	d101      	bne.n	8007960 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	e000      	b.n	8007962 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007960:	2300      	movs	r3, #0
}
 8007962:	4618      	mov	r0, r3
 8007964:	3710      	adds	r7, #16
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
	...

0800796c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800796c:	b084      	sub	sp, #16
 800796e:	b580      	push	{r7, lr}
 8007970:	b086      	sub	sp, #24
 8007972:	af00      	add	r7, sp, #0
 8007974:	6078      	str	r0, [r7, #4]
 8007976:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800797a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800797e:	2300      	movs	r3, #0
 8007980:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007986:	2300      	movs	r3, #0
 8007988:	613b      	str	r3, [r7, #16]
 800798a:	e009      	b.n	80079a0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	3340      	adds	r3, #64	; 0x40
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	4413      	add	r3, r2
 8007996:	2200      	movs	r2, #0
 8007998:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	3301      	adds	r3, #1
 800799e:	613b      	str	r3, [r7, #16]
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	2b0e      	cmp	r3, #14
 80079a4:	d9f2      	bls.n	800798c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80079a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d11c      	bne.n	80079e6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	68fa      	ldr	r2, [r7, #12]
 80079b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079ba:	f043 0302 	orr.w	r3, r3, #2
 80079be:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	601a      	str	r2, [r3, #0]
 80079e4:	e005      	b.n	80079f2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80079f8:	461a      	mov	r2, r3
 80079fa:	2300      	movs	r3, #0
 80079fc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a04:	4619      	mov	r1, r3
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	680b      	ldr	r3, [r1, #0]
 8007a10:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d10c      	bne.n	8007a32 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d104      	bne.n	8007a28 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007a1e:	2100      	movs	r1, #0
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f000 f965 	bl	8007cf0 <USB_SetDevSpeed>
 8007a26:	e008      	b.n	8007a3a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007a28:	2101      	movs	r1, #1
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 f960 	bl	8007cf0 <USB_SetDevSpeed>
 8007a30:	e003      	b.n	8007a3a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007a32:	2103      	movs	r1, #3
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f000 f95b 	bl	8007cf0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007a3a:	2110      	movs	r1, #16
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f000 f8f3 	bl	8007c28 <USB_FlushTxFifo>
 8007a42:	4603      	mov	r3, r0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d001      	beq.n	8007a4c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f000 f91f 	bl	8007c90 <USB_FlushRxFifo>
 8007a52:	4603      	mov	r3, r0
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d001      	beq.n	8007a5c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a62:	461a      	mov	r2, r3
 8007a64:	2300      	movs	r3, #0
 8007a66:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a6e:	461a      	mov	r2, r3
 8007a70:	2300      	movs	r3, #0
 8007a72:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a80:	2300      	movs	r3, #0
 8007a82:	613b      	str	r3, [r7, #16]
 8007a84:	e043      	b.n	8007b0e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	015a      	lsls	r2, r3, #5
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a9c:	d118      	bne.n	8007ad0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d10a      	bne.n	8007aba <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	015a      	lsls	r2, r3, #5
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	4413      	add	r3, r2
 8007aac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ab6:	6013      	str	r3, [r2, #0]
 8007ab8:	e013      	b.n	8007ae2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	015a      	lsls	r2, r3, #5
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	4413      	add	r3, r2
 8007ac2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007acc:	6013      	str	r3, [r2, #0]
 8007ace:	e008      	b.n	8007ae2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	015a      	lsls	r2, r3, #5
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	4413      	add	r3, r2
 8007ad8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007adc:	461a      	mov	r2, r3
 8007ade:	2300      	movs	r3, #0
 8007ae0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	015a      	lsls	r2, r3, #5
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	4413      	add	r3, r2
 8007aea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007aee:	461a      	mov	r2, r3
 8007af0:	2300      	movs	r3, #0
 8007af2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	015a      	lsls	r2, r3, #5
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	4413      	add	r3, r2
 8007afc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b00:	461a      	mov	r2, r3
 8007b02:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b06:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	3301      	adds	r3, #1
 8007b0c:	613b      	str	r3, [r7, #16]
 8007b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b10:	693a      	ldr	r2, [r7, #16]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d3b7      	bcc.n	8007a86 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b16:	2300      	movs	r3, #0
 8007b18:	613b      	str	r3, [r7, #16]
 8007b1a:	e043      	b.n	8007ba4 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	015a      	lsls	r2, r3, #5
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	4413      	add	r3, r2
 8007b24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b32:	d118      	bne.n	8007b66 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d10a      	bne.n	8007b50 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	015a      	lsls	r2, r3, #5
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	4413      	add	r3, r2
 8007b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b46:	461a      	mov	r2, r3
 8007b48:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007b4c:	6013      	str	r3, [r2, #0]
 8007b4e:	e013      	b.n	8007b78 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	015a      	lsls	r2, r3, #5
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	4413      	add	r3, r2
 8007b58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b5c:	461a      	mov	r2, r3
 8007b5e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007b62:	6013      	str	r3, [r2, #0]
 8007b64:	e008      	b.n	8007b78 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	015a      	lsls	r2, r3, #5
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	4413      	add	r3, r2
 8007b6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b72:	461a      	mov	r2, r3
 8007b74:	2300      	movs	r3, #0
 8007b76:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	015a      	lsls	r2, r3, #5
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	4413      	add	r3, r2
 8007b80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b84:	461a      	mov	r2, r3
 8007b86:	2300      	movs	r3, #0
 8007b88:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	015a      	lsls	r2, r3, #5
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	4413      	add	r3, r2
 8007b92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b96:	461a      	mov	r2, r3
 8007b98:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b9c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	613b      	str	r3, [r7, #16]
 8007ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba6:	693a      	ldr	r2, [r7, #16]
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d3b7      	bcc.n	8007b1c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bb2:	691b      	ldr	r3, [r3, #16]
 8007bb4:	68fa      	ldr	r2, [r7, #12]
 8007bb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007bba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bbe:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007bcc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d105      	bne.n	8007be0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	699b      	ldr	r3, [r3, #24]
 8007bd8:	f043 0210 	orr.w	r2, r3, #16
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	699a      	ldr	r2, [r3, #24]
 8007be4:	4b0e      	ldr	r3, [pc, #56]	; (8007c20 <USB_DevInit+0x2b4>)
 8007be6:	4313      	orrs	r3, r2
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007bec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d005      	beq.n	8007bfe <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	699b      	ldr	r3, [r3, #24]
 8007bf6:	f043 0208 	orr.w	r2, r3, #8
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007bfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d105      	bne.n	8007c10 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	699a      	ldr	r2, [r3, #24]
 8007c08:	4b06      	ldr	r3, [pc, #24]	; (8007c24 <USB_DevInit+0x2b8>)
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	3718      	adds	r7, #24
 8007c16:	46bd      	mov	sp, r7
 8007c18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007c1c:	b004      	add	sp, #16
 8007c1e:	4770      	bx	lr
 8007c20:	803c3800 	.word	0x803c3800
 8007c24:	40000004 	.word	0x40000004

08007c28 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b085      	sub	sp, #20
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007c32:	2300      	movs	r3, #0
 8007c34:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	3301      	adds	r3, #1
 8007c3a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	4a13      	ldr	r2, [pc, #76]	; (8007c8c <USB_FlushTxFifo+0x64>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d901      	bls.n	8007c48 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007c44:	2303      	movs	r3, #3
 8007c46:	e01b      	b.n	8007c80 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	691b      	ldr	r3, [r3, #16]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	daf2      	bge.n	8007c36 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007c50:	2300      	movs	r3, #0
 8007c52:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	019b      	lsls	r3, r3, #6
 8007c58:	f043 0220 	orr.w	r2, r3, #32
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	3301      	adds	r3, #1
 8007c64:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	4a08      	ldr	r2, [pc, #32]	; (8007c8c <USB_FlushTxFifo+0x64>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d901      	bls.n	8007c72 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007c6e:	2303      	movs	r3, #3
 8007c70:	e006      	b.n	8007c80 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	691b      	ldr	r3, [r3, #16]
 8007c76:	f003 0320 	and.w	r3, r3, #32
 8007c7a:	2b20      	cmp	r3, #32
 8007c7c:	d0f0      	beq.n	8007c60 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c7e:	2300      	movs	r3, #0
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3714      	adds	r7, #20
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr
 8007c8c:	00030d40 	.word	0x00030d40

08007c90 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b085      	sub	sp, #20
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	4a11      	ldr	r2, [pc, #68]	; (8007cec <USB_FlushRxFifo+0x5c>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d901      	bls.n	8007cae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007caa:	2303      	movs	r3, #3
 8007cac:	e018      	b.n	8007ce0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	691b      	ldr	r3, [r3, #16]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	daf2      	bge.n	8007c9c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2210      	movs	r2, #16
 8007cbe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	4a08      	ldr	r2, [pc, #32]	; (8007cec <USB_FlushRxFifo+0x5c>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d901      	bls.n	8007cd2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e006      	b.n	8007ce0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	691b      	ldr	r3, [r3, #16]
 8007cd6:	f003 0310 	and.w	r3, r3, #16
 8007cda:	2b10      	cmp	r3, #16
 8007cdc:	d0f0      	beq.n	8007cc0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007cde:	2300      	movs	r3, #0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3714      	adds	r7, #20
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cea:	4770      	bx	lr
 8007cec:	00030d40 	.word	0x00030d40

08007cf0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b085      	sub	sp, #20
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	78fb      	ldrb	r3, [r7, #3]
 8007d0a:	68f9      	ldr	r1, [r7, #12]
 8007d0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d10:	4313      	orrs	r3, r2
 8007d12:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3714      	adds	r7, #20
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr

08007d22 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007d22:	b480      	push	{r7}
 8007d24:	b085      	sub	sp, #20
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	68fa      	ldr	r2, [r7, #12]
 8007d38:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007d3c:	f023 0303 	bic.w	r3, r3, #3
 8007d40:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d50:	f043 0302 	orr.w	r3, r3, #2
 8007d54:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3714      	adds	r7, #20
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	695b      	ldr	r3, [r3, #20]
 8007d70:	f003 0301 	and.w	r3, r3, #1
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	370c      	adds	r7, #12
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr

08007d80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b085      	sub	sp, #20
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	3301      	adds	r3, #1
 8007d90:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	4a13      	ldr	r2, [pc, #76]	; (8007de4 <USB_CoreReset+0x64>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d901      	bls.n	8007d9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	e01b      	b.n	8007dd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	daf2      	bge.n	8007d8c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007da6:	2300      	movs	r3, #0
 8007da8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	691b      	ldr	r3, [r3, #16]
 8007dae:	f043 0201 	orr.w	r2, r3, #1
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	3301      	adds	r3, #1
 8007dba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	4a09      	ldr	r2, [pc, #36]	; (8007de4 <USB_CoreReset+0x64>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d901      	bls.n	8007dc8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007dc4:	2303      	movs	r3, #3
 8007dc6:	e006      	b.n	8007dd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	691b      	ldr	r3, [r3, #16]
 8007dcc:	f003 0301 	and.w	r3, r3, #1
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d0f0      	beq.n	8007db6 <USB_CoreReset+0x36>

  return HAL_OK;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3714      	adds	r7, #20
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr
 8007de2:	bf00      	nop
 8007de4:	00030d40 	.word	0x00030d40

08007de8 <MadgwickUpdate>:
{
	return 1;
}

uint8_t MadgwickUpdate(const AGMSensorData* sensorData)
{
 8007de8:	b5b0      	push	{r4, r5, r7, lr}
 8007dea:	ed2d 8b08 	vpush	{d8-d11}
 8007dee:	b096      	sub	sp, #88	; 0x58
 8007df0:	af06      	add	r7, sp, #24
 8007df2:	6078      	str	r0, [r7, #4]
	static float prev_time = sensorData->SensorTime;
 8007df4:	4bcb      	ldr	r3, [pc, #812]	; (8008124 <MadgwickUpdate+0x33c>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f3bf 8f5b 	dmb	ish
 8007dfc:	f003 0301 	and.w	r3, r3, #1
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	bf0c      	ite	eq
 8007e04:	2301      	moveq	r3, #1
 8007e06:	2300      	movne	r3, #0
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d011      	beq.n	8007e32 <MadgwickUpdate+0x4a>
 8007e0e:	48c5      	ldr	r0, [pc, #788]	; (8008124 <MadgwickUpdate+0x33c>)
 8007e10:	f004 ff1a 	bl	800cc48 <__cxa_guard_acquire>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	bf14      	ite	ne
 8007e1a:	2301      	movne	r3, #1
 8007e1c:	2300      	moveq	r3, #0
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d006      	beq.n	8007e32 <MadgwickUpdate+0x4a>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e28:	4abf      	ldr	r2, [pc, #764]	; (8008128 <MadgwickUpdate+0x340>)
 8007e2a:	6013      	str	r3, [r2, #0]
 8007e2c:	48bd      	ldr	r0, [pc, #756]	; (8008124 <MadgwickUpdate+0x33c>)
 8007e2e:	f004 ff17 	bl	800cc60 <__cxa_guard_release>
	static float delta_t;
	float step = 0.0005;
 8007e32:	4bbe      	ldr	r3, [pc, #760]	; (800812c <MadgwickUpdate+0x344>)
 8007e34:	63fb      	str	r3, [r7, #60]	; 0x3c
	if(sensorData != nullptr)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	f000 81b6 	beq.w	80081aa <MadgwickUpdate+0x3c2>
	{
		AccRaw(0,0) = sensorData->Acc.x;
 8007e3e:	2200      	movs	r2, #0
 8007e40:	2100      	movs	r1, #0
 8007e42:	48bb      	ldr	r0, [pc, #748]	; (8008130 <MadgwickUpdate+0x348>)
 8007e44:	f000 f9cd 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	68db      	ldr	r3, [r3, #12]
 8007e4e:	6013      	str	r3, [r2, #0]
		AccRaw(1,0) = sensorData->Acc.y;
 8007e50:	2200      	movs	r2, #0
 8007e52:	2101      	movs	r1, #1
 8007e54:	48b6      	ldr	r0, [pc, #728]	; (8008130 <MadgwickUpdate+0x348>)
 8007e56:	f000 f9c4 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	6013      	str	r3, [r2, #0]
		AccRaw(2,0) = sensorData->Acc.z;
 8007e62:	2200      	movs	r2, #0
 8007e64:	2102      	movs	r1, #2
 8007e66:	48b2      	ldr	r0, [pc, #712]	; (8008130 <MadgwickUpdate+0x348>)
 8007e68:	f000 f9bb 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	695b      	ldr	r3, [r3, #20]
 8007e72:	6013      	str	r3, [r2, #0]
		MagRaw(0,0) = sensorData->Mag.x;
 8007e74:	2200      	movs	r2, #0
 8007e76:	2100      	movs	r1, #0
 8007e78:	48ae      	ldr	r0, [pc, #696]	; (8008134 <MadgwickUpdate+0x34c>)
 8007e7a:	f000 f9b2 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007e7e:	4602      	mov	r2, r0
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	6013      	str	r3, [r2, #0]
		MagRaw(1,0) = sensorData->Mag.y;
 8007e86:	2200      	movs	r2, #0
 8007e88:	2101      	movs	r1, #1
 8007e8a:	48aa      	ldr	r0, [pc, #680]	; (8008134 <MadgwickUpdate+0x34c>)
 8007e8c:	f000 f9a9 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007e90:	4602      	mov	r2, r0
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	6013      	str	r3, [r2, #0]
		MagRaw(2,0) = sensorData->Mag.z;
 8007e98:	2200      	movs	r2, #0
 8007e9a:	2102      	movs	r1, #2
 8007e9c:	48a5      	ldr	r0, [pc, #660]	; (8008134 <MadgwickUpdate+0x34c>)
 8007e9e:	f000 f9a0 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	6013      	str	r3, [r2, #0]
		GyroRaw(0,0) = sensorData->Gyro.x;
 8007eaa:	2200      	movs	r2, #0
 8007eac:	2100      	movs	r1, #0
 8007eae:	48a2      	ldr	r0, [pc, #648]	; (8008138 <MadgwickUpdate+0x350>)
 8007eb0:	f000 f997 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	699b      	ldr	r3, [r3, #24]
 8007eba:	6013      	str	r3, [r2, #0]
		GyroRaw(1,0) = sensorData->Gyro.y;
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	2101      	movs	r1, #1
 8007ec0:	489d      	ldr	r0, [pc, #628]	; (8008138 <MadgwickUpdate+0x350>)
 8007ec2:	f000 f98e 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	69db      	ldr	r3, [r3, #28]
 8007ecc:	6013      	str	r3, [r2, #0]
		GyroRaw(2,0) = sensorData->Gyro.z;
 8007ece:	2200      	movs	r2, #0
 8007ed0:	2102      	movs	r1, #2
 8007ed2:	4899      	ldr	r0, [pc, #612]	; (8008138 <MadgwickUpdate+0x350>)
 8007ed4:	f000 f985 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6a1b      	ldr	r3, [r3, #32]
 8007ede:	6013      	str	r3, [r2, #0]
		AccCal = CalibrateAcc(AccRaw);
 8007ee0:	4893      	ldr	r0, [pc, #588]	; (8008130 <MadgwickUpdate+0x348>)
 8007ee2:	f000 fa9f 	bl	8008424 <_Z12CalibrateAccRKN3Mat6MatrixILh3ELh1EEE>
 8007ee6:	eef0 6a40 	vmov.f32	s13, s0
 8007eea:	eeb0 7a60 	vmov.f32	s14, s1
 8007eee:	eef0 7a41 	vmov.f32	s15, s2
 8007ef2:	4b92      	ldr	r3, [pc, #584]	; (800813c <MadgwickUpdate+0x354>)
 8007ef4:	edc3 6a00 	vstr	s13, [r3]
 8007ef8:	ed83 7a01 	vstr	s14, [r3, #4]
 8007efc:	edc3 7a02 	vstr	s15, [r3, #8]
		MagCal = CalibrateMag(MagRaw);
 8007f00:	488c      	ldr	r0, [pc, #560]	; (8008134 <MadgwickUpdate+0x34c>)
 8007f02:	f000 fa53 	bl	80083ac <_Z12CalibrateMagRKN3Mat6MatrixILh3ELh1EEE>
 8007f06:	eef0 6a40 	vmov.f32	s13, s0
 8007f0a:	eeb0 7a60 	vmov.f32	s14, s1
 8007f0e:	eef0 7a41 	vmov.f32	s15, s2
 8007f12:	4b8b      	ldr	r3, [pc, #556]	; (8008140 <MadgwickUpdate+0x358>)
 8007f14:	edc3 6a00 	vstr	s13, [r3]
 8007f18:	ed83 7a01 	vstr	s14, [r3, #4]
 8007f1c:	edc3 7a02 	vstr	s15, [r3, #8]
		GyroCal = CalibrateGyro(GyroRaw);
 8007f20:	4885      	ldr	r0, [pc, #532]	; (8008138 <MadgwickUpdate+0x350>)
 8007f22:	f000 fabb 	bl	800849c <_Z13CalibrateGyroRKN3Mat6MatrixILh3ELh1EEE>
 8007f26:	eef0 6a40 	vmov.f32	s13, s0
 8007f2a:	eeb0 7a60 	vmov.f32	s14, s1
 8007f2e:	eef0 7a41 	vmov.f32	s15, s2
 8007f32:	4b84      	ldr	r3, [pc, #528]	; (8008144 <MadgwickUpdate+0x35c>)
 8007f34:	edc3 6a00 	vstr	s13, [r3]
 8007f38:	ed83 7a01 	vstr	s14, [r3, #4]
 8007f3c:	edc3 7a02 	vstr	s15, [r3, #8]

		Acc = {0, AccCal(0,0), AccCal(1,0), AccCal(2,0)};
 8007f40:	2200      	movs	r2, #0
 8007f42:	2100      	movs	r1, #0
 8007f44:	487d      	ldr	r0, [pc, #500]	; (800813c <MadgwickUpdate+0x354>)
 8007f46:	f000 f94c 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	681d      	ldr	r5, [r3, #0]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	2101      	movs	r1, #1
 8007f52:	487a      	ldr	r0, [pc, #488]	; (800813c <MadgwickUpdate+0x354>)
 8007f54:	f000 f945 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	681c      	ldr	r4, [r3, #0]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	2102      	movs	r1, #2
 8007f60:	4876      	ldr	r0, [pc, #472]	; (800813c <MadgwickUpdate+0x354>)
 8007f62:	f000 f93e 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8007f66:	4603      	mov	r3, r0
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a77      	ldr	r2, [pc, #476]	; (8008148 <MadgwickUpdate+0x360>)
 8007f6c:	f04f 0100 	mov.w	r1, #0
 8007f70:	6011      	str	r1, [r2, #0]
 8007f72:	4a75      	ldr	r2, [pc, #468]	; (8008148 <MadgwickUpdate+0x360>)
 8007f74:	6055      	str	r5, [r2, #4]
 8007f76:	4a74      	ldr	r2, [pc, #464]	; (8008148 <MadgwickUpdate+0x360>)
 8007f78:	6094      	str	r4, [r2, #8]
 8007f7a:	4a73      	ldr	r2, [pc, #460]	; (8008148 <MadgwickUpdate+0x360>)
 8007f7c:	60d3      	str	r3, [r2, #12]
		Q.w = GetW();
 8007f7e:	f000 fdb3 	bl	8008ae8 <GetW>
 8007f82:	eef0 7a40 	vmov.f32	s15, s0
 8007f86:	4b71      	ldr	r3, [pc, #452]	; (800814c <MadgwickUpdate+0x364>)
 8007f88:	edc3 7a00 	vstr	s15, [r3]
		Q.x = GetX();
 8007f8c:	f000 fdba 	bl	8008b04 <GetX>
 8007f90:	eef0 7a40 	vmov.f32	s15, s0
 8007f94:	4b6d      	ldr	r3, [pc, #436]	; (800814c <MadgwickUpdate+0x364>)
 8007f96:	edc3 7a01 	vstr	s15, [r3, #4]
		Q.y = GetY();
 8007f9a:	f000 fdc1 	bl	8008b20 <GetY>
 8007f9e:	eef0 7a40 	vmov.f32	s15, s0
 8007fa2:	4b6a      	ldr	r3, [pc, #424]	; (800814c <MadgwickUpdate+0x364>)
 8007fa4:	edc3 7a02 	vstr	s15, [r3, #8]
		Q.z = GetZ();
 8007fa8:	f000 fdc8 	bl	8008b3c <GetZ>
 8007fac:	eef0 7a40 	vmov.f32	s15, s0
 8007fb0:	4b66      	ldr	r3, [pc, #408]	; (800814c <MadgwickUpdate+0x364>)
 8007fb2:	edc3 7a03 	vstr	s15, [r3, #12]
		Acc = (Q * Acc * Q.Conjugate()) - G;
 8007fb6:	4964      	ldr	r1, [pc, #400]	; (8008148 <MadgwickUpdate+0x360>)
 8007fb8:	4864      	ldr	r0, [pc, #400]	; (800814c <MadgwickUpdate+0x364>)
 8007fba:	f001 fcda 	bl	8009972 <_ZNK3Mat10QuaternionmlERKS0_>
 8007fbe:	eeb0 6a40 	vmov.f32	s12, s0
 8007fc2:	eef0 6a60 	vmov.f32	s13, s1
 8007fc6:	eeb0 7a41 	vmov.f32	s14, s2
 8007fca:	eef0 7a61 	vmov.f32	s15, s3
 8007fce:	ed87 6a07 	vstr	s12, [r7, #28]
 8007fd2:	edc7 6a08 	vstr	s13, [r7, #32]
 8007fd6:	ed87 7a09 	vstr	s14, [r7, #36]	; 0x24
 8007fda:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 8007fde:	485b      	ldr	r0, [pc, #364]	; (800814c <MadgwickUpdate+0x364>)
 8007fe0:	f001 fd92 	bl	8009b08 <_ZNK3Mat10Quaternion9ConjugateEv>
 8007fe4:	eeb0 6a40 	vmov.f32	s12, s0
 8007fe8:	eef0 6a60 	vmov.f32	s13, s1
 8007fec:	eeb0 7a41 	vmov.f32	s14, s2
 8007ff0:	eef0 7a61 	vmov.f32	s15, s3
 8007ff4:	ed87 6a0b 	vstr	s12, [r7, #44]	; 0x2c
 8007ff8:	edc7 6a0c 	vstr	s13, [r7, #48]	; 0x30
 8007ffc:	ed87 7a0d 	vstr	s14, [r7, #52]	; 0x34
 8008000:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
 8008004:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8008008:	f107 031c 	add.w	r3, r7, #28
 800800c:	4611      	mov	r1, r2
 800800e:	4618      	mov	r0, r3
 8008010:	f001 fcaf 	bl	8009972 <_ZNK3Mat10QuaternionmlERKS0_>
 8008014:	eeb0 6a40 	vmov.f32	s12, s0
 8008018:	eef0 6a60 	vmov.f32	s13, s1
 800801c:	eeb0 7a41 	vmov.f32	s14, s2
 8008020:	eef0 7a61 	vmov.f32	s15, s3
 8008024:	ed87 6a03 	vstr	s12, [r7, #12]
 8008028:	edc7 6a04 	vstr	s13, [r7, #16]
 800802c:	ed87 7a05 	vstr	s14, [r7, #20]
 8008030:	edc7 7a06 	vstr	s15, [r7, #24]
 8008034:	f107 030c 	add.w	r3, r7, #12
 8008038:	4945      	ldr	r1, [pc, #276]	; (8008150 <MadgwickUpdate+0x368>)
 800803a:	4618      	mov	r0, r3
 800803c:	f001 fc6a 	bl	8009914 <_ZNK3Mat10QuaternionmiERKS0_>
 8008040:	eeb0 6a40 	vmov.f32	s12, s0
 8008044:	eef0 6a60 	vmov.f32	s13, s1
 8008048:	eeb0 7a41 	vmov.f32	s14, s2
 800804c:	eef0 7a61 	vmov.f32	s15, s3
 8008050:	4b3d      	ldr	r3, [pc, #244]	; (8008148 <MadgwickUpdate+0x360>)
 8008052:	ed83 6a00 	vstr	s12, [r3]
 8008056:	edc3 6a01 	vstr	s13, [r3, #4]
 800805a:	ed83 7a02 	vstr	s14, [r3, #8]
 800805e:	edc3 7a03 	vstr	s15, [r3, #12]
		printf("%f	%f	%f	%f\n\r", Acc.x, Acc.y, Acc.z, Acc.Norm());
 8008062:	4b39      	ldr	r3, [pc, #228]	; (8008148 <MadgwickUpdate+0x360>)
 8008064:	edd3 7a01 	vldr	s15, [r3, #4]
 8008068:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 800806c:	4b36      	ldr	r3, [pc, #216]	; (8008148 <MadgwickUpdate+0x360>)
 800806e:	edd3 7a02 	vldr	s15, [r3, #8]
 8008072:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8008076:	4b34      	ldr	r3, [pc, #208]	; (8008148 <MadgwickUpdate+0x360>)
 8008078:	edd3 7a03 	vldr	s15, [r3, #12]
 800807c:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8008080:	4831      	ldr	r0, [pc, #196]	; (8008148 <MadgwickUpdate+0x360>)
 8008082:	f001 fd7c 	bl	8009b7e <_ZNK3Mat10Quaternion4NormEv>
 8008086:	eef0 7a40 	vmov.f32	s15, s0
 800808a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800808e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008092:	ed8d 9b02 	vstr	d9, [sp, #8]
 8008096:	ed8d 8b00 	vstr	d8, [sp]
 800809a:	ec53 2b1a 	vmov	r2, r3, d10
 800809e:	482d      	ldr	r0, [pc, #180]	; (8008154 <MadgwickUpdate+0x36c>)
 80080a0:	f005 fb02 	bl	800d6a8 <iprintf>
		//printf("%f %f %f, D_t: %f\n\r", GyroCalMean(0,0), GyroCalMean(1,0), GyroCalMean(2,0), delta_t);
//		madgwick.update(GyroCal(0,0), GyroCal(1,0), GyroCal(2,0),
//						AccCal(0,0), AccCal(1,0), AccCal(2,0),
//						MagCal(0,0), MagCal(1,0), MagCal(2,0));
		//printf("MAG: %f, %f, %f\n\r",MagCal(0,0),MagCal(1,0),MagCal(2,0));
		filterUpdate(GyroCal(0,0), GyroCal(1,0), GyroCal(2,0),
 80080a4:	2200      	movs	r2, #0
 80080a6:	2100      	movs	r1, #0
 80080a8:	4826      	ldr	r0, [pc, #152]	; (8008144 <MadgwickUpdate+0x35c>)
 80080aa:	f000 f89a 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 80080ae:	4603      	mov	r3, r0
 80080b0:	ed93 8a00 	vldr	s16, [r3]
 80080b4:	2200      	movs	r2, #0
 80080b6:	2101      	movs	r1, #1
 80080b8:	4822      	ldr	r0, [pc, #136]	; (8008144 <MadgwickUpdate+0x35c>)
 80080ba:	f000 f892 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 80080be:	4603      	mov	r3, r0
 80080c0:	edd3 8a00 	vldr	s17, [r3]
 80080c4:	2200      	movs	r2, #0
 80080c6:	2102      	movs	r1, #2
 80080c8:	481e      	ldr	r0, [pc, #120]	; (8008144 <MadgwickUpdate+0x35c>)
 80080ca:	f000 f88a 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 80080ce:	4603      	mov	r3, r0
 80080d0:	ed93 9a00 	vldr	s18, [r3]
						AccCal(0,0), AccCal(1,0), AccCal(2,0),
 80080d4:	2200      	movs	r2, #0
 80080d6:	2100      	movs	r1, #0
 80080d8:	4818      	ldr	r0, [pc, #96]	; (800813c <MadgwickUpdate+0x354>)
 80080da:	f000 f882 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 80080de:	4603      	mov	r3, r0
		filterUpdate(GyroCal(0,0), GyroCal(1,0), GyroCal(2,0),
 80080e0:	edd3 9a00 	vldr	s19, [r3]
						AccCal(0,0), AccCal(1,0), AccCal(2,0),
 80080e4:	2200      	movs	r2, #0
 80080e6:	2101      	movs	r1, #1
 80080e8:	4814      	ldr	r0, [pc, #80]	; (800813c <MadgwickUpdate+0x354>)
 80080ea:	f000 f87a 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 80080ee:	4603      	mov	r3, r0
		filterUpdate(GyroCal(0,0), GyroCal(1,0), GyroCal(2,0),
 80080f0:	ed93 aa00 	vldr	s20, [r3]
						AccCal(0,0), AccCal(1,0), AccCal(2,0),
 80080f4:	2200      	movs	r2, #0
 80080f6:	2102      	movs	r1, #2
 80080f8:	4810      	ldr	r0, [pc, #64]	; (800813c <MadgwickUpdate+0x354>)
 80080fa:	f000 f872 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 80080fe:	4603      	mov	r3, r0
		filterUpdate(GyroCal(0,0), GyroCal(1,0), GyroCal(2,0),
 8008100:	edd3 aa00 	vldr	s21, [r3]
						MagCal(0,0), MagCal(1,0), MagCal(2,0),
 8008104:	2200      	movs	r2, #0
 8008106:	2100      	movs	r1, #0
 8008108:	480d      	ldr	r0, [pc, #52]	; (8008140 <MadgwickUpdate+0x358>)
 800810a:	f000 f86a 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 800810e:	4603      	mov	r3, r0
		filterUpdate(GyroCal(0,0), GyroCal(1,0), GyroCal(2,0),
 8008110:	ed93 ba00 	vldr	s22, [r3]
						MagCal(0,0), MagCal(1,0), MagCal(2,0),
 8008114:	2200      	movs	r2, #0
 8008116:	2101      	movs	r1, #1
 8008118:	4809      	ldr	r0, [pc, #36]	; (8008140 <MadgwickUpdate+0x358>)
 800811a:	f000 f862 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 800811e:	4603      	mov	r3, r0
 8008120:	e01a      	b.n	8008158 <MadgwickUpdate+0x370>
 8008122:	bf00      	nop
 8008124:	24000b20 	.word	0x24000b20
 8008128:	24000b1c 	.word	0x24000b1c
 800812c:	3a03126f 	.word	0x3a03126f
 8008130:	24000ad8 	.word	0x24000ad8
 8008134:	24000aa8 	.word	0x24000aa8
 8008138:	24000ac0 	.word	0x24000ac0
 800813c:	24000acc 	.word	0x24000acc
 8008140:	24000a9c 	.word	0x24000a9c
 8008144:	24000ab4 	.word	0x24000ab4
 8008148:	24000b0c 	.word	0x24000b0c
 800814c:	24000afc 	.word	0x24000afc
 8008150:	24000010 	.word	0x24000010
 8008154:	0800f540 	.word	0x0800f540
		filterUpdate(GyroCal(0,0), GyroCal(1,0), GyroCal(2,0),
 8008158:	edd3 ba00 	vldr	s23, [r3]
						MagCal(0,0), MagCal(1,0), MagCal(2,0),
 800815c:	2200      	movs	r2, #0
 800815e:	2102      	movs	r1, #2
 8008160:	4815      	ldr	r0, [pc, #84]	; (80081b8 <MadgwickUpdate+0x3d0>)
 8008162:	f000 f83e 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 8008166:	4603      	mov	r3, r0
		filterUpdate(GyroCal(0,0), GyroCal(1,0), GyroCal(2,0),
 8008168:	ed93 7a00 	vldr	s14, [r3]
						sensorData->SensorTime / 1000.0f);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
		filterUpdate(GyroCal(0,0), GyroCal(1,0), GyroCal(2,0),
 8008172:	ed9f 6a12 	vldr	s12, [pc, #72]	; 80081bc <MadgwickUpdate+0x3d4>
 8008176:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800817a:	eef0 4a66 	vmov.f32	s9, s13
 800817e:	eeb0 4a47 	vmov.f32	s8, s14
 8008182:	eef0 3a6b 	vmov.f32	s7, s23
 8008186:	eeb0 3a4b 	vmov.f32	s6, s22
 800818a:	eef0 2a6a 	vmov.f32	s5, s21
 800818e:	eeb0 2a4a 	vmov.f32	s4, s20
 8008192:	eef0 1a69 	vmov.f32	s3, s19
 8008196:	eeb0 1a49 	vmov.f32	s2, s18
 800819a:	eef0 0a68 	vmov.f32	s1, s17
 800819e:	eeb0 0a48 	vmov.f32	s0, s16
 80081a2:	f000 fcd9 	bl	8008b58 <filterUpdate>
		return 1;
 80081a6:	2301      	movs	r3, #1
 80081a8:	e000      	b.n	80081ac <MadgwickUpdate+0x3c4>
	}
	return 0;
 80081aa:	2300      	movs	r3, #0
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3740      	adds	r7, #64	; 0x40
 80081b0:	46bd      	mov	sp, r7
 80081b2:	ecbd 8b08 	vpop	{d8-d11}
 80081b6:	bdb0      	pop	{r4, r5, r7, pc}
 80081b8:	24000a9c 	.word	0x24000a9c
 80081bc:	447a0000 	.word	0x447a0000

080081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>:
	static_assert(heigth > 0 && width > 0, "Matrix width and heigth must be positive!");
	std::for_each(_values.begin(), _values.end(), [val](float& x){x = val;});
}

template <u_short heigth, u_short width>
Matrix<heigth, width>::Matrix(const std::array<float, heigth*width>& values): _values(values) {static_assert(heigth > 0 && width > 0, "Matrix width and heigth must be positive!");}
 80081c0:	b480      	push	{r7}
 80081c2:	b083      	sub	sp, #12
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	6039      	str	r1, [r7, #0]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	683a      	ldr	r2, [r7, #0]
 80081ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80081d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4618      	mov	r0, r3
 80081d8:	370c      	adds	r7, #12
 80081da:	46bd      	mov	sp, r7
 80081dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e0:	4770      	bx	lr

080081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>:

template <u_short heigth, u_short width>
float& Matrix<heigth, width>::operator()(u_short row, u_short col)
 80081e2:	b580      	push	{r7, lr}
 80081e4:	b084      	sub	sp, #16
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
 80081ea:	460b      	mov	r3, r1
 80081ec:	70fb      	strb	r3, [r7, #3]
 80081ee:	4613      	mov	r3, r2
 80081f0:	70bb      	strb	r3, [r7, #2]
{
	u_int index = width * row + col;
 80081f2:	78fa      	ldrb	r2, [r7, #3]
 80081f4:	78bb      	ldrb	r3, [r7, #2]
 80081f6:	4413      	add	r3, r2
 80081f8:	60fb      	str	r3, [r7, #12]
	return _values[index];
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	68f9      	ldr	r1, [r7, #12]
 80081fe:	4618      	mov	r0, r3
 8008200:	f000 f805 	bl	800820e <_ZNSt5arrayIfLj3EEixEj>
 8008204:	4603      	mov	r3, r0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <_ZNSt5arrayIfLj3EEixEj>:
      _GLIBCXX_NODISCARD constexpr bool
      empty() const noexcept { return size() == 0; }

      // Element access.
      _GLIBCXX17_CONSTEXPR reference
      operator[](size_type __n) noexcept
 800820e:	b580      	push	{r7, lr}
 8008210:	b082      	sub	sp, #8
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
 8008216:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return _AT_Type::_S_ref(_M_elems, __n);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6839      	ldr	r1, [r7, #0]
 800821c:	4618      	mov	r0, r3
 800821e:	f000 f805 	bl	800822c <_ZNSt14__array_traitsIfLj3EE6_S_refERA3_Kfj>
 8008222:	4603      	mov	r3, r0
      }
 8008224:	4618      	mov	r0, r3
 8008226:	3708      	adds	r7, #8
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <_ZNSt14__array_traitsIfLj3EE6_S_refERA3_Kfj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	009b      	lsls	r3, r3, #2
 800823a:	687a      	ldr	r2, [r7, #4]
 800823c:	4413      	add	r3, r2
 800823e:	4618      	mov	r0, r3
 8008240:	370c      	adds	r7, #12
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr
	...

0800824c <_Z41__static_initialization_and_destruction_0ii>:
}

float MadgwickGetYaw()
{
	return madgwick.getYaw();
}
 800824c:	b580      	push	{r7, lr}
 800824e:	b09a      	sub	sp, #104	; 0x68
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
 8008254:	6039      	str	r1, [r7, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2b01      	cmp	r3, #1
 800825a:	f040 8084 	bne.w	8008366 <_Z41__static_initialization_and_destruction_0ii+0x11a>
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008264:	4293      	cmp	r3, r2
 8008266:	d17e      	bne.n	8008366 <_Z41__static_initialization_and_destruction_0ii+0x11a>
Madgwick madgwick{IMUFrequency, madgwickBeta};
 8008268:	eddf 0a41 	vldr	s1, [pc, #260]	; 8008370 <_Z41__static_initialization_and_destruction_0ii+0x124>
 800826c:	ed9f 0a41 	vldr	s0, [pc, #260]	; 8008374 <_Z41__static_initialization_and_destruction_0ii+0x128>
 8008270:	4841      	ldr	r0, [pc, #260]	; (8008378 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8008272:	f000 fc0d 	bl	8008a90 <_ZN8MadgwickC1Eff>
Mat::Matrix<3, 1> MagCal({0, 0, 0});
 8008276:	f04f 0300 	mov.w	r3, #0
 800827a:	60bb      	str	r3, [r7, #8]
 800827c:	f04f 0300 	mov.w	r3, #0
 8008280:	60fb      	str	r3, [r7, #12]
 8008282:	f04f 0300 	mov.w	r3, #0
 8008286:	613b      	str	r3, [r7, #16]
 8008288:	f107 0308 	add.w	r3, r7, #8
 800828c:	4619      	mov	r1, r3
 800828e:	483b      	ldr	r0, [pc, #236]	; (800837c <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8008290:	f7ff ff96 	bl	80081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>
Mat::Matrix<3, 1> MagRaw({0, 0, 0});
 8008294:	f04f 0300 	mov.w	r3, #0
 8008298:	617b      	str	r3, [r7, #20]
 800829a:	f04f 0300 	mov.w	r3, #0
 800829e:	61bb      	str	r3, [r7, #24]
 80082a0:	f04f 0300 	mov.w	r3, #0
 80082a4:	61fb      	str	r3, [r7, #28]
 80082a6:	f107 0314 	add.w	r3, r7, #20
 80082aa:	4619      	mov	r1, r3
 80082ac:	4834      	ldr	r0, [pc, #208]	; (8008380 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 80082ae:	f7ff ff87 	bl	80081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>
Mat::Matrix<3, 1> GyroCal({0, 0, 0});
 80082b2:	f04f 0300 	mov.w	r3, #0
 80082b6:	623b      	str	r3, [r7, #32]
 80082b8:	f04f 0300 	mov.w	r3, #0
 80082bc:	627b      	str	r3, [r7, #36]	; 0x24
 80082be:	f04f 0300 	mov.w	r3, #0
 80082c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80082c4:	f107 0320 	add.w	r3, r7, #32
 80082c8:	4619      	mov	r1, r3
 80082ca:	482e      	ldr	r0, [pc, #184]	; (8008384 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 80082cc:	f7ff ff78 	bl	80081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>
Mat::Matrix<3, 1> GyroRaw({0, 0, 0});
 80082d0:	f04f 0300 	mov.w	r3, #0
 80082d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80082d6:	f04f 0300 	mov.w	r3, #0
 80082da:	633b      	str	r3, [r7, #48]	; 0x30
 80082dc:	f04f 0300 	mov.w	r3, #0
 80082e0:	637b      	str	r3, [r7, #52]	; 0x34
 80082e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80082e6:	4619      	mov	r1, r3
 80082e8:	4827      	ldr	r0, [pc, #156]	; (8008388 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 80082ea:	f7ff ff69 	bl	80081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>
Mat::Matrix<3, 1> AccCal({0, 0, 0});
 80082ee:	f04f 0300 	mov.w	r3, #0
 80082f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80082f4:	f04f 0300 	mov.w	r3, #0
 80082f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80082fa:	f04f 0300 	mov.w	r3, #0
 80082fe:	643b      	str	r3, [r7, #64]	; 0x40
 8008300:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008304:	4619      	mov	r1, r3
 8008306:	4821      	ldr	r0, [pc, #132]	; (800838c <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8008308:	f7ff ff5a 	bl	80081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>
Mat::Matrix<3, 1> AccRaw({0, 0, 0});
 800830c:	f04f 0300 	mov.w	r3, #0
 8008310:	647b      	str	r3, [r7, #68]	; 0x44
 8008312:	f04f 0300 	mov.w	r3, #0
 8008316:	64bb      	str	r3, [r7, #72]	; 0x48
 8008318:	f04f 0300 	mov.w	r3, #0
 800831c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800831e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008322:	4619      	mov	r1, r3
 8008324:	481a      	ldr	r0, [pc, #104]	; (8008390 <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8008326:	f7ff ff4b 	bl	80081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>
Mat::Matrix<3, 1> GyroRawMean({0, 0, 0});
 800832a:	f04f 0300 	mov.w	r3, #0
 800832e:	653b      	str	r3, [r7, #80]	; 0x50
 8008330:	f04f 0300 	mov.w	r3, #0
 8008334:	657b      	str	r3, [r7, #84]	; 0x54
 8008336:	f04f 0300 	mov.w	r3, #0
 800833a:	65bb      	str	r3, [r7, #88]	; 0x58
 800833c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008340:	4619      	mov	r1, r3
 8008342:	4814      	ldr	r0, [pc, #80]	; (8008394 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8008344:	f7ff ff3c 	bl	80081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>
Mat::Matrix<3, 1> GyroCalMean({0, 0, 0});
 8008348:	f04f 0300 	mov.w	r3, #0
 800834c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800834e:	f04f 0300 	mov.w	r3, #0
 8008352:	663b      	str	r3, [r7, #96]	; 0x60
 8008354:	f04f 0300 	mov.w	r3, #0
 8008358:	667b      	str	r3, [r7, #100]	; 0x64
 800835a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800835e:	4619      	mov	r1, r3
 8008360:	480d      	ldr	r0, [pc, #52]	; (8008398 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 8008362:	f7ff ff2d 	bl	80081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>
}
 8008366:	bf00      	nop
 8008368:	3768      	adds	r7, #104	; 0x68
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
 800836e:	bf00      	nop
 8008370:	3dcccccd 	.word	0x3dcccccd
 8008374:	43480000 	.word	0x43480000
 8008378:	24000a74 	.word	0x24000a74
 800837c:	24000a9c 	.word	0x24000a9c
 8008380:	24000aa8 	.word	0x24000aa8
 8008384:	24000ab4 	.word	0x24000ab4
 8008388:	24000ac0 	.word	0x24000ac0
 800838c:	24000acc 	.word	0x24000acc
 8008390:	24000ad8 	.word	0x24000ad8
 8008394:	24000ae4 	.word	0x24000ae4
 8008398:	24000af0 	.word	0x24000af0

0800839c <_GLOBAL__sub_I_madgwick>:
 800839c:	b580      	push	{r7, lr}
 800839e:	af00      	add	r7, sp, #0
 80083a0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80083a4:	2001      	movs	r0, #1
 80083a6:	f7ff ff51 	bl	800824c <_Z41__static_initialization_and_destruction_0ii>
 80083aa:	bd80      	pop	{r7, pc}

080083ac <_Z12CalibrateMagRKN3Mat6MatrixILh3ELh1EEE>:
						0.0, 8.78 * DEG_2_RAD, 0.0,
						0.0, 0.0, 8.16 * DEG_2_RAD});
const Matrix<3, 1> GyroB({-0.0533, 0.0459, -0.0038});

Matrix<3, 1> CalibrateMag(const Matrix<3, 1>& MagVec)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b08c      	sub	sp, #48	; 0x30
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6178      	str	r0, [r7, #20]
	return (MagA * (MagVec - MagB));
 80083b4:	4919      	ldr	r1, [pc, #100]	; (800841c <_Z12CalibrateMagRKN3Mat6MatrixILh3ELh1EEE+0x70>)
 80083b6:	6978      	ldr	r0, [r7, #20]
 80083b8:	f000 f8c1 	bl	800853e <_ZNK3Mat6MatrixILh3ELh1EEmiERKS1_>
 80083bc:	eef0 6a40 	vmov.f32	s13, s0
 80083c0:	eeb0 7a60 	vmov.f32	s14, s1
 80083c4:	eef0 7a41 	vmov.f32	s15, s2
 80083c8:	edc7 6a09 	vstr	s13, [r7, #36]	; 0x24
 80083cc:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 80083d0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 80083d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80083d8:	4619      	mov	r1, r3
 80083da:	4811      	ldr	r0, [pc, #68]	; (8008420 <_Z12CalibrateMagRKN3Mat6MatrixILh3ELh1EEE+0x74>)
 80083dc:	f000 f8d9 	bl	8008592 <_ZNK3Mat6MatrixILh3ELh3EEmlILh1EEENS0_ILh3EXT_EEERKS3_>
 80083e0:	eef0 6a40 	vmov.f32	s13, s0
 80083e4:	eeb0 7a60 	vmov.f32	s14, s1
 80083e8:	eef0 7a41 	vmov.f32	s15, s2
 80083ec:	edc7 6a06 	vstr	s13, [r7, #24]
 80083f0:	ed87 7a07 	vstr	s14, [r7, #28]
 80083f4:	edc7 7a08 	vstr	s15, [r7, #32]
 80083f8:	69b9      	ldr	r1, [r7, #24]
 80083fa:	69fa      	ldr	r2, [r7, #28]
 80083fc:	6a3b      	ldr	r3, [r7, #32]
 80083fe:	ee06 1a90 	vmov	s13, r1
 8008402:	ee07 2a10 	vmov	s14, r2
 8008406:	ee07 3a90 	vmov	s15, r3
}
 800840a:	eeb0 0a66 	vmov.f32	s0, s13
 800840e:	eef0 0a47 	vmov.f32	s1, s14
 8008412:	eeb0 1a67 	vmov.f32	s2, s15
 8008416:	3730      	adds	r7, #48	; 0x30
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}
 800841c:	24000b48 	.word	0x24000b48
 8008420:	24000b24 	.word	0x24000b24

08008424 <_Z12CalibrateAccRKN3Mat6MatrixILh3ELh1EEE>:
Matrix<3, 1> CalibrateAcc(const Matrix<3, 1>& AccVec)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b08c      	sub	sp, #48	; 0x30
 8008428:	af00      	add	r7, sp, #0
 800842a:	6178      	str	r0, [r7, #20]
	return (AccA * (AccVec - AccB));
 800842c:	4919      	ldr	r1, [pc, #100]	; (8008494 <_Z12CalibrateAccRKN3Mat6MatrixILh3ELh1EEE+0x70>)
 800842e:	6978      	ldr	r0, [r7, #20]
 8008430:	f000 f885 	bl	800853e <_ZNK3Mat6MatrixILh3ELh1EEmiERKS1_>
 8008434:	eef0 6a40 	vmov.f32	s13, s0
 8008438:	eeb0 7a60 	vmov.f32	s14, s1
 800843c:	eef0 7a41 	vmov.f32	s15, s2
 8008440:	edc7 6a09 	vstr	s13, [r7, #36]	; 0x24
 8008444:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 8008448:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 800844c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008450:	4619      	mov	r1, r3
 8008452:	4811      	ldr	r0, [pc, #68]	; (8008498 <_Z12CalibrateAccRKN3Mat6MatrixILh3ELh1EEE+0x74>)
 8008454:	f000 f89d 	bl	8008592 <_ZNK3Mat6MatrixILh3ELh3EEmlILh1EEENS0_ILh3EXT_EEERKS3_>
 8008458:	eef0 6a40 	vmov.f32	s13, s0
 800845c:	eeb0 7a60 	vmov.f32	s14, s1
 8008460:	eef0 7a41 	vmov.f32	s15, s2
 8008464:	edc7 6a06 	vstr	s13, [r7, #24]
 8008468:	ed87 7a07 	vstr	s14, [r7, #28]
 800846c:	edc7 7a08 	vstr	s15, [r7, #32]
 8008470:	69b9      	ldr	r1, [r7, #24]
 8008472:	69fa      	ldr	r2, [r7, #28]
 8008474:	6a3b      	ldr	r3, [r7, #32]
 8008476:	ee06 1a90 	vmov	s13, r1
 800847a:	ee07 2a10 	vmov	s14, r2
 800847e:	ee07 3a90 	vmov	s15, r3
}
 8008482:	eeb0 0a66 	vmov.f32	s0, s13
 8008486:	eef0 0a47 	vmov.f32	s1, s14
 800848a:	eeb0 1a67 	vmov.f32	s2, s15
 800848e:	3730      	adds	r7, #48	; 0x30
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}
 8008494:	24000b78 	.word	0x24000b78
 8008498:	24000b54 	.word	0x24000b54

0800849c <_Z13CalibrateGyroRKN3Mat6MatrixILh3ELh1EEE>:

Matrix<3, 1> CalibrateGyro(const Matrix<3, 1>& GyroVec)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b08c      	sub	sp, #48	; 0x30
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6178      	str	r0, [r7, #20]
	return (GyroA * (GyroVec - GyroB));
 80084a4:	4919      	ldr	r1, [pc, #100]	; (800850c <_Z13CalibrateGyroRKN3Mat6MatrixILh3ELh1EEE+0x70>)
 80084a6:	6978      	ldr	r0, [r7, #20]
 80084a8:	f000 f849 	bl	800853e <_ZNK3Mat6MatrixILh3ELh1EEmiERKS1_>
 80084ac:	eef0 6a40 	vmov.f32	s13, s0
 80084b0:	eeb0 7a60 	vmov.f32	s14, s1
 80084b4:	eef0 7a41 	vmov.f32	s15, s2
 80084b8:	edc7 6a09 	vstr	s13, [r7, #36]	; 0x24
 80084bc:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 80084c0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 80084c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80084c8:	4619      	mov	r1, r3
 80084ca:	4811      	ldr	r0, [pc, #68]	; (8008510 <_Z13CalibrateGyroRKN3Mat6MatrixILh3ELh1EEE+0x74>)
 80084cc:	f000 f861 	bl	8008592 <_ZNK3Mat6MatrixILh3ELh3EEmlILh1EEENS0_ILh3EXT_EEERKS3_>
 80084d0:	eef0 6a40 	vmov.f32	s13, s0
 80084d4:	eeb0 7a60 	vmov.f32	s14, s1
 80084d8:	eef0 7a41 	vmov.f32	s15, s2
 80084dc:	edc7 6a06 	vstr	s13, [r7, #24]
 80084e0:	ed87 7a07 	vstr	s14, [r7, #28]
 80084e4:	edc7 7a08 	vstr	s15, [r7, #32]
 80084e8:	69b9      	ldr	r1, [r7, #24]
 80084ea:	69fa      	ldr	r2, [r7, #28]
 80084ec:	6a3b      	ldr	r3, [r7, #32]
 80084ee:	ee06 1a90 	vmov	s13, r1
 80084f2:	ee07 2a10 	vmov	s14, r2
 80084f6:	ee07 3a90 	vmov	s15, r3
}
 80084fa:	eeb0 0a66 	vmov.f32	s0, s13
 80084fe:	eef0 0a47 	vmov.f32	s1, s14
 8008502:	eeb0 1a67 	vmov.f32	s2, s15
 8008506:	3730      	adds	r7, #48	; 0x30
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}
 800850c:	24000ba8 	.word	0x24000ba8
 8008510:	24000b84 	.word	0x24000b84

08008514 <_ZN3Mat6MatrixILh3ELh3EEC1ERKSt5arrayIfLj9EE>:
Matrix<heigth, width>::Matrix(const std::array<float, heigth*width>& values): _values(values) {static_assert(heigth > 0 && width > 0, "Matrix width and heigth must be positive!");}
 8008514:	b4b0      	push	{r4, r5, r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	6039      	str	r1, [r7, #0]
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	4614      	mov	r4, r2
 8008524:	461d      	mov	r5, r3
 8008526:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008528:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800852a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800852c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800852e:	682b      	ldr	r3, [r5, #0]
 8008530:	6023      	str	r3, [r4, #0]
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4618      	mov	r0, r3
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	bcb0      	pop	{r4, r5, r7}
 800853c:	4770      	bx	lr

0800853e <_ZNK3Mat6MatrixILh3ELh1EEmiERKS1_>:
	result += val;
	return result;
}

template <u_short heigth, u_short width>
inline Matrix<heigth, width> Matrix<heigth, width>::operator-(const Matrix<heigth, width> &other) const
 800853e:	b580      	push	{r7, lr}
 8008540:	b08c      	sub	sp, #48	; 0x30
 8008542:	af00      	add	r7, sp, #0
 8008544:	6178      	str	r0, [r7, #20]
 8008546:	6139      	str	r1, [r7, #16]
{
    Matrix<heigth, width> result = *this;
 8008548:	697a      	ldr	r2, [r7, #20]
 800854a:	f107 0318 	add.w	r3, r7, #24
 800854e:	ca07      	ldmia	r2, {r0, r1, r2}
 8008550:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	result -= other;
 8008554:	f107 0318 	add.w	r3, r7, #24
 8008558:	6939      	ldr	r1, [r7, #16]
 800855a:	4618      	mov	r0, r3
 800855c:	f000 f843 	bl	80085e6 <_ZN3Mat6MatrixILh3ELh1EEmIERKS1_>
	return result;
 8008560:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008564:	f107 0218 	add.w	r2, r7, #24
 8008568:	ca07      	ldmia	r2, {r0, r1, r2}
 800856a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800856e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008570:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008574:	ee06 1a90 	vmov	s13, r1
 8008578:	ee07 2a10 	vmov	s14, r2
 800857c:	ee07 3a90 	vmov	s15, r3
}
 8008580:	eeb0 0a66 	vmov.f32	s0, s13
 8008584:	eef0 0a47 	vmov.f32	s1, s14
 8008588:	eeb0 1a67 	vmov.f32	s2, s15
 800858c:	3730      	adds	r7, #48	; 0x30
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}

08008592 <_ZNK3Mat6MatrixILh3ELh3EEmlILh1EEENS0_ILh3EXT_EEERKS3_>:
	result *= val;
	return result;
}

template <u_short heigth, u_short width> template <u_short other_width>
Matrix<heigth, other_width> Matrix<heigth, width>::operator*(const Matrix<width, other_width>& other) const
 8008592:	b580      	push	{r7, lr}
 8008594:	b08c      	sub	sp, #48	; 0x30
 8008596:	af00      	add	r7, sp, #0
 8008598:	6178      	str	r0, [r7, #20]
 800859a:	6139      	str	r1, [r7, #16]
{
	Matrix<heigth, other_width> result;
 800859c:	f107 0318 	add.w	r3, r7, #24
 80085a0:	4618      	mov	r0, r3
 80085a2:	f000 f855 	bl	8008650 <_ZN3Mat6MatrixILh3ELh1EEC1Ev>
	Multiply(other, result);
 80085a6:	f107 0318 	add.w	r3, r7, #24
 80085aa:	461a      	mov	r2, r3
 80085ac:	6939      	ldr	r1, [r7, #16]
 80085ae:	6978      	ldr	r0, [r7, #20]
 80085b0:	f000 f859 	bl	8008666 <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_>
	return result;
 80085b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80085b8:	f107 0218 	add.w	r2, r7, #24
 80085bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80085be:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80085c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80085c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085c8:	ee06 1a90 	vmov	s13, r1
 80085cc:	ee07 2a10 	vmov	s14, r2
 80085d0:	ee07 3a90 	vmov	s15, r3
}
 80085d4:	eeb0 0a66 	vmov.f32	s0, s13
 80085d8:	eef0 0a47 	vmov.f32	s1, s14
 80085dc:	eeb0 1a67 	vmov.f32	s2, s15
 80085e0:	3730      	adds	r7, #48	; 0x30
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}

080085e6 <_ZN3Mat6MatrixILh3ELh1EEmIERKS1_>:
inline Matrix<heigth, width> &Matrix<heigth, width>::operator-=(const Matrix<heigth, width> &other)
 80085e6:	b580      	push	{r7, lr}
 80085e8:	ed2d 8b02 	vpush	{d8}
 80085ec:	b084      	sub	sp, #16
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
 80085f2:	6039      	str	r1, [r7, #0]
    for(u_int i = 0; i < _values.size(); ++i) _values[i] -= other._values[i];
 80085f4:	2300      	movs	r3, #0
 80085f6:	60fb      	str	r3, [r7, #12]
 80085f8:	e016      	b.n	8008628 <_ZN3Mat6MatrixILh3ELh1EEmIERKS1_+0x42>
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	68f9      	ldr	r1, [r7, #12]
 80085fe:	4618      	mov	r0, r3
 8008600:	f000 f8ee 	bl	80087e0 <_ZNKSt5arrayIfLj3EEixEj>
 8008604:	4603      	mov	r3, r0
 8008606:	ed93 8a00 	vldr	s16, [r3]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	68f9      	ldr	r1, [r7, #12]
 800860e:	4618      	mov	r0, r3
 8008610:	f7ff fdfd 	bl	800820e <_ZNSt5arrayIfLj3EEixEj>
 8008614:	4603      	mov	r3, r0
 8008616:	edd3 7a00 	vldr	s15, [r3]
 800861a:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800861e:	edc3 7a00 	vstr	s15, [r3]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	3301      	adds	r3, #1
 8008626:	60fb      	str	r3, [r7, #12]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	4618      	mov	r0, r3
 800862c:	f000 f8cd 	bl	80087ca <_ZNKSt5arrayIfLj3EE4sizeEv>
 8008630:	4602      	mov	r2, r0
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	4293      	cmp	r3, r2
 8008636:	bf34      	ite	cc
 8008638:	2301      	movcc	r3, #1
 800863a:	2300      	movcs	r3, #0
 800863c:	b2db      	uxtb	r3, r3
 800863e:	2b00      	cmp	r3, #0
 8008640:	d1db      	bne.n	80085fa <_ZN3Mat6MatrixILh3ELh1EEmIERKS1_+0x14>
	return *this;
 8008642:	687b      	ldr	r3, [r7, #4]
}
 8008644:	4618      	mov	r0, r3
 8008646:	3710      	adds	r7, #16
 8008648:	46bd      	mov	sp, r7
 800864a:	ecbd 8b02 	vpop	{d8}
 800864e:	bd80      	pop	{r7, pc}

08008650 <_ZN3Mat6MatrixILh3ELh1EEC1Ev>:
Matrix<heigth, width>::Matrix() {static_assert(heigth > 0 && width > 0, "Matrix width and heigth must be positive!");}
 8008650:	b480      	push	{r7}
 8008652:	b083      	sub	sp, #12
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	4618      	mov	r0, r3
 800865c:	370c      	adds	r7, #12
 800865e:	46bd      	mov	sp, r7
 8008660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008664:	4770      	bx	lr

08008666 <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_>:

template <u_short heigth, u_short width> template <u_short other_width>
void Matrix<heigth, width>::Multiply(const Matrix<width, other_width>& other, Matrix<heigth, other_width>& result) const
 8008666:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008668:	b093      	sub	sp, #76	; 0x4c
 800866a:	af00      	add	r7, sp, #0
 800866c:	60f8      	str	r0, [r7, #12]
 800866e:	60b9      	str	r1, [r7, #8]
 8008670:	607a      	str	r2, [r7, #4]
{
	std::array<Row, other_width> other_columns;
	std::array<Row, heigth> this_rows;
	for(u_short row = 0; row < heigth; ++row)
 8008672:	2300      	movs	r3, #0
 8008674:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8008678:	e02c      	b.n	80086d4 <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0x6e>
		for(u_short col = 0; col < width; ++col)
 800867a:	2300      	movs	r3, #0
 800867c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8008680:	e01f      	b.n	80086c2 <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0x5c>
			this_rows[row][col] = this->operator()(row, col);
 8008682:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8008686:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800868a:	4619      	mov	r1, r3
 800868c:	68f8      	ldr	r0, [r7, #12]
 800868e:	f000 f8c5 	bl	800881c <_ZNK3Mat6MatrixILh3ELh3EEclEhh>
 8008692:	4604      	mov	r4, r0
 8008694:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8008698:	f107 0310 	add.w	r3, r7, #16
 800869c:	4611      	mov	r1, r2
 800869e:	4618      	mov	r0, r3
 80086a0:	f000 f8ad 	bl	80087fe <_ZNSt5arrayIS_IfLj3EELj3EEixEj>
 80086a4:	4602      	mov	r2, r0
 80086a6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80086aa:	4619      	mov	r1, r3
 80086ac:	4610      	mov	r0, r2
 80086ae:	f7ff fdae 	bl	800820e <_ZNSt5arrayIfLj3EEixEj>
 80086b2:	4602      	mov	r2, r0
 80086b4:	6823      	ldr	r3, [r4, #0]
 80086b6:	6013      	str	r3, [r2, #0]
		for(u_short col = 0; col < width; ++col)
 80086b8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80086bc:	3301      	adds	r3, #1
 80086be:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80086c2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80086c6:	2b02      	cmp	r3, #2
 80086c8:	d9db      	bls.n	8008682 <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0x1c>
	for(u_short row = 0; row < heigth; ++row)
 80086ca:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80086ce:	3301      	adds	r3, #1
 80086d0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80086d4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80086d8:	2b02      	cmp	r3, #2
 80086da:	d9ce      	bls.n	800867a <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0x14>

	for(u_short col = 0; col < other_width; ++col)
 80086dc:	2300      	movs	r3, #0
 80086de:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80086e2:	e02c      	b.n	800873e <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0xd8>
		for(u_short row = 0; row < width; ++row)
 80086e4:	2300      	movs	r3, #0
 80086e6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 80086ea:	e01f      	b.n	800872c <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0xc6>
			other_columns[col][row] = other(row, col);
 80086ec:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80086f0:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80086f4:	4619      	mov	r1, r3
 80086f6:	68b8      	ldr	r0, [r7, #8]
 80086f8:	f000 f8b8 	bl	800886c <_ZNK3Mat6MatrixILh3ELh1EEclEhh>
 80086fc:	4604      	mov	r4, r0
 80086fe:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8008702:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008706:	4611      	mov	r1, r2
 8008708:	4618      	mov	r0, r3
 800870a:	f000 f8a0 	bl	800884e <_ZNSt5arrayIS_IfLj3EELj1EEixEj>
 800870e:	4602      	mov	r2, r0
 8008710:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8008714:	4619      	mov	r1, r3
 8008716:	4610      	mov	r0, r2
 8008718:	f7ff fd79 	bl	800820e <_ZNSt5arrayIfLj3EEixEj>
 800871c:	4602      	mov	r2, r0
 800871e:	6823      	ldr	r3, [r4, #0]
 8008720:	6013      	str	r3, [r2, #0]
		for(u_short row = 0; row < width; ++row)
 8008722:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8008726:	3301      	adds	r3, #1
 8008728:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 800872c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8008730:	2b02      	cmp	r3, #2
 8008732:	d9db      	bls.n	80086ec <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0x86>
	for(u_short col = 0; col < other_width; ++col)
 8008734:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8008738:	3301      	adds	r3, #1
 800873a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 800873e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8008742:	2b00      	cmp	r3, #0
 8008744:	d0ce      	beq.n	80086e4 <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0x7e>

	for(u_short row = 0; row < heigth; ++row)
 8008746:	2300      	movs	r3, #0
 8008748:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800874c:	e034      	b.n	80087b8 <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0x152>
		for(u_short col = 0; col < other_width; ++col)
 800874e:	2300      	movs	r3, #0
 8008750:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8008754:	e027      	b.n	80087a6 <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0x140>
			result(row, col) = Multiply_rows(this_rows[row], other_columns[col]);
 8008756:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 800875a:	f107 0310 	add.w	r3, r7, #16
 800875e:	4611      	mov	r1, r2
 8008760:	4618      	mov	r0, r3
 8008762:	f000 f84c 	bl	80087fe <_ZNSt5arrayIS_IfLj3EELj3EEixEj>
 8008766:	4605      	mov	r5, r0
 8008768:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 800876c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008770:	4611      	mov	r1, r2
 8008772:	4618      	mov	r0, r3
 8008774:	f000 f86b 	bl	800884e <_ZNSt5arrayIS_IfLj3EELj1EEixEj>
 8008778:	4606      	mov	r6, r0
 800877a:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 800877e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008782:	4619      	mov	r1, r3
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f7ff fd2c 	bl	80081e2 <_ZN3Mat6MatrixILh3ELh1EEclEhh>
 800878a:	4604      	mov	r4, r0
 800878c:	4631      	mov	r1, r6
 800878e:	4628      	mov	r0, r5
 8008790:	f000 f882 	bl	8008898 <_ZN3Mat13Multiply_rowsILj3EEEfRKSt5arrayIfXT_EES4_>
 8008794:	eef0 7a40 	vmov.f32	s15, s0
 8008798:	edc4 7a00 	vstr	s15, [r4]
		for(u_short col = 0; col < other_width; ++col)
 800879c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80087a0:	3301      	adds	r3, #1
 80087a2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80087a6:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d0d3      	beq.n	8008756 <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0xf0>
	for(u_short row = 0; row < heigth; ++row)
 80087ae:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80087b2:	3301      	adds	r3, #1
 80087b4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80087b8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80087bc:	2b02      	cmp	r3, #2
 80087be:	d9c6      	bls.n	800874e <_ZNK3Mat6MatrixILh3ELh3EE8MultiplyILh1EEEvRKNS0_ILh3EXT_EEERS3_+0xe8>
}
 80087c0:	bf00      	nop
 80087c2:	bf00      	nop
 80087c4:	374c      	adds	r7, #76	; 0x4c
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080087ca <_ZNKSt5arrayIfLj3EE4sizeEv>:
      size() const noexcept { return _Nm; }
 80087ca:	b480      	push	{r7}
 80087cc:	b083      	sub	sp, #12
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	6078      	str	r0, [r7, #4]
 80087d2:	2303      	movs	r3, #3
 80087d4:	4618      	mov	r0, r3
 80087d6:	370c      	adds	r7, #12
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr

080087e0 <_ZNKSt5arrayIfLj3EEixEj>:

      constexpr const_reference
      operator[](size_type __n) const noexcept
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b082      	sub	sp, #8
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
      {
#if __cplusplus >= 201402L
	__glibcxx_requires_subscript(__n);
#endif
	return _AT_Type::_S_ref(_M_elems, __n);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6839      	ldr	r1, [r7, #0]
 80087ee:	4618      	mov	r0, r3
 80087f0:	f7ff fd1c 	bl	800822c <_ZNSt14__array_traitsIfLj3EE6_S_refERA3_Kfj>
 80087f4:	4603      	mov	r3, r0
      }
 80087f6:	4618      	mov	r0, r3
 80087f8:	3708      	adds	r7, #8
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <_ZNSt5arrayIS_IfLj3EELj3EEixEj>:
      operator[](size_type __n) noexcept
 80087fe:	b580      	push	{r7, lr}
 8008800:	b082      	sub	sp, #8
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
 8008806:	6039      	str	r1, [r7, #0]
	return _AT_Type::_S_ref(_M_elems, __n);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6839      	ldr	r1, [r7, #0]
 800880c:	4618      	mov	r0, r3
 800880e:	f000 f876 	bl	80088fe <_ZNSt14__array_traitsISt5arrayIfLj3EELj3EE6_S_refERA3_KS1_j>
 8008812:	4603      	mov	r3, r0
      }
 8008814:	4618      	mov	r0, r3
 8008816:	3708      	adds	r7, #8
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <_ZNK3Mat6MatrixILh3ELh3EEclEhh>:
const float& Matrix<heigth, width>::operator()(u_short row, u_short col) const
 800881c:	b580      	push	{r7, lr}
 800881e:	b084      	sub	sp, #16
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	460b      	mov	r3, r1
 8008826:	70fb      	strb	r3, [r7, #3]
 8008828:	4613      	mov	r3, r2
 800882a:	70bb      	strb	r3, [r7, #2]
	u_int index = width * row + col;
 800882c:	78fa      	ldrb	r2, [r7, #3]
 800882e:	4613      	mov	r3, r2
 8008830:	005b      	lsls	r3, r3, #1
 8008832:	441a      	add	r2, r3
 8008834:	78bb      	ldrb	r3, [r7, #2]
 8008836:	4413      	add	r3, r2
 8008838:	60fb      	str	r3, [r7, #12]
	return _values[index];
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	68f9      	ldr	r1, [r7, #12]
 800883e:	4618      	mov	r0, r3
 8008840:	f000 f86f 	bl	8008922 <_ZNKSt5arrayIfLj9EEixEj>
 8008844:	4603      	mov	r3, r0
}
 8008846:	4618      	mov	r0, r3
 8008848:	3710      	adds	r7, #16
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}

0800884e <_ZNSt5arrayIS_IfLj3EELj1EEixEj>:
      operator[](size_type __n) noexcept
 800884e:	b580      	push	{r7, lr}
 8008850:	b082      	sub	sp, #8
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
 8008856:	6039      	str	r1, [r7, #0]
	return _AT_Type::_S_ref(_M_elems, __n);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6839      	ldr	r1, [r7, #0]
 800885c:	4618      	mov	r0, r3
 800885e:	f000 f86f 	bl	8008940 <_ZNSt14__array_traitsISt5arrayIfLj3EELj1EE6_S_refERA1_KS1_j>
 8008862:	4603      	mov	r3, r0
      }
 8008864:	4618      	mov	r0, r3
 8008866:	3708      	adds	r7, #8
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <_ZNK3Mat6MatrixILh3ELh1EEclEhh>:
const float& Matrix<heigth, width>::operator()(u_short row, u_short col) const
 800886c:	b580      	push	{r7, lr}
 800886e:	b084      	sub	sp, #16
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	460b      	mov	r3, r1
 8008876:	70fb      	strb	r3, [r7, #3]
 8008878:	4613      	mov	r3, r2
 800887a:	70bb      	strb	r3, [r7, #2]
	u_int index = width * row + col;
 800887c:	78fa      	ldrb	r2, [r7, #3]
 800887e:	78bb      	ldrb	r3, [r7, #2]
 8008880:	4413      	add	r3, r2
 8008882:	60fb      	str	r3, [r7, #12]
	return _values[index];
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	68f9      	ldr	r1, [r7, #12]
 8008888:	4618      	mov	r0, r3
 800888a:	f7ff ffa9 	bl	80087e0 <_ZNKSt5arrayIfLj3EEixEj>
 800888e:	4603      	mov	r3, r0
}
 8008890:	4618      	mov	r0, r3
 8008892:	3710      	adds	r7, #16
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <_ZN3Mat13Multiply_rowsILj3EEEfRKSt5arrayIfXT_EES4_>:
float Multiply_rows(const std::array<float, length>& A, const std::array<float, length>& B)
 8008898:	b580      	push	{r7, lr}
 800889a:	ed2d 8b02 	vpush	{d8}
 800889e:	b084      	sub	sp, #16
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	6039      	str	r1, [r7, #0]
    float result = 0.0f;
 80088a6:	f04f 0300 	mov.w	r3, #0
 80088aa:	60fb      	str	r3, [r7, #12]
	for(u_int i = 0; i < length; ++i) result += A[i]*B[i];
 80088ac:	2300      	movs	r3, #0
 80088ae:	60bb      	str	r3, [r7, #8]
 80088b0:	e018      	b.n	80088e4 <_ZN3Mat13Multiply_rowsILj3EEEfRKSt5arrayIfXT_EES4_+0x4c>
 80088b2:	68b9      	ldr	r1, [r7, #8]
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f7ff ff93 	bl	80087e0 <_ZNKSt5arrayIfLj3EEixEj>
 80088ba:	4603      	mov	r3, r0
 80088bc:	ed93 8a00 	vldr	s16, [r3]
 80088c0:	68b9      	ldr	r1, [r7, #8]
 80088c2:	6838      	ldr	r0, [r7, #0]
 80088c4:	f7ff ff8c 	bl	80087e0 <_ZNKSt5arrayIfLj3EEixEj>
 80088c8:	4603      	mov	r3, r0
 80088ca:	edd3 7a00 	vldr	s15, [r3]
 80088ce:	ee68 7a27 	vmul.f32	s15, s16, s15
 80088d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80088d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80088da:	edc7 7a03 	vstr	s15, [r7, #12]
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	3301      	adds	r3, #1
 80088e2:	60bb      	str	r3, [r7, #8]
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	2b02      	cmp	r3, #2
 80088e8:	d9e3      	bls.n	80088b2 <_ZN3Mat13Multiply_rowsILj3EEEfRKSt5arrayIfXT_EES4_+0x1a>
	return result;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	ee07 3a90 	vmov	s15, r3
}
 80088f0:	eeb0 0a67 	vmov.f32	s0, s15
 80088f4:	3710      	adds	r7, #16
 80088f6:	46bd      	mov	sp, r7
 80088f8:	ecbd 8b02 	vpop	{d8}
 80088fc:	bd80      	pop	{r7, pc}

080088fe <_ZNSt14__array_traitsISt5arrayIfLj3EELj3EE6_S_refERA3_KS1_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 80088fe:	b480      	push	{r7}
 8008900:	b083      	sub	sp, #12
 8008902:	af00      	add	r7, sp, #0
 8008904:	6078      	str	r0, [r7, #4]
 8008906:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8008908:	683a      	ldr	r2, [r7, #0]
 800890a:	4613      	mov	r3, r2
 800890c:	005b      	lsls	r3, r3, #1
 800890e:	4413      	add	r3, r2
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	4413      	add	r3, r2
 8008916:	4618      	mov	r0, r3
 8008918:	370c      	adds	r7, #12
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr

08008922 <_ZNKSt5arrayIfLj9EEixEj>:
      operator[](size_type __n) const noexcept
 8008922:	b580      	push	{r7, lr}
 8008924:	b082      	sub	sp, #8
 8008926:	af00      	add	r7, sp, #0
 8008928:	6078      	str	r0, [r7, #4]
 800892a:	6039      	str	r1, [r7, #0]
	return _AT_Type::_S_ref(_M_elems, __n);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6839      	ldr	r1, [r7, #0]
 8008930:	4618      	mov	r0, r3
 8008932:	f000 f817 	bl	8008964 <_ZNSt14__array_traitsIfLj9EE6_S_refERA9_Kfj>
 8008936:	4603      	mov	r3, r0
      }
 8008938:	4618      	mov	r0, r3
 800893a:	3708      	adds	r7, #8
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <_ZNSt14__array_traitsISt5arrayIfLj3EELj1EE6_S_refERA1_KS1_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 800894a:	683a      	ldr	r2, [r7, #0]
 800894c:	4613      	mov	r3, r2
 800894e:	005b      	lsls	r3, r3, #1
 8008950:	4413      	add	r3, r2
 8008952:	009b      	lsls	r3, r3, #2
 8008954:	687a      	ldr	r2, [r7, #4]
 8008956:	4413      	add	r3, r2
 8008958:	4618      	mov	r0, r3
 800895a:	370c      	adds	r7, #12
 800895c:	46bd      	mov	sp, r7
 800895e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008962:	4770      	bx	lr

08008964 <_ZNSt14__array_traitsIfLj9EE6_S_refERA9_Kfj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8008964:	b480      	push	{r7}
 8008966:	b083      	sub	sp, #12
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	009b      	lsls	r3, r3, #2
 8008972:	687a      	ldr	r2, [r7, #4]
 8008974:	4413      	add	r3, r2
 8008976:	4618      	mov	r0, r3
 8008978:	370c      	adds	r7, #12
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr
	...

08008984 <_Z41__static_initialization_and_destruction_0ii>:
 8008984:	b5b0      	push	{r4, r5, r7, lr}
 8008986:	b0a6      	sub	sp, #152	; 0x98
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2b01      	cmp	r3, #1
 8008992:	d158      	bne.n	8008a46 <_Z41__static_initialization_and_destruction_0ii+0xc2>
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800899a:	4293      	cmp	r3, r2
 800899c:	d153      	bne.n	8008a46 <_Z41__static_initialization_and_destruction_0ii+0xc2>
						0.017590, 0.005030, 2.722998});
 800899e:	4b2c      	ldr	r3, [pc, #176]	; (8008a50 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 80089a0:	f107 0408 	add.w	r4, r7, #8
 80089a4:	461d      	mov	r5, r3
 80089a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80089a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80089aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80089ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80089ae:	682b      	ldr	r3, [r5, #0]
 80089b0:	6023      	str	r3, [r4, #0]
 80089b2:	f107 0308 	add.w	r3, r7, #8
 80089b6:	4619      	mov	r1, r3
 80089b8:	4826      	ldr	r0, [pc, #152]	; (8008a54 <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 80089ba:	f7ff fdab 	bl	8008514 <_ZN3Mat6MatrixILh3ELh3EEC1ERKSt5arrayIfLj9EE>
const Matrix<3, 1> MagB({-44.070419, 26.891034, -12.777197});
 80089be:	4a26      	ldr	r2, [pc, #152]	; (8008a58 <_Z41__static_initialization_and_destruction_0ii+0xd4>)
 80089c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80089c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80089c6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80089ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80089ce:	4619      	mov	r1, r3
 80089d0:	4822      	ldr	r0, [pc, #136]	; (8008a5c <_Z41__static_initialization_and_destruction_0ii+0xd8>)
 80089d2:	f7ff fbf5 	bl	80081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>
						-0.000884, 0.000648, 0.998789});
 80089d6:	4b22      	ldr	r3, [pc, #136]	; (8008a60 <_Z41__static_initialization_and_destruction_0ii+0xdc>)
 80089d8:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80089dc:	461d      	mov	r5, r3
 80089de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80089e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80089e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80089e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80089e6:	682b      	ldr	r3, [r5, #0]
 80089e8:	6023      	str	r3, [r4, #0]
 80089ea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80089ee:	4619      	mov	r1, r3
 80089f0:	481c      	ldr	r0, [pc, #112]	; (8008a64 <_Z41__static_initialization_and_destruction_0ii+0xe0>)
 80089f2:	f7ff fd8f 	bl	8008514 <_ZN3Mat6MatrixILh3ELh3EEC1ERKSt5arrayIfLj9EE>
const Matrix<3, 1> AccB({0.364931, 0.282141, -0.210647});
 80089f6:	4a1c      	ldr	r2, [pc, #112]	; (8008a68 <_Z41__static_initialization_and_destruction_0ii+0xe4>)
 80089f8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80089fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80089fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008a02:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8008a06:	4619      	mov	r1, r3
 8008a08:	4818      	ldr	r0, [pc, #96]	; (8008a6c <_Z41__static_initialization_and_destruction_0ii+0xe8>)
 8008a0a:	f7ff fbd9 	bl	80081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>
						0.0, 0.0, 8.16 * DEG_2_RAD});
 8008a0e:	4b18      	ldr	r3, [pc, #96]	; (8008a70 <_Z41__static_initialization_and_destruction_0ii+0xec>)
 8008a10:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8008a14:	461d      	mov	r5, r3
 8008a16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a1e:	682b      	ldr	r3, [r5, #0]
 8008a20:	6023      	str	r3, [r4, #0]
 8008a22:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8008a26:	4619      	mov	r1, r3
 8008a28:	4812      	ldr	r0, [pc, #72]	; (8008a74 <_Z41__static_initialization_and_destruction_0ii+0xf0>)
 8008a2a:	f7ff fd73 	bl	8008514 <_ZN3Mat6MatrixILh3ELh3EEC1ERKSt5arrayIfLj9EE>
const Matrix<3, 1> GyroB({-0.0533, 0.0459, -0.0038});
 8008a2e:	4a12      	ldr	r2, [pc, #72]	; (8008a78 <_Z41__static_initialization_and_destruction_0ii+0xf4>)
 8008a30:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8008a34:	ca07      	ldmia	r2, {r0, r1, r2}
 8008a36:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008a3a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8008a3e:	4619      	mov	r1, r3
 8008a40:	480e      	ldr	r0, [pc, #56]	; (8008a7c <_Z41__static_initialization_and_destruction_0ii+0xf8>)
 8008a42:	f7ff fbbd 	bl	80081c0 <_ZN3Mat6MatrixILh3ELh1EEC1ERKSt5arrayIfLj3EE>
}
 8008a46:	bf00      	nop
 8008a48:	3798      	adds	r7, #152	; 0x98
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bdb0      	pop	{r4, r5, r7, pc}
 8008a4e:	bf00      	nop
 8008a50:	0800f550 	.word	0x0800f550
 8008a54:	24000b24 	.word	0x24000b24
 8008a58:	0800f574 	.word	0x0800f574
 8008a5c:	24000b48 	.word	0x24000b48
 8008a60:	0800f580 	.word	0x0800f580
 8008a64:	24000b54 	.word	0x24000b54
 8008a68:	0800f5a4 	.word	0x0800f5a4
 8008a6c:	24000b78 	.word	0x24000b78
 8008a70:	0800f5b0 	.word	0x0800f5b0
 8008a74:	24000b84 	.word	0x24000b84
 8008a78:	0800f5d4 	.word	0x0800f5d4
 8008a7c:	24000ba8 	.word	0x24000ba8

08008a80 <_GLOBAL__sub_I__Z12CalibrateMagRKN3Mat6MatrixILh3ELh1EEE>:
 8008a80:	b580      	push	{r7, lr}
 8008a82:	af00      	add	r7, sp, #0
 8008a84:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008a88:	2001      	movs	r0, #1
 8008a8a:	f7ff ff7b 	bl	8008984 <_Z41__static_initialization_and_destruction_0ii>
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <_ZN8MadgwickC1Eff>:
	q3 = 0.0f;
	invSampleFreq = 1.0f / sampleFreqDef;
	anglesComputed = 0;
}

Madgwick::Madgwick(float sampleFrequency, float beta) {
 8008a90:	b480      	push	{r7}
 8008a92:	b085      	sub	sp, #20
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	ed87 0a02 	vstr	s0, [r7, #8]
 8008a9c:	edc7 0a01 	vstr	s1, [r7, #4]
	beta = beta;
	q0 = 1.0f;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8008aa6:	605a      	str	r2, [r3, #4]
	q1 = 0.0f;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f04f 0200 	mov.w	r2, #0
 8008aae:	609a      	str	r2, [r3, #8]
	q2 = 0.0f;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f04f 0200 	mov.w	r2, #0
 8008ab6:	60da      	str	r2, [r3, #12]
	q3 = 0.0f;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f04f 0200 	mov.w	r2, #0
 8008abe:	611a      	str	r2, [r3, #16]
	invSampleFreq = 1.0f / sampleFrequency;
 8008ac0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008ac4:	ed97 7a02 	vldr	s14, [r7, #8]
 8008ac8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	edc3 7a05 	vstr	s15, [r3, #20]
	anglesComputed = 0;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	4618      	mov	r0, r3
 8008ade:	3714      	adds	r7, #20
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <GetW>:
#define zeta sqrt(3.0f / 4.0f) * gyroMeasDrift // compute zeta

//global variables
float q[4] = {1.0f, 0.0f, 0.0f, 0.0f};

float GetW(){return q[0];}
 8008ae8:	b480      	push	{r7}
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	4b04      	ldr	r3, [pc, #16]	; (8008b00 <GetW+0x18>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	ee07 3a90 	vmov	s15, r3
 8008af4:	eeb0 0a67 	vmov.f32	s0, s15
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr
 8008b00:	24000020 	.word	0x24000020

08008b04 <GetX>:
float GetX(){return q[1];}
 8008b04:	b480      	push	{r7}
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	4b04      	ldr	r3, [pc, #16]	; (8008b1c <GetX+0x18>)
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	ee07 3a90 	vmov	s15, r3
 8008b10:	eeb0 0a67 	vmov.f32	s0, s15
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr
 8008b1c:	24000020 	.word	0x24000020

08008b20 <GetY>:
float GetY(){return q[2];}
 8008b20:	b480      	push	{r7}
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	4b04      	ldr	r3, [pc, #16]	; (8008b38 <GetY+0x18>)
 8008b26:	689b      	ldr	r3, [r3, #8]
 8008b28:	ee07 3a90 	vmov	s15, r3
 8008b2c:	eeb0 0a67 	vmov.f32	s0, s15
 8008b30:	46bd      	mov	sp, r7
 8008b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b36:	4770      	bx	lr
 8008b38:	24000020 	.word	0x24000020

08008b3c <GetZ>:
float GetZ(){return q[3];}
 8008b3c:	b480      	push	{r7}
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	4b04      	ldr	r3, [pc, #16]	; (8008b54 <GetZ+0x18>)
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	ee07 3a90 	vmov	s15, r3
 8008b48:	eeb0 0a67 	vmov.f32	s0, s15
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr
 8008b54:	24000020 	.word	0x24000020

08008b58 <filterUpdate>:

// Function to compute one filter iteration
void filterUpdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz, const float time)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b0b2      	sub	sp, #200	; 0xc8
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8008b62:	edc7 0a08 	vstr	s1, [r7, #32]
 8008b66:	ed87 1a07 	vstr	s2, [r7, #28]
 8008b6a:	edc7 1a06 	vstr	s3, [r7, #24]
 8008b6e:	ed87 2a05 	vstr	s4, [r7, #20]
 8008b72:	edc7 2a04 	vstr	s5, [r7, #16]
 8008b76:	ed87 3a03 	vstr	s6, [r7, #12]
 8008b7a:	edc7 3a02 	vstr	s7, [r7, #8]
 8008b7e:	ed87 4a01 	vstr	s8, [r7, #4]
 8008b82:	edc7 4a00 	vstr	s9, [r7]
	static float datatime = DELTAT;
	float deltat = (time - datatime);
 8008b86:	4b76      	ldr	r3, [pc, #472]	; (8008d60 <filterUpdate+0x208>)
 8008b88:	edd3 7a00 	vldr	s15, [r3]
 8008b8c:	ed97 7a00 	vldr	s14, [r7]
 8008b90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008b94:	edc7 7a31 	vstr	s15, [r7, #196]	; 0xc4
	datatime = time;
 8008b98:	4a71      	ldr	r2, [pc, #452]	; (8008d60 <filterUpdate+0x208>)
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	6013      	str	r3, [r2, #0]
	//LOG("INPUT: %f, %f, %f, %f, %f, %f", mx, my, mz,getRoll(), getPitch(), getYaw());
	float q1 = q[0], q2 = q[1], q3 = q[2], q4 = q[3];   // short name local variable for readability
 8008b9e:	4b71      	ldr	r3, [pc, #452]	; (8008d64 <filterUpdate+0x20c>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008ba6:	4b6f      	ldr	r3, [pc, #444]	; (8008d64 <filterUpdate+0x20c>)
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8008bae:	4b6d      	ldr	r3, [pc, #436]	; (8008d64 <filterUpdate+0x20c>)
 8008bb0:	689b      	ldr	r3, [r3, #8]
 8008bb2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008bb6:	4b6b      	ldr	r3, [pc, #428]	; (8008d64 <filterUpdate+0x20c>)
 8008bb8:	68db      	ldr	r3, [r3, #12]
 8008bba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	float _2q1my;
	float _2q1mz;
	float _2q2mx;
	float _4bx;
	float _4bz;
	float _2q1 = 2.0f * q1;
 8008bbe:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8008bc2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008bc6:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	float _2q2 = 2.0f * q2;
 8008bca:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8008bce:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008bd2:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	float _2q3 = 2.0f * q3;
 8008bd6:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8008bda:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008bde:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
	float _2q4 = 2.0f * q4;
 8008be2:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8008be6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008bea:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
	float _2q1q3 = 2.0f * q1 * q3;
 8008bee:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8008bf2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008bf6:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8008bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bfe:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
	float _2q3q4 = 2.0f * q3 * q4;
 8008c02:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8008c06:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008c0a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8008c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c12:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
	float q1q1 = q1 * q1;
 8008c16:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8008c1a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008c1e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	float q1q2 = q1 * q2;
 8008c22:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 8008c26:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8008c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c2e:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
	float q1q3 = q1 * q3;
 8008c32:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 8008c36:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8008c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c3e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
	float q1q4 = q1 * q4;
 8008c42:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 8008c46:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8008c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c4e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
	float q2q2 = q2 * q2;
 8008c52:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8008c56:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008c5a:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	float q2q3 = q2 * q3;
 8008c5e:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 8008c62:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8008c66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c6a:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	float q2q4 = q2 * q4;
 8008c6e:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 8008c72:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8008c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c7a:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
	float q3q3 = q3 * q3;
 8008c7e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8008c82:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008c86:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	float q3q4 = q3 * q4;
 8008c8a:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8008c8e:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8008c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c96:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	float q4q4 = q4 * q4;
 8008c9a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8008c9e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008ca2:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74

	// Normalise accelerometer measurement
	norm = sqrtf(ax * ax + ay * ay + az * az);
 8008ca6:	edd7 7a06 	vldr	s15, [r7, #24]
 8008caa:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8008cae:	edd7 7a05 	vldr	s15, [r7, #20]
 8008cb2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008cb6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008cba:	edd7 7a04 	vldr	s15, [r7, #16]
 8008cbe:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008cc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008cc6:	eeb0 0a67 	vmov.f32	s0, s15
 8008cca:	f003 ffcd 	bl	800cc68 <sqrtf>
 8008cce:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
	if (norm == 0.0f) return; // handle NaN
 8008cd2:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8008cd6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cde:	f000 85c4 	beq.w	800986a <filterUpdate+0xd12>
	norm = 1.0f/norm;
 8008ce2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008ce6:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8008cea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cee:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	ax *= norm;
 8008cf2:	ed97 7a06 	vldr	s14, [r7, #24]
 8008cf6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8008cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cfe:	edc7 7a06 	vstr	s15, [r7, #24]
	ay *= norm;
 8008d02:	ed97 7a05 	vldr	s14, [r7, #20]
 8008d06:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8008d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d0e:	edc7 7a05 	vstr	s15, [r7, #20]
	az *= norm;
 8008d12:	ed97 7a04 	vldr	s14, [r7, #16]
 8008d16:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8008d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d1e:	edc7 7a04 	vstr	s15, [r7, #16]

	// Normalise magnetometer measurement
	norm = sqrtf(mx * mx + my * my + mz * mz);
 8008d22:	edd7 7a03 	vldr	s15, [r7, #12]
 8008d26:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8008d2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8008d2e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008d32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008d36:	edd7 7a01 	vldr	s15, [r7, #4]
 8008d3a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008d3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d42:	eeb0 0a67 	vmov.f32	s0, s15
 8008d46:	f003 ff8f 	bl	800cc68 <sqrtf>
 8008d4a:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
	if (norm == 0.0f) return; // handle NaN
 8008d4e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8008d52:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d5a:	f000 8588 	beq.w	800986e <filterUpdate+0xd16>
 8008d5e:	e003      	b.n	8008d68 <filterUpdate+0x210>
 8008d60:	24000030 	.word	0x24000030
 8008d64:	24000020 	.word	0x24000020
	norm = 1.0f/norm;
 8008d68:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d6c:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8008d70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d74:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	mx *= norm;
 8008d78:	ed97 7a03 	vldr	s14, [r7, #12]
 8008d7c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8008d80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d84:	edc7 7a03 	vstr	s15, [r7, #12]
	my *= norm;
 8008d88:	ed97 7a02 	vldr	s14, [r7, #8]
 8008d8c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8008d90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d94:	edc7 7a02 	vstr	s15, [r7, #8]
	mz *= norm;
 8008d98:	ed97 7a01 	vldr	s14, [r7, #4]
 8008d9c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8008da0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008da4:	edc7 7a01 	vstr	s15, [r7, #4]

	// Reference direction of Earth's magnetic field
	_2q1mx = 2.0f * q1 * mx;
 8008da8:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8008dac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008db0:	ed97 7a03 	vldr	s14, [r7, #12]
 8008db4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008db8:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	_2q1my = 2.0f * q1 * my;
 8008dbc:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8008dc0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008dc4:	ed97 7a02 	vldr	s14, [r7, #8]
 8008dc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dcc:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	_2q1mz = 2.0f * q1 * mz;
 8008dd0:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8008dd4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008dd8:	ed97 7a01 	vldr	s14, [r7, #4]
 8008ddc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008de0:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	_2q2mx = 2.0f * q2 * mx;
 8008de4:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8008de8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008dec:	ed97 7a03 	vldr	s14, [r7, #12]
 8008df0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008df4:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	hx = mx * q1q1 - _2q1my * q4 + _2q1mz * q3 + mx * q2q2 + _2q2 * my * q3 + _2q2 * mz * q4 - mx * q3q3 - mx * q4q4;
 8008df8:	ed97 7a03 	vldr	s14, [r7, #12]
 8008dfc:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8008e00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e04:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8008e08:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8008e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e10:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008e14:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8008e18:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8008e1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e24:	edd7 6a03 	vldr	s13, [r7, #12]
 8008e28:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8008e2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e34:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 8008e38:	edd7 7a02 	vldr	s15, [r7, #8]
 8008e3c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008e40:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8008e44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e4c:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 8008e50:	edd7 7a01 	vldr	s15, [r7, #4]
 8008e54:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008e58:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8008e5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e64:	edd7 6a03 	vldr	s13, [r7, #12]
 8008e68:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8008e6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008e74:	edd7 6a03 	vldr	s13, [r7, #12]
 8008e78:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8008e7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e84:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	hy = _2q1mx * q4 + my * q1q1 - _2q1mz * q2 + _2q2mx * q3 - my * q2q2 + my * q3q3 + _2q3 * mz * q4 - my * q4q4;
 8008e88:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8008e8c:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8008e90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e94:	edd7 6a02 	vldr	s13, [r7, #8]
 8008e98:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8008e9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ea0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008ea4:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8008ea8:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8008eac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008eb0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008eb4:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 8008eb8:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8008ebc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ec0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008ec4:	edd7 6a02 	vldr	s13, [r7, #8]
 8008ec8:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8008ecc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ed0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008ed4:	edd7 6a02 	vldr	s13, [r7, #8]
 8008ed8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8008edc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ee0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008ee4:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8008ee8:	edd7 7a01 	vldr	s15, [r7, #4]
 8008eec:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008ef0:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8008ef4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ef8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008efc:	edd7 6a02 	vldr	s13, [r7, #8]
 8008f00:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8008f04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f0c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	_2bx = sqrtf(hx * hx + hy * hy);
 8008f10:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8008f14:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8008f18:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8008f1c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f24:	eeb0 0a67 	vmov.f32	s0, s15
 8008f28:	f003 fe9e 	bl	800cc68 <sqrtf>
 8008f2c:	ed87 0a15 	vstr	s0, [r7, #84]	; 0x54
	_2bz = -_2q1mx * q3 + _2q1my * q2 + mz * q1q1 + _2q2mx * q4 - mz * q2q2 + _2q3 * my * q4 - mz * q3q3 + mz * q4q4;
 8008f30:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8008f34:	eeb1 7a67 	vneg.f32	s14, s15
 8008f38:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8008f3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008f40:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8008f44:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8008f48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f4c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008f50:	edd7 6a01 	vldr	s13, [r7, #4]
 8008f54:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8008f58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008f60:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 8008f64:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8008f68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008f70:	edd7 6a01 	vldr	s13, [r7, #4]
 8008f74:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8008f78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008f80:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8008f84:	edd7 7a02 	vldr	s15, [r7, #8]
 8008f88:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008f8c:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8008f90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008f98:	edd7 6a01 	vldr	s13, [r7, #4]
 8008f9c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8008fa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008fa4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008fa8:	edd7 6a01 	vldr	s13, [r7, #4]
 8008fac:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8008fb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008fb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fb8:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	_4bx = 2.0f * _2bx;
 8008fbc:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8008fc0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008fc4:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	_4bz = 2.0f * _2bz;
 8008fc8:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8008fcc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008fd0:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

	// Gradient decent algorithm corrective step
	s1 = -_2q3 * (2.0f * q2q4 - _2q1q3 - ax) + _2q2 * (2.0f * q1q2 + _2q3q4 - ay) - _2bz * q3 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q4 + _2bz * q2) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q3 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8008fd4:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8008fd8:	eeb1 7a67 	vneg.f32	s14, s15
 8008fdc:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8008fe0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8008fe4:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8008fe8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8008fec:	edd7 7a06 	vldr	s15, [r7, #24]
 8008ff0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008ff4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008ff8:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8008ffc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8009000:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8009004:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8009008:	edd7 7a05 	vldr	s15, [r7, #20]
 800900c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8009010:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8009014:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009018:	ee37 7a27 	vadd.f32	s14, s14, s15
 800901c:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8009020:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8009024:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009028:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800902c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009030:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009034:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009038:	ee36 6a67 	vsub.f32	s12, s12, s15
 800903c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8009040:	ee26 6a27 	vmul.f32	s12, s12, s15
 8009044:	edd7 5a20 	vldr	s11, [r7, #128]	; 0x80
 8009048:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800904c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8009050:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009054:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8009058:	ee36 6a27 	vadd.f32	s12, s12, s15
 800905c:	edd7 7a03 	vldr	s15, [r7, #12]
 8009060:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009064:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009068:	ee37 7a67 	vsub.f32	s14, s14, s15
 800906c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8009070:	eef1 6a67 	vneg.f32	s13, s15
 8009074:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8009078:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800907c:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8009080:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8009084:	ee66 7a27 	vmul.f32	s15, s12, s15
 8009088:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800908c:	ed97 6a21 	vldr	s12, [r7, #132]	; 0x84
 8009090:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8009094:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009098:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800909c:	ee26 6a27 	vmul.f32	s12, s12, s15
 80090a0:	edd7 5a25 	vldr	s11, [r7, #148]	; 0x94
 80090a4:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80090a8:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80090ac:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80090b0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80090b4:	ee36 6a27 	vadd.f32	s12, s12, s15
 80090b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80090bc:	ee76 7a67 	vsub.f32	s15, s12, s15
 80090c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80090c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80090c8:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80090cc:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80090d0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80090d4:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 80090d8:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80090dc:	ee36 6a27 	vadd.f32	s12, s12, s15
 80090e0:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80090e4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80090e8:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 80090ec:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80090f0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80090f4:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80090f8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80090fc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009100:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8009104:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009108:	edd7 7a01 	vldr	s15, [r7, #4]
 800910c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009110:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009114:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009118:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	s2 = _2q4 * (2.0f * q2q4 - _2q1q3 - ax) + _2q1 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q2 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + _2bz * q4 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q3 + _2bz * q1) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q4 - _4bz * q2) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 800911c:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8009120:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009124:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8009128:	ee37 7a67 	vsub.f32	s14, s14, s15
 800912c:	edd7 7a06 	vldr	s15, [r7, #24]
 8009130:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009134:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8009138:	ee27 7a27 	vmul.f32	s14, s14, s15
 800913c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8009140:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8009144:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8009148:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800914c:	edd7 7a05 	vldr	s15, [r7, #20]
 8009150:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8009154:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8009158:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800915c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009160:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8009164:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8009168:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800916c:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8009170:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009174:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009178:	ee36 6a67 	vsub.f32	s12, s12, s15
 800917c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009180:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009184:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009188:	edd7 7a04 	vldr	s15, [r7, #16]
 800918c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009190:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009194:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009198:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 800919c:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80091a0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80091a4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80091a8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80091ac:	ee36 6a67 	vsub.f32	s12, s12, s15
 80091b0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80091b4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80091b8:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80091bc:	ee26 6a27 	vmul.f32	s12, s12, s15
 80091c0:	edd7 5a20 	vldr	s11, [r7, #128]	; 0x80
 80091c4:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80091c8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80091cc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80091d0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80091d4:	ee36 6a27 	vadd.f32	s12, s12, s15
 80091d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80091dc:	ee76 7a67 	vsub.f32	s15, s12, s15
 80091e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80091e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80091e8:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80091ec:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80091f0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80091f4:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 80091f8:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 80091fc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8009200:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8009204:	ed97 6a21 	vldr	s12, [r7, #132]	; 0x84
 8009208:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800920c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009210:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8009214:	ee26 6a27 	vmul.f32	s12, s12, s15
 8009218:	edd7 5a25 	vldr	s11, [r7, #148]	; 0x94
 800921c:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8009220:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8009224:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009228:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800922c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009230:	edd7 7a02 	vldr	s15, [r7, #8]
 8009234:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009238:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800923c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009240:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 8009244:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8009248:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800924c:	ed97 6a12 	vldr	s12, [r7, #72]	; 0x48
 8009250:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8009254:	ee66 7a27 	vmul.f32	s15, s12, s15
 8009258:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800925c:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 8009260:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8009264:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009268:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800926c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8009270:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8009274:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8009278:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800927c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009280:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8009284:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009288:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800928c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009290:	edd7 7a01 	vldr	s15, [r7, #4]
 8009294:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009298:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800929c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092a0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	s3 = -_2q1 * (2.0f * q2q4 - _2q1q3 - ax) + _2q4 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q3 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + (-_4bx * q3 - _2bz * q1) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q2 + _2bz * q4) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q1 - _4bz * q3) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 80092a4:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80092a8:	eeb1 7a67 	vneg.f32	s14, s15
 80092ac:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80092b0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80092b4:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80092b8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80092bc:	edd7 7a06 	vldr	s15, [r7, #24]
 80092c0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80092c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80092c8:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80092cc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80092d0:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80092d4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80092d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80092dc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80092e0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80092e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80092e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80092ec:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80092f0:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80092f4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80092f8:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80092fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009300:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009304:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009308:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800930c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009310:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009314:	edd7 7a04 	vldr	s15, [r7, #16]
 8009318:	ee76 7a67 	vsub.f32	s15, s12, s15
 800931c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009320:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009324:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8009328:	eef1 6a67 	vneg.f32	s13, s15
 800932c:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8009330:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009334:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8009338:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 800933c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8009340:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8009344:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8009348:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800934c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009350:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009354:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009358:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800935c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8009360:	edd7 5a20 	vldr	s11, [r7, #128]	; 0x80
 8009364:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8009368:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800936c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009370:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8009374:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009378:	edd7 7a03 	vldr	s15, [r7, #12]
 800937c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009380:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009384:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009388:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 800938c:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8009390:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009394:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8009398:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800939c:	ee66 7a27 	vmul.f32	s15, s12, s15
 80093a0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80093a4:	ed97 6a21 	vldr	s12, [r7, #132]	; 0x84
 80093a8:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80093ac:	ee36 6a67 	vsub.f32	s12, s12, s15
 80093b0:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80093b4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80093b8:	edd7 5a25 	vldr	s11, [r7, #148]	; 0x94
 80093bc:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80093c0:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80093c4:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80093c8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80093cc:	ee36 6a27 	vadd.f32	s12, s12, s15
 80093d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80093d4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80093d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80093dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80093e0:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80093e4:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 80093e8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80093ec:	ed97 6a12 	vldr	s12, [r7, #72]	; 0x48
 80093f0:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80093f4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80093f8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80093fc:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 8009400:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8009404:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009408:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800940c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8009410:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8009414:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8009418:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800941c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009420:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8009424:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009428:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800942c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009430:	edd7 7a01 	vldr	s15, [r7, #4]
 8009434:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009438:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800943c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009440:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	s4 = _2q2 * (2.0f * q2q4 - _2q1q3 - ax) + _2q3 * (2.0f * q1q2 + _2q3q4 - ay) + (-_4bx * q4 + _2bz * q2) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q1 + _2bz * q3) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q2 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8009444:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8009448:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800944c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8009450:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009454:	edd7 7a06 	vldr	s15, [r7, #24]
 8009458:	ee37 7a67 	vsub.f32	s14, s14, s15
 800945c:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8009460:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009464:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8009468:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800946c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8009470:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8009474:	edd7 7a05 	vldr	s15, [r7, #20]
 8009478:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800947c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8009480:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009484:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009488:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800948c:	eef1 6a67 	vneg.f32	s13, s15
 8009490:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8009494:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009498:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 800949c:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 80094a0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80094a4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80094a8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80094ac:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80094b0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80094b4:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80094b8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80094bc:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80094c0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80094c4:	edd7 5a20 	vldr	s11, [r7, #128]	; 0x80
 80094c8:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80094cc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80094d0:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80094d4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80094d8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80094dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80094e0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80094e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80094e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80094ec:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80094f0:	eef1 6a67 	vneg.f32	s13, s15
 80094f4:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 80094f8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80094fc:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8009500:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8009504:	ee66 7a27 	vmul.f32	s15, s12, s15
 8009508:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800950c:	ed97 6a21 	vldr	s12, [r7, #132]	; 0x84
 8009510:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8009514:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009518:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800951c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8009520:	edd7 5a25 	vldr	s11, [r7, #148]	; 0x94
 8009524:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8009528:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800952c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009530:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8009534:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009538:	edd7 7a02 	vldr	s15, [r7, #8]
 800953c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009540:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009544:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009548:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 800954c:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8009550:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009554:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 8009558:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800955c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009560:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8009564:	ee26 6a27 	vmul.f32	s12, s12, s15
 8009568:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800956c:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8009570:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8009574:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009578:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800957c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009580:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8009584:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009588:	edd7 7a01 	vldr	s15, [r7, #4]
 800958c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009590:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009594:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009598:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	norm = sqrtf(s1 * s1 + s2 * s2 + s3 * s3 + s4 * s4);    // normalise step magnitude
 800959c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80095a0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80095a4:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80095a8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80095ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80095b0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80095b4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80095b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80095bc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80095c0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80095c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095c8:	eeb0 0a67 	vmov.f32	s0, s15
 80095cc:	f003 fb4c 	bl	800cc68 <sqrtf>
 80095d0:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
	norm = 1.0f/norm;
 80095d4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80095d8:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 80095dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095e0:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	s1 *= norm;
 80095e4:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80095e8:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80095ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095f0:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	s2 *= norm;
 80095f4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80095f8:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80095fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009600:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	s3 *= norm;
 8009604:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8009608:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800960c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009610:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	s4 *= norm;
 8009614:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8009618:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800961c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009620:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

	// Compute rate of change of quaternion
	qDot1 = 0.5f * (-q2 * gx - q3 * gy - q4 * gz) - beta * s1;
 8009624:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8009628:	eeb1 7a67 	vneg.f32	s14, s15
 800962c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009630:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009634:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 8009638:	edd7 7a08 	vldr	s15, [r7, #32]
 800963c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009640:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009644:	edd7 6a2d 	vldr	s13, [r7, #180]	; 0xb4
 8009648:	edd7 7a07 	vldr	s15, [r7, #28]
 800964c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009650:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009654:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009658:	ee67 7a87 	vmul.f32	s15, s15, s14
 800965c:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8009660:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009664:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8009668:	ed9f 5b83 	vldr	d5, [pc, #524]	; 8009878 <filterUpdate+0xd20>
 800966c:	ee27 7b05 	vmul.f64	d7, d7, d5
 8009670:	ee36 7b47 	vsub.f64	d7, d6, d7
 8009674:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8009678:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	qDot2 = 0.5f * (q1 * gx + q3 * gz - q4 * gy) - beta * s2;
 800967c:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 8009680:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009684:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009688:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 800968c:	edd7 7a07 	vldr	s15, [r7, #28]
 8009690:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009694:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009698:	edd7 6a2d 	vldr	s13, [r7, #180]	; 0xb4
 800969c:	edd7 7a08 	vldr	s15, [r7, #32]
 80096a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80096a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80096a8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80096ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80096b0:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80096b4:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80096b8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80096bc:	ed9f 5b6e 	vldr	d5, [pc, #440]	; 8009878 <filterUpdate+0xd20>
 80096c0:	ee27 7b05 	vmul.f64	d7, d7, d5
 80096c4:	ee36 7b47 	vsub.f64	d7, d6, d7
 80096c8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80096cc:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	qDot3 = 0.5f * (q1 * gy - q2 * gz + q4 * gx) - beta * s3;
 80096d0:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 80096d4:	edd7 7a08 	vldr	s15, [r7, #32]
 80096d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80096dc:	edd7 6a2f 	vldr	s13, [r7, #188]	; 0xbc
 80096e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80096e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80096e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80096ec:	edd7 6a2d 	vldr	s13, [r7, #180]	; 0xb4
 80096f0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80096f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80096f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096fc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009700:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009704:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8009708:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800970c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8009710:	ed9f 5b59 	vldr	d5, [pc, #356]	; 8009878 <filterUpdate+0xd20>
 8009714:	ee27 7b05 	vmul.f64	d7, d7, d5
 8009718:	ee36 7b47 	vsub.f64	d7, d6, d7
 800971c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8009720:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	qDot4 = 0.5f * (q1 * gz + q2 * gy - q3 * gx) - beta * s4;
 8009724:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 8009728:	edd7 7a07 	vldr	s15, [r7, #28]
 800972c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009730:	edd7 6a2f 	vldr	s13, [r7, #188]	; 0xbc
 8009734:	edd7 7a08 	vldr	s15, [r7, #32]
 8009738:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800973c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009740:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 8009744:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009748:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800974c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009750:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009754:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009758:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800975c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8009760:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8009764:	ed9f 5b44 	vldr	d5, [pc, #272]	; 8009878 <filterUpdate+0xd20>
 8009768:	ee27 7b05 	vmul.f64	d7, d7, d5
 800976c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8009770:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8009774:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	// Integrate to yield quaternion
	q1 += qDot1 * deltat;
 8009778:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800977c:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8009780:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009784:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 8009788:	ee77 7a27 	vadd.f32	s15, s14, s15
 800978c:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0
	q2 += qDot2 * deltat;
 8009790:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8009794:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8009798:	ee67 7a27 	vmul.f32	s15, s14, s15
 800979c:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 80097a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80097a4:	edc7 7a2f 	vstr	s15, [r7, #188]	; 0xbc
	q3 += qDot3 * deltat;
 80097a8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80097ac:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 80097b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097b4:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80097b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80097bc:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
	q4 += qDot4 * deltat;
 80097c0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80097c4:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 80097c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097cc:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80097d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80097d4:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	norm = sqrtf(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);    // normalise quaternion
 80097d8:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 80097dc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80097e0:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 80097e4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80097e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80097ec:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80097f0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80097f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80097f8:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80097fc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009800:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009804:	eeb0 0a67 	vmov.f32	s0, s15
 8009808:	f003 fa2e 	bl	800cc68 <sqrtf>
 800980c:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
	norm = 1.0f/norm;
 8009810:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009814:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8009818:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800981c:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	q[0] = q1 * norm;
 8009820:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 8009824:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8009828:	ee67 7a27 	vmul.f32	s15, s14, s15
 800982c:	4b14      	ldr	r3, [pc, #80]	; (8009880 <filterUpdate+0xd28>)
 800982e:	edc3 7a00 	vstr	s15, [r3]
	q[1] = q2 * norm;
 8009832:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 8009836:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800983a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800983e:	4b10      	ldr	r3, [pc, #64]	; (8009880 <filterUpdate+0xd28>)
 8009840:	edc3 7a01 	vstr	s15, [r3, #4]
	q[2] = q3 * norm;
 8009844:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8009848:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800984c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009850:	4b0b      	ldr	r3, [pc, #44]	; (8009880 <filterUpdate+0xd28>)
 8009852:	edc3 7a02 	vstr	s15, [r3, #8]
	q[3] = q4 * norm;
 8009856:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800985a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800985e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009862:	4b07      	ldr	r3, [pc, #28]	; (8009880 <filterUpdate+0xd28>)
 8009864:	edc3 7a03 	vstr	s15, [r3, #12]
 8009868:	e002      	b.n	8009870 <filterUpdate+0xd18>
	if (norm == 0.0f) return; // handle NaN
 800986a:	bf00      	nop
 800986c:	e000      	b.n	8009870 <filterUpdate+0xd18>
	if (norm == 0.0f) return; // handle NaN
 800986e:	bf00      	nop
}
 8009870:	37c8      	adds	r7, #200	; 0xc8
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	aa09f411 	.word	0xaa09f411
 800987c:	3fc358e1 	.word	0x3fc358e1
 8009880:	24000020 	.word	0x24000020

08009884 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8009884:	b580      	push	{r7, lr}
 8009886:	b082      	sub	sp, #8
 8009888:	af00      	add	r7, sp, #0
 800988a:	ed87 0a01 	vstr	s0, [r7, #4]
 800988e:	ed97 0a01 	vldr	s0, [r7, #4]
 8009892:	f003 f9e9 	bl	800cc68 <sqrtf>
 8009896:	eef0 7a40 	vmov.f32	s15, s0
 800989a:	eeb0 0a67 	vmov.f32	s0, s15
 800989e:	3708      	adds	r7, #8
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <_ZN3Mat10QuaternionmIERKS0_>:
	z += other.z;
	return *this;
}

Quaternion& Quaternion::operator-=(const Quaternion& other)
{
 80098a4:	b480      	push	{r7}
 80098a6:	b083      	sub	sp, #12
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
	w -= other.w;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	ed93 7a00 	vldr	s14, [r3]
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	edd3 7a00 	vldr	s15, [r3]
 80098ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	edc3 7a00 	vstr	s15, [r3]
	x -= other.x;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	ed93 7a01 	vldr	s14, [r3, #4]
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80098d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	edc3 7a01 	vstr	s15, [r3, #4]
	y -= other.y;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	ed93 7a02 	vldr	s14, [r3, #8]
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80098e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	edc3 7a02 	vstr	s15, [r3, #8]
	z -= other.z;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	ed93 7a03 	vldr	s14, [r3, #12]
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80098fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	edc3 7a03 	vstr	s15, [r3, #12]
	return *this;
 8009906:	687b      	ldr	r3, [r7, #4]
}
 8009908:	4618      	mov	r0, r3
 800990a:	370c      	adds	r7, #12
 800990c:	46bd      	mov	sp, r7
 800990e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009912:	4770      	bx	lr

08009914 <_ZNK3Mat10QuaternionmiERKS0_>:
	result += other;
	return result;
}

Quaternion Quaternion::operator-(const Quaternion& other) const
{
 8009914:	b590      	push	{r4, r7, lr}
 8009916:	b08f      	sub	sp, #60	; 0x3c
 8009918:	af00      	add	r7, sp, #0
 800991a:	6178      	str	r0, [r7, #20]
 800991c:	6139      	str	r1, [r7, #16]
	Quaternion result = *this;
 800991e:	697b      	ldr	r3, [r7, #20]
 8009920:	f107 0418 	add.w	r4, r7, #24
 8009924:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009926:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	result -= other;
 800992a:	f107 0318 	add.w	r3, r7, #24
 800992e:	6939      	ldr	r1, [r7, #16]
 8009930:	4618      	mov	r0, r3
 8009932:	f7ff ffb7 	bl	80098a4 <_ZN3Mat10QuaternionmIERKS0_>
	return result;
 8009936:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800993a:	f107 0318 	add.w	r3, r7, #24
 800993e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009940:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009944:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009946:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009948:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800994a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800994c:	ee06 0a10 	vmov	s12, r0
 8009950:	ee06 1a90 	vmov	s13, r1
 8009954:	ee07 2a10 	vmov	s14, r2
 8009958:	ee07 3a90 	vmov	s15, r3
}
 800995c:	eeb0 0a46 	vmov.f32	s0, s12
 8009960:	eef0 0a66 	vmov.f32	s1, s13
 8009964:	eeb0 1a47 	vmov.f32	s2, s14
 8009968:	eef0 1a67 	vmov.f32	s3, s15
 800996c:	373c      	adds	r7, #60	; 0x3c
 800996e:	46bd      	mov	sp, r7
 8009970:	bd90      	pop	{r4, r7, pc}

08009972 <_ZNK3Mat10QuaternionmlERKS0_>:

Quaternion Quaternion::operator*(const Quaternion& other) const
{
 8009972:	b490      	push	{r4, r7}
 8009974:	b08e      	sub	sp, #56	; 0x38
 8009976:	af00      	add	r7, sp, #0
 8009978:	6178      	str	r0, [r7, #20]
 800997a:	6139      	str	r1, [r7, #16]
	Quaternion result{};
 800997c:	f107 0318 	add.w	r3, r7, #24
 8009980:	2200      	movs	r2, #0
 8009982:	601a      	str	r2, [r3, #0]
 8009984:	605a      	str	r2, [r3, #4]
 8009986:	609a      	str	r2, [r3, #8]
 8009988:	60da      	str	r2, [r3, #12]
	result.w = this->w*other.w - this->x*other.x - this->y*other.y - this->z*other.z;
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	ed93 7a00 	vldr	s14, [r3]
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	edd3 7a00 	vldr	s15, [r3]
 8009996:	ee27 7a27 	vmul.f32	s14, s14, s15
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	edd3 6a01 	vldr	s13, [r3, #4]
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80099a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80099aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80099ae:	697b      	ldr	r3, [r7, #20]
 80099b0:	edd3 6a02 	vldr	s13, [r3, #8]
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80099ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80099be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	edd3 6a03 	vldr	s13, [r3, #12]
 80099c8:	693b      	ldr	r3, [r7, #16]
 80099ca:	edd3 7a03 	vldr	s15, [r3, #12]
 80099ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80099d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80099d6:	edc7 7a06 	vstr	s15, [r7, #24]
	result.x = this->w*other.x + this->x*other.w + this->y*other.z - this->z*other.y;
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	ed93 7a00 	vldr	s14, [r3]
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80099e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	edd3 6a01 	vldr	s13, [r3, #4]
 80099f0:	693b      	ldr	r3, [r7, #16]
 80099f2:	edd3 7a00 	vldr	s15, [r3]
 80099f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80099fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	edd3 6a02 	vldr	s13, [r3, #8]
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	edd3 7a03 	vldr	s15, [r3, #12]
 8009a0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009a0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	edd3 6a03 	vldr	s13, [r3, #12]
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	edd3 7a02 	vldr	s15, [r3, #8]
 8009a1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009a22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009a26:	edc7 7a07 	vstr	s15, [r7, #28]
	result.y = this->w*other.y - this->x*other.z + this->y*other.w + this->z*other.x;
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	ed93 7a00 	vldr	s14, [r3]
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	edd3 7a02 	vldr	s15, [r3, #8]
 8009a36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	edd3 6a01 	vldr	s13, [r3, #4]
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	edd3 7a03 	vldr	s15, [r3, #12]
 8009a46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009a4a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	edd3 6a02 	vldr	s13, [r3, #8]
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	edd3 7a00 	vldr	s15, [r3]
 8009a5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009a5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	edd3 6a03 	vldr	s13, [r3, #12]
 8009a68:	693b      	ldr	r3, [r7, #16]
 8009a6a:	edd3 7a01 	vldr	s15, [r3, #4]
 8009a6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009a72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009a76:	edc7 7a08 	vstr	s15, [r7, #32]
	result.z = this->w*other.z + this->x*other.y - this->y*other.x + this->z*other.w;
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	ed93 7a00 	vldr	s14, [r3]
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	edd3 7a03 	vldr	s15, [r3, #12]
 8009a86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	edd3 6a01 	vldr	s13, [r3, #4]
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	edd3 7a02 	vldr	s15, [r3, #8]
 8009a96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009a9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	edd3 6a02 	vldr	s13, [r3, #8]
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	edd3 7a01 	vldr	s15, [r3, #4]
 8009aaa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009aae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	edd3 6a03 	vldr	s13, [r3, #12]
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	edd3 7a00 	vldr	s15, [r3]
 8009abe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009ac2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009ac6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	return result;
 8009aca:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8009ace:	f107 0318 	add.w	r3, r7, #24
 8009ad2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009ad4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009ad8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ada:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009adc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ae0:	ee06 0a10 	vmov	s12, r0
 8009ae4:	ee06 1a90 	vmov	s13, r1
 8009ae8:	ee07 2a10 	vmov	s14, r2
 8009aec:	ee07 3a90 	vmov	s15, r3
}
 8009af0:	eeb0 0a46 	vmov.f32	s0, s12
 8009af4:	eef0 0a66 	vmov.f32	s1, s13
 8009af8:	eeb0 1a47 	vmov.f32	s2, s14
 8009afc:	eef0 1a67 	vmov.f32	s3, s15
 8009b00:	3738      	adds	r7, #56	; 0x38
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bc90      	pop	{r4, r7}
 8009b06:	4770      	bx	lr

08009b08 <_ZNK3Mat10Quaternion9ConjugateEv>:
	result *= f;
	return result;
}

Quaternion Quaternion::Conjugate() const
{
 8009b08:	b490      	push	{r4, r7}
 8009b0a:	b08e      	sub	sp, #56	; 0x38
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6178      	str	r0, [r7, #20]
	Quaternion result = *this;
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	f107 0418 	add.w	r4, r7, #24
 8009b16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009b18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	result.x*= -1.0f;
 8009b1c:	edd7 7a07 	vldr	s15, [r7, #28]
 8009b20:	eef1 7a67 	vneg.f32	s15, s15
 8009b24:	edc7 7a07 	vstr	s15, [r7, #28]
	result.y*= -1.0f;
 8009b28:	edd7 7a08 	vldr	s15, [r7, #32]
 8009b2c:	eef1 7a67 	vneg.f32	s15, s15
 8009b30:	edc7 7a08 	vstr	s15, [r7, #32]
	result.z*= -1.0f;
 8009b34:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009b38:	eef1 7a67 	vneg.f32	s15, s15
 8009b3c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	return result;
 8009b40:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8009b44:	f107 0318 	add.w	r3, r7, #24
 8009b48:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009b4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009b4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009b52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b56:	ee06 0a10 	vmov	s12, r0
 8009b5a:	ee06 1a90 	vmov	s13, r1
 8009b5e:	ee07 2a10 	vmov	s14, r2
 8009b62:	ee07 3a90 	vmov	s15, r3
}
 8009b66:	eeb0 0a46 	vmov.f32	s0, s12
 8009b6a:	eef0 0a66 	vmov.f32	s1, s13
 8009b6e:	eeb0 1a47 	vmov.f32	s2, s14
 8009b72:	eef0 1a67 	vmov.f32	s3, s15
 8009b76:	3738      	adds	r7, #56	; 0x38
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bc90      	pop	{r4, r7}
 8009b7c:	4770      	bx	lr

08009b7e <_ZNK3Mat10Quaternion4NormEv>:

float Quaternion::Norm() const
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b082      	sub	sp, #8
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	6078      	str	r0, [r7, #4]
	return sqrt(w*w + x*x + y*y + z*z);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	ed93 7a00 	vldr	s14, [r3]
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	edd3 7a00 	vldr	s15, [r3]
 8009b92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	edd3 6a01 	vldr	s13, [r3, #4]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	edd3 7a01 	vldr	s15, [r3, #4]
 8009ba2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009ba6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	edd3 6a02 	vldr	s13, [r3, #8]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	edd3 7a02 	vldr	s15, [r3, #8]
 8009bb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009bba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	edd3 6a03 	vldr	s13, [r3, #12]
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	edd3 7a03 	vldr	s15, [r3, #12]
 8009bca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009bce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8009bd6:	f7ff fe55 	bl	8009884 <_ZSt4sqrtf>
 8009bda:	eef0 7a40 	vmov.f32	s15, s0
}
 8009bde:	eeb0 0a67 	vmov.f32	s0, s15
 8009be2:	3708      	adds	r7, #8
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <__NVIC_SetPriority>:
{
 8009be8:	b480      	push	{r7}
 8009bea:	b083      	sub	sp, #12
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	4603      	mov	r3, r0
 8009bf0:	6039      	str	r1, [r7, #0]
 8009bf2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009bf4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	db0a      	blt.n	8009c12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	b2da      	uxtb	r2, r3
 8009c00:	490c      	ldr	r1, [pc, #48]	; (8009c34 <__NVIC_SetPriority+0x4c>)
 8009c02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009c06:	0112      	lsls	r2, r2, #4
 8009c08:	b2d2      	uxtb	r2, r2
 8009c0a:	440b      	add	r3, r1
 8009c0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009c10:	e00a      	b.n	8009c28 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	b2da      	uxtb	r2, r3
 8009c16:	4908      	ldr	r1, [pc, #32]	; (8009c38 <__NVIC_SetPriority+0x50>)
 8009c18:	88fb      	ldrh	r3, [r7, #6]
 8009c1a:	f003 030f 	and.w	r3, r3, #15
 8009c1e:	3b04      	subs	r3, #4
 8009c20:	0112      	lsls	r2, r2, #4
 8009c22:	b2d2      	uxtb	r2, r2
 8009c24:	440b      	add	r3, r1
 8009c26:	761a      	strb	r2, [r3, #24]
}
 8009c28:	bf00      	nop
 8009c2a:	370c      	adds	r7, #12
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr
 8009c34:	e000e100 	.word	0xe000e100
 8009c38:	e000ed00 	.word	0xe000ed00

08009c3c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009c40:	4b05      	ldr	r3, [pc, #20]	; (8009c58 <SysTick_Handler+0x1c>)
 8009c42:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009c44:	f001 fcfe 	bl	800b644 <xTaskGetSchedulerState>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	2b01      	cmp	r3, #1
 8009c4c:	d001      	beq.n	8009c52 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009c4e:	f002 fae3 	bl	800c218 <xPortSysTickHandler>
  }
}
 8009c52:	bf00      	nop
 8009c54:	bd80      	pop	{r7, pc}
 8009c56:	bf00      	nop
 8009c58:	e000e010 	.word	0xe000e010

08009c5c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009c60:	2100      	movs	r1, #0
 8009c62:	f06f 0004 	mvn.w	r0, #4
 8009c66:	f7ff ffbf 	bl	8009be8 <__NVIC_SetPriority>
#endif
}
 8009c6a:	bf00      	nop
 8009c6c:	bd80      	pop	{r7, pc}
	...

08009c70 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009c70:	b480      	push	{r7}
 8009c72:	b083      	sub	sp, #12
 8009c74:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c76:	f3ef 8305 	mrs	r3, IPSR
 8009c7a:	603b      	str	r3, [r7, #0]
  return(result);
 8009c7c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d003      	beq.n	8009c8a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009c82:	f06f 0305 	mvn.w	r3, #5
 8009c86:	607b      	str	r3, [r7, #4]
 8009c88:	e00c      	b.n	8009ca4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009c8a:	4b0a      	ldr	r3, [pc, #40]	; (8009cb4 <osKernelInitialize+0x44>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d105      	bne.n	8009c9e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009c92:	4b08      	ldr	r3, [pc, #32]	; (8009cb4 <osKernelInitialize+0x44>)
 8009c94:	2201      	movs	r2, #1
 8009c96:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009c98:	2300      	movs	r3, #0
 8009c9a:	607b      	str	r3, [r7, #4]
 8009c9c:	e002      	b.n	8009ca4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8009ca2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009ca4:	687b      	ldr	r3, [r7, #4]
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	370c      	adds	r7, #12
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr
 8009cb2:	bf00      	nop
 8009cb4:	24000bb4 	.word	0x24000bb4

08009cb8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b082      	sub	sp, #8
 8009cbc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009cbe:	f3ef 8305 	mrs	r3, IPSR
 8009cc2:	603b      	str	r3, [r7, #0]
  return(result);
 8009cc4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d003      	beq.n	8009cd2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8009cca:	f06f 0305 	mvn.w	r3, #5
 8009cce:	607b      	str	r3, [r7, #4]
 8009cd0:	e010      	b.n	8009cf4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009cd2:	4b0b      	ldr	r3, [pc, #44]	; (8009d00 <osKernelStart+0x48>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2b01      	cmp	r3, #1
 8009cd8:	d109      	bne.n	8009cee <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009cda:	f7ff ffbf 	bl	8009c5c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009cde:	4b08      	ldr	r3, [pc, #32]	; (8009d00 <osKernelStart+0x48>)
 8009ce0:	2202      	movs	r2, #2
 8009ce2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009ce4:	f001 f866 	bl	800adb4 <vTaskStartScheduler>
      stat = osOK;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	607b      	str	r3, [r7, #4]
 8009cec:	e002      	b.n	8009cf4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009cee:	f04f 33ff 	mov.w	r3, #4294967295
 8009cf2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009cf4:	687b      	ldr	r3, [r7, #4]
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3708      	adds	r7, #8
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}
 8009cfe:	bf00      	nop
 8009d00:	24000bb4 	.word	0x24000bb4

08009d04 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b08e      	sub	sp, #56	; 0x38
 8009d08:	af04      	add	r7, sp, #16
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009d10:	2300      	movs	r3, #0
 8009d12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d14:	f3ef 8305 	mrs	r3, IPSR
 8009d18:	617b      	str	r3, [r7, #20]
  return(result);
 8009d1a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d17e      	bne.n	8009e1e <osThreadNew+0x11a>
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d07b      	beq.n	8009e1e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009d26:	2380      	movs	r3, #128	; 0x80
 8009d28:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009d2a:	2318      	movs	r3, #24
 8009d2c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009d2e:	2300      	movs	r3, #0
 8009d30:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009d32:	f04f 33ff 	mov.w	r3, #4294967295
 8009d36:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d045      	beq.n	8009dca <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d002      	beq.n	8009d4c <osThreadNew+0x48>
        name = attr->name;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	699b      	ldr	r3, [r3, #24]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d002      	beq.n	8009d5a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	699b      	ldr	r3, [r3, #24]
 8009d58:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009d5a:	69fb      	ldr	r3, [r7, #28]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d008      	beq.n	8009d72 <osThreadNew+0x6e>
 8009d60:	69fb      	ldr	r3, [r7, #28]
 8009d62:	2b38      	cmp	r3, #56	; 0x38
 8009d64:	d805      	bhi.n	8009d72 <osThreadNew+0x6e>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	685b      	ldr	r3, [r3, #4]
 8009d6a:	f003 0301 	and.w	r3, r3, #1
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d001      	beq.n	8009d76 <osThreadNew+0x72>
        return (NULL);
 8009d72:	2300      	movs	r3, #0
 8009d74:	e054      	b.n	8009e20 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	695b      	ldr	r3, [r3, #20]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d003      	beq.n	8009d86 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	695b      	ldr	r3, [r3, #20]
 8009d82:	089b      	lsrs	r3, r3, #2
 8009d84:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d00e      	beq.n	8009dac <osThreadNew+0xa8>
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	2b5b      	cmp	r3, #91	; 0x5b
 8009d94:	d90a      	bls.n	8009dac <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d006      	beq.n	8009dac <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	695b      	ldr	r3, [r3, #20]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d002      	beq.n	8009dac <osThreadNew+0xa8>
        mem = 1;
 8009da6:	2301      	movs	r3, #1
 8009da8:	61bb      	str	r3, [r7, #24]
 8009daa:	e010      	b.n	8009dce <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	689b      	ldr	r3, [r3, #8]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d10c      	bne.n	8009dce <osThreadNew+0xca>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	68db      	ldr	r3, [r3, #12]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d108      	bne.n	8009dce <osThreadNew+0xca>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	691b      	ldr	r3, [r3, #16]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d104      	bne.n	8009dce <osThreadNew+0xca>
          mem = 0;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	61bb      	str	r3, [r7, #24]
 8009dc8:	e001      	b.n	8009dce <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009dce:	69bb      	ldr	r3, [r7, #24]
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d110      	bne.n	8009df6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009dd8:	687a      	ldr	r2, [r7, #4]
 8009dda:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009ddc:	9202      	str	r2, [sp, #8]
 8009dde:	9301      	str	r3, [sp, #4]
 8009de0:	69fb      	ldr	r3, [r7, #28]
 8009de2:	9300      	str	r3, [sp, #0]
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	6a3a      	ldr	r2, [r7, #32]
 8009de8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009dea:	68f8      	ldr	r0, [r7, #12]
 8009dec:	f000 fe0c 	bl	800aa08 <xTaskCreateStatic>
 8009df0:	4603      	mov	r3, r0
 8009df2:	613b      	str	r3, [r7, #16]
 8009df4:	e013      	b.n	8009e1e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009df6:	69bb      	ldr	r3, [r7, #24]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d110      	bne.n	8009e1e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009dfc:	6a3b      	ldr	r3, [r7, #32]
 8009dfe:	b29a      	uxth	r2, r3
 8009e00:	f107 0310 	add.w	r3, r7, #16
 8009e04:	9301      	str	r3, [sp, #4]
 8009e06:	69fb      	ldr	r3, [r7, #28]
 8009e08:	9300      	str	r3, [sp, #0]
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e0e:	68f8      	ldr	r0, [r7, #12]
 8009e10:	f000 fe57 	bl	800aac2 <xTaskCreate>
 8009e14:	4603      	mov	r3, r0
 8009e16:	2b01      	cmp	r3, #1
 8009e18:	d001      	beq.n	8009e1e <osThreadNew+0x11a>
            hTask = NULL;
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009e1e:	693b      	ldr	r3, [r7, #16]
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3728      	adds	r7, #40	; 0x28
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}

08009e28 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b084      	sub	sp, #16
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e30:	f3ef 8305 	mrs	r3, IPSR
 8009e34:	60bb      	str	r3, [r7, #8]
  return(result);
 8009e36:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d003      	beq.n	8009e44 <osDelay+0x1c>
    stat = osErrorISR;
 8009e3c:	f06f 0305 	mvn.w	r3, #5
 8009e40:	60fb      	str	r3, [r7, #12]
 8009e42:	e007      	b.n	8009e54 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009e44:	2300      	movs	r3, #0
 8009e46:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d002      	beq.n	8009e54 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 ff7c 	bl	800ad4c <vTaskDelay>
    }
  }

  return (stat);
 8009e54:	68fb      	ldr	r3, [r7, #12]
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3710      	adds	r7, #16
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}
	...

08009e60 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009e60:	b480      	push	{r7}
 8009e62:	b085      	sub	sp, #20
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	60f8      	str	r0, [r7, #12]
 8009e68:	60b9      	str	r1, [r7, #8]
 8009e6a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	4a07      	ldr	r2, [pc, #28]	; (8009e8c <vApplicationGetIdleTaskMemory+0x2c>)
 8009e70:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	4a06      	ldr	r2, [pc, #24]	; (8009e90 <vApplicationGetIdleTaskMemory+0x30>)
 8009e76:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2280      	movs	r2, #128	; 0x80
 8009e7c:	601a      	str	r2, [r3, #0]
}
 8009e7e:	bf00      	nop
 8009e80:	3714      	adds	r7, #20
 8009e82:	46bd      	mov	sp, r7
 8009e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e88:	4770      	bx	lr
 8009e8a:	bf00      	nop
 8009e8c:	24000bb8 	.word	0x24000bb8
 8009e90:	24000c14 	.word	0x24000c14

08009e94 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009e94:	b480      	push	{r7}
 8009e96:	b085      	sub	sp, #20
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	60f8      	str	r0, [r7, #12]
 8009e9c:	60b9      	str	r1, [r7, #8]
 8009e9e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	4a07      	ldr	r2, [pc, #28]	; (8009ec0 <vApplicationGetTimerTaskMemory+0x2c>)
 8009ea4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	4a06      	ldr	r2, [pc, #24]	; (8009ec4 <vApplicationGetTimerTaskMemory+0x30>)
 8009eaa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009eb2:	601a      	str	r2, [r3, #0]
}
 8009eb4:	bf00      	nop
 8009eb6:	3714      	adds	r7, #20
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebe:	4770      	bx	lr
 8009ec0:	24000e14 	.word	0x24000e14
 8009ec4:	24000e70 	.word	0x24000e70

08009ec8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b083      	sub	sp, #12
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f103 0208 	add.w	r2, r3, #8
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	f04f 32ff 	mov.w	r2, #4294967295
 8009ee0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f103 0208 	add.w	r2, r3, #8
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f103 0208 	add.w	r2, r3, #8
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009efc:	bf00      	nop
 8009efe:	370c      	adds	r7, #12
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr

08009f08 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b083      	sub	sp, #12
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009f16:	bf00      	nop
 8009f18:	370c      	adds	r7, #12
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f20:	4770      	bx	lr

08009f22 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009f22:	b480      	push	{r7}
 8009f24:	b085      	sub	sp, #20
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
 8009f2a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	68fa      	ldr	r2, [r7, #12]
 8009f36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	689a      	ldr	r2, [r3, #8]
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	689b      	ldr	r3, [r3, #8]
 8009f44:	683a      	ldr	r2, [r7, #0]
 8009f46:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	683a      	ldr	r2, [r7, #0]
 8009f4c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	1c5a      	adds	r2, r3, #1
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	601a      	str	r2, [r3, #0]
}
 8009f5e:	bf00      	nop
 8009f60:	3714      	adds	r7, #20
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr

08009f6a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009f6a:	b480      	push	{r7}
 8009f6c:	b085      	sub	sp, #20
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	6078      	str	r0, [r7, #4]
 8009f72:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f80:	d103      	bne.n	8009f8a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	691b      	ldr	r3, [r3, #16]
 8009f86:	60fb      	str	r3, [r7, #12]
 8009f88:	e00c      	b.n	8009fa4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	3308      	adds	r3, #8
 8009f8e:	60fb      	str	r3, [r7, #12]
 8009f90:	e002      	b.n	8009f98 <vListInsert+0x2e>
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	60fb      	str	r3, [r7, #12]
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	685b      	ldr	r3, [r3, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	68ba      	ldr	r2, [r7, #8]
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d2f6      	bcs.n	8009f92 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	685a      	ldr	r2, [r3, #4]
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	685b      	ldr	r3, [r3, #4]
 8009fb0:	683a      	ldr	r2, [r7, #0]
 8009fb2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	68fa      	ldr	r2, [r7, #12]
 8009fb8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	683a      	ldr	r2, [r7, #0]
 8009fbe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	687a      	ldr	r2, [r7, #4]
 8009fc4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	1c5a      	adds	r2, r3, #1
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	601a      	str	r2, [r3, #0]
}
 8009fd0:	bf00      	nop
 8009fd2:	3714      	adds	r7, #20
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b085      	sub	sp, #20
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	691b      	ldr	r3, [r3, #16]
 8009fe8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	685b      	ldr	r3, [r3, #4]
 8009fee:	687a      	ldr	r2, [r7, #4]
 8009ff0:	6892      	ldr	r2, [r2, #8]
 8009ff2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	689b      	ldr	r3, [r3, #8]
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	6852      	ldr	r2, [r2, #4]
 8009ffc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	429a      	cmp	r2, r3
 800a006:	d103      	bne.n	800a010 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	689a      	ldr	r2, [r3, #8]
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2200      	movs	r2, #0
 800a014:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	1e5a      	subs	r2, r3, #1
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	681b      	ldr	r3, [r3, #0]
}
 800a024:	4618      	mov	r0, r3
 800a026:	3714      	adds	r7, #20
 800a028:	46bd      	mov	sp, r7
 800a02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02e:	4770      	bx	lr

0800a030 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b084      	sub	sp, #16
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
 800a038:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d10a      	bne.n	800a05a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a044:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a048:	f383 8811 	msr	BASEPRI, r3
 800a04c:	f3bf 8f6f 	isb	sy
 800a050:	f3bf 8f4f 	dsb	sy
 800a054:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a056:	bf00      	nop
 800a058:	e7fe      	b.n	800a058 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a05a:	f002 f84b 	bl	800c0f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a066:	68f9      	ldr	r1, [r7, #12]
 800a068:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a06a:	fb01 f303 	mul.w	r3, r1, r3
 800a06e:	441a      	add	r2, r3
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	2200      	movs	r2, #0
 800a078:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681a      	ldr	r2, [r3, #0]
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	681a      	ldr	r2, [r3, #0]
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a08a:	3b01      	subs	r3, #1
 800a08c:	68f9      	ldr	r1, [r7, #12]
 800a08e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a090:	fb01 f303 	mul.w	r3, r1, r3
 800a094:	441a      	add	r2, r3
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	22ff      	movs	r2, #255	; 0xff
 800a09e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	22ff      	movs	r2, #255	; 0xff
 800a0a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d114      	bne.n	800a0da <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	691b      	ldr	r3, [r3, #16]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d01a      	beq.n	800a0ee <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	3310      	adds	r3, #16
 800a0bc:	4618      	mov	r0, r3
 800a0be:	f001 f903 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a0c2:	4603      	mov	r3, r0
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d012      	beq.n	800a0ee <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a0c8:	4b0c      	ldr	r3, [pc, #48]	; (800a0fc <xQueueGenericReset+0xcc>)
 800a0ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0ce:	601a      	str	r2, [r3, #0]
 800a0d0:	f3bf 8f4f 	dsb	sy
 800a0d4:	f3bf 8f6f 	isb	sy
 800a0d8:	e009      	b.n	800a0ee <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	3310      	adds	r3, #16
 800a0de:	4618      	mov	r0, r3
 800a0e0:	f7ff fef2 	bl	8009ec8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	3324      	adds	r3, #36	; 0x24
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	f7ff feed 	bl	8009ec8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a0ee:	f002 f831 	bl	800c154 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a0f2:	2301      	movs	r3, #1
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3710      	adds	r7, #16
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}
 800a0fc:	e000ed04 	.word	0xe000ed04

0800a100 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a100:	b580      	push	{r7, lr}
 800a102:	b08e      	sub	sp, #56	; 0x38
 800a104:	af02      	add	r7, sp, #8
 800a106:	60f8      	str	r0, [r7, #12]
 800a108:	60b9      	str	r1, [r7, #8]
 800a10a:	607a      	str	r2, [r7, #4]
 800a10c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d10a      	bne.n	800a12a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a114:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a118:	f383 8811 	msr	BASEPRI, r3
 800a11c:	f3bf 8f6f 	isb	sy
 800a120:	f3bf 8f4f 	dsb	sy
 800a124:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a126:	bf00      	nop
 800a128:	e7fe      	b.n	800a128 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d10a      	bne.n	800a146 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a130:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a134:	f383 8811 	msr	BASEPRI, r3
 800a138:	f3bf 8f6f 	isb	sy
 800a13c:	f3bf 8f4f 	dsb	sy
 800a140:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a142:	bf00      	nop
 800a144:	e7fe      	b.n	800a144 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d002      	beq.n	800a152 <xQueueGenericCreateStatic+0x52>
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d001      	beq.n	800a156 <xQueueGenericCreateStatic+0x56>
 800a152:	2301      	movs	r3, #1
 800a154:	e000      	b.n	800a158 <xQueueGenericCreateStatic+0x58>
 800a156:	2300      	movs	r3, #0
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d10a      	bne.n	800a172 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a160:	f383 8811 	msr	BASEPRI, r3
 800a164:	f3bf 8f6f 	isb	sy
 800a168:	f3bf 8f4f 	dsb	sy
 800a16c:	623b      	str	r3, [r7, #32]
}
 800a16e:	bf00      	nop
 800a170:	e7fe      	b.n	800a170 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d102      	bne.n	800a17e <xQueueGenericCreateStatic+0x7e>
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d101      	bne.n	800a182 <xQueueGenericCreateStatic+0x82>
 800a17e:	2301      	movs	r3, #1
 800a180:	e000      	b.n	800a184 <xQueueGenericCreateStatic+0x84>
 800a182:	2300      	movs	r3, #0
 800a184:	2b00      	cmp	r3, #0
 800a186:	d10a      	bne.n	800a19e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a18c:	f383 8811 	msr	BASEPRI, r3
 800a190:	f3bf 8f6f 	isb	sy
 800a194:	f3bf 8f4f 	dsb	sy
 800a198:	61fb      	str	r3, [r7, #28]
}
 800a19a:	bf00      	nop
 800a19c:	e7fe      	b.n	800a19c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a19e:	2350      	movs	r3, #80	; 0x50
 800a1a0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	2b50      	cmp	r3, #80	; 0x50
 800a1a6:	d00a      	beq.n	800a1be <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a1a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ac:	f383 8811 	msr	BASEPRI, r3
 800a1b0:	f3bf 8f6f 	isb	sy
 800a1b4:	f3bf 8f4f 	dsb	sy
 800a1b8:	61bb      	str	r3, [r7, #24]
}
 800a1ba:	bf00      	nop
 800a1bc:	e7fe      	b.n	800a1bc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a1be:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a1c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00d      	beq.n	800a1e6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a1ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1cc:	2201      	movs	r2, #1
 800a1ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a1d2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a1d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1d8:	9300      	str	r3, [sp, #0]
 800a1da:	4613      	mov	r3, r2
 800a1dc:	687a      	ldr	r2, [r7, #4]
 800a1de:	68b9      	ldr	r1, [r7, #8]
 800a1e0:	68f8      	ldr	r0, [r7, #12]
 800a1e2:	f000 f805 	bl	800a1f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a1e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3730      	adds	r7, #48	; 0x30
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}

0800a1f0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b084      	sub	sp, #16
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	60f8      	str	r0, [r7, #12]
 800a1f8:	60b9      	str	r1, [r7, #8]
 800a1fa:	607a      	str	r2, [r7, #4]
 800a1fc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d103      	bne.n	800a20c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a204:	69bb      	ldr	r3, [r7, #24]
 800a206:	69ba      	ldr	r2, [r7, #24]
 800a208:	601a      	str	r2, [r3, #0]
 800a20a:	e002      	b.n	800a212 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a20c:	69bb      	ldr	r3, [r7, #24]
 800a20e:	687a      	ldr	r2, [r7, #4]
 800a210:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a212:	69bb      	ldr	r3, [r7, #24]
 800a214:	68fa      	ldr	r2, [r7, #12]
 800a216:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a218:	69bb      	ldr	r3, [r7, #24]
 800a21a:	68ba      	ldr	r2, [r7, #8]
 800a21c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a21e:	2101      	movs	r1, #1
 800a220:	69b8      	ldr	r0, [r7, #24]
 800a222:	f7ff ff05 	bl	800a030 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a226:	69bb      	ldr	r3, [r7, #24]
 800a228:	78fa      	ldrb	r2, [r7, #3]
 800a22a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a22e:	bf00      	nop
 800a230:	3710      	adds	r7, #16
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
	...

0800a238 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b08e      	sub	sp, #56	; 0x38
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	60b9      	str	r1, [r7, #8]
 800a242:	607a      	str	r2, [r7, #4]
 800a244:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a246:	2300      	movs	r3, #0
 800a248:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a24e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a250:	2b00      	cmp	r3, #0
 800a252:	d10a      	bne.n	800a26a <xQueueGenericSend+0x32>
	__asm volatile
 800a254:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a258:	f383 8811 	msr	BASEPRI, r3
 800a25c:	f3bf 8f6f 	isb	sy
 800a260:	f3bf 8f4f 	dsb	sy
 800a264:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a266:	bf00      	nop
 800a268:	e7fe      	b.n	800a268 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d103      	bne.n	800a278 <xQueueGenericSend+0x40>
 800a270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a274:	2b00      	cmp	r3, #0
 800a276:	d101      	bne.n	800a27c <xQueueGenericSend+0x44>
 800a278:	2301      	movs	r3, #1
 800a27a:	e000      	b.n	800a27e <xQueueGenericSend+0x46>
 800a27c:	2300      	movs	r3, #0
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d10a      	bne.n	800a298 <xQueueGenericSend+0x60>
	__asm volatile
 800a282:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a286:	f383 8811 	msr	BASEPRI, r3
 800a28a:	f3bf 8f6f 	isb	sy
 800a28e:	f3bf 8f4f 	dsb	sy
 800a292:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a294:	bf00      	nop
 800a296:	e7fe      	b.n	800a296 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	2b02      	cmp	r3, #2
 800a29c:	d103      	bne.n	800a2a6 <xQueueGenericSend+0x6e>
 800a29e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	d101      	bne.n	800a2aa <xQueueGenericSend+0x72>
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	e000      	b.n	800a2ac <xQueueGenericSend+0x74>
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d10a      	bne.n	800a2c6 <xQueueGenericSend+0x8e>
	__asm volatile
 800a2b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2b4:	f383 8811 	msr	BASEPRI, r3
 800a2b8:	f3bf 8f6f 	isb	sy
 800a2bc:	f3bf 8f4f 	dsb	sy
 800a2c0:	623b      	str	r3, [r7, #32]
}
 800a2c2:	bf00      	nop
 800a2c4:	e7fe      	b.n	800a2c4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2c6:	f001 f9bd 	bl	800b644 <xTaskGetSchedulerState>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d102      	bne.n	800a2d6 <xQueueGenericSend+0x9e>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d101      	bne.n	800a2da <xQueueGenericSend+0xa2>
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	e000      	b.n	800a2dc <xQueueGenericSend+0xa4>
 800a2da:	2300      	movs	r3, #0
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d10a      	bne.n	800a2f6 <xQueueGenericSend+0xbe>
	__asm volatile
 800a2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e4:	f383 8811 	msr	BASEPRI, r3
 800a2e8:	f3bf 8f6f 	isb	sy
 800a2ec:	f3bf 8f4f 	dsb	sy
 800a2f0:	61fb      	str	r3, [r7, #28]
}
 800a2f2:	bf00      	nop
 800a2f4:	e7fe      	b.n	800a2f4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a2f6:	f001 fefd 	bl	800c0f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a2fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a2fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a302:	429a      	cmp	r2, r3
 800a304:	d302      	bcc.n	800a30c <xQueueGenericSend+0xd4>
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	2b02      	cmp	r3, #2
 800a30a:	d129      	bne.n	800a360 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a30c:	683a      	ldr	r2, [r7, #0]
 800a30e:	68b9      	ldr	r1, [r7, #8]
 800a310:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a312:	f000 fa0b 	bl	800a72c <prvCopyDataToQueue>
 800a316:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a31a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d010      	beq.n	800a342 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a322:	3324      	adds	r3, #36	; 0x24
 800a324:	4618      	mov	r0, r3
 800a326:	f000 ffcf 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a32a:	4603      	mov	r3, r0
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d013      	beq.n	800a358 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a330:	4b3f      	ldr	r3, [pc, #252]	; (800a430 <xQueueGenericSend+0x1f8>)
 800a332:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a336:	601a      	str	r2, [r3, #0]
 800a338:	f3bf 8f4f 	dsb	sy
 800a33c:	f3bf 8f6f 	isb	sy
 800a340:	e00a      	b.n	800a358 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a344:	2b00      	cmp	r3, #0
 800a346:	d007      	beq.n	800a358 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a348:	4b39      	ldr	r3, [pc, #228]	; (800a430 <xQueueGenericSend+0x1f8>)
 800a34a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a34e:	601a      	str	r2, [r3, #0]
 800a350:	f3bf 8f4f 	dsb	sy
 800a354:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a358:	f001 fefc 	bl	800c154 <vPortExitCritical>
				return pdPASS;
 800a35c:	2301      	movs	r3, #1
 800a35e:	e063      	b.n	800a428 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d103      	bne.n	800a36e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a366:	f001 fef5 	bl	800c154 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a36a:	2300      	movs	r3, #0
 800a36c:	e05c      	b.n	800a428 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a36e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a370:	2b00      	cmp	r3, #0
 800a372:	d106      	bne.n	800a382 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a374:	f107 0314 	add.w	r3, r7, #20
 800a378:	4618      	mov	r0, r3
 800a37a:	f001 f809 	bl	800b390 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a37e:	2301      	movs	r3, #1
 800a380:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a382:	f001 fee7 	bl	800c154 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a386:	f000 fd7b 	bl	800ae80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a38a:	f001 feb3 	bl	800c0f4 <vPortEnterCritical>
 800a38e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a390:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a394:	b25b      	sxtb	r3, r3
 800a396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a39a:	d103      	bne.n	800a3a4 <xQueueGenericSend+0x16c>
 800a39c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a39e:	2200      	movs	r2, #0
 800a3a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3aa:	b25b      	sxtb	r3, r3
 800a3ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b0:	d103      	bne.n	800a3ba <xQueueGenericSend+0x182>
 800a3b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3ba:	f001 fecb 	bl	800c154 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3be:	1d3a      	adds	r2, r7, #4
 800a3c0:	f107 0314 	add.w	r3, r7, #20
 800a3c4:	4611      	mov	r1, r2
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f000 fff8 	bl	800b3bc <xTaskCheckForTimeOut>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d124      	bne.n	800a41c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a3d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3d4:	f000 faa2 	bl	800a91c <prvIsQueueFull>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d018      	beq.n	800a410 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a3de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3e0:	3310      	adds	r3, #16
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	4611      	mov	r1, r2
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f000 ff1e 	bl	800b228 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a3ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3ee:	f000 fa2d 	bl	800a84c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a3f2:	f000 fd53 	bl	800ae9c <xTaskResumeAll>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	f47f af7c 	bne.w	800a2f6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a3fe:	4b0c      	ldr	r3, [pc, #48]	; (800a430 <xQueueGenericSend+0x1f8>)
 800a400:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a404:	601a      	str	r2, [r3, #0]
 800a406:	f3bf 8f4f 	dsb	sy
 800a40a:	f3bf 8f6f 	isb	sy
 800a40e:	e772      	b.n	800a2f6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a410:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a412:	f000 fa1b 	bl	800a84c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a416:	f000 fd41 	bl	800ae9c <xTaskResumeAll>
 800a41a:	e76c      	b.n	800a2f6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a41c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a41e:	f000 fa15 	bl	800a84c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a422:	f000 fd3b 	bl	800ae9c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a426:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3738      	adds	r7, #56	; 0x38
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}
 800a430:	e000ed04 	.word	0xe000ed04

0800a434 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b090      	sub	sp, #64	; 0x40
 800a438:	af00      	add	r7, sp, #0
 800a43a:	60f8      	str	r0, [r7, #12]
 800a43c:	60b9      	str	r1, [r7, #8]
 800a43e:	607a      	str	r2, [r7, #4]
 800a440:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d10a      	bne.n	800a462 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a44c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a450:	f383 8811 	msr	BASEPRI, r3
 800a454:	f3bf 8f6f 	isb	sy
 800a458:	f3bf 8f4f 	dsb	sy
 800a45c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a45e:	bf00      	nop
 800a460:	e7fe      	b.n	800a460 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d103      	bne.n	800a470 <xQueueGenericSendFromISR+0x3c>
 800a468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a46a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d101      	bne.n	800a474 <xQueueGenericSendFromISR+0x40>
 800a470:	2301      	movs	r3, #1
 800a472:	e000      	b.n	800a476 <xQueueGenericSendFromISR+0x42>
 800a474:	2300      	movs	r3, #0
 800a476:	2b00      	cmp	r3, #0
 800a478:	d10a      	bne.n	800a490 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a47e:	f383 8811 	msr	BASEPRI, r3
 800a482:	f3bf 8f6f 	isb	sy
 800a486:	f3bf 8f4f 	dsb	sy
 800a48a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a48c:	bf00      	nop
 800a48e:	e7fe      	b.n	800a48e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	2b02      	cmp	r3, #2
 800a494:	d103      	bne.n	800a49e <xQueueGenericSendFromISR+0x6a>
 800a496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a49a:	2b01      	cmp	r3, #1
 800a49c:	d101      	bne.n	800a4a2 <xQueueGenericSendFromISR+0x6e>
 800a49e:	2301      	movs	r3, #1
 800a4a0:	e000      	b.n	800a4a4 <xQueueGenericSendFromISR+0x70>
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d10a      	bne.n	800a4be <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a4a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ac:	f383 8811 	msr	BASEPRI, r3
 800a4b0:	f3bf 8f6f 	isb	sy
 800a4b4:	f3bf 8f4f 	dsb	sy
 800a4b8:	623b      	str	r3, [r7, #32]
}
 800a4ba:	bf00      	nop
 800a4bc:	e7fe      	b.n	800a4bc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a4be:	f001 fefb 	bl	800c2b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a4c2:	f3ef 8211 	mrs	r2, BASEPRI
 800a4c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ca:	f383 8811 	msr	BASEPRI, r3
 800a4ce:	f3bf 8f6f 	isb	sy
 800a4d2:	f3bf 8f4f 	dsb	sy
 800a4d6:	61fa      	str	r2, [r7, #28]
 800a4d8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a4da:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a4dc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a4de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d302      	bcc.n	800a4f0 <xQueueGenericSendFromISR+0xbc>
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	2b02      	cmp	r3, #2
 800a4ee:	d12f      	bne.n	800a550 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a4f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a4f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a4fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4fe:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a500:	683a      	ldr	r2, [r7, #0]
 800a502:	68b9      	ldr	r1, [r7, #8]
 800a504:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a506:	f000 f911 	bl	800a72c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a50a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a50e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a512:	d112      	bne.n	800a53a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d016      	beq.n	800a54a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a51c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a51e:	3324      	adds	r3, #36	; 0x24
 800a520:	4618      	mov	r0, r3
 800a522:	f000 fed1 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a526:	4603      	mov	r3, r0
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d00e      	beq.n	800a54a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d00b      	beq.n	800a54a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2201      	movs	r2, #1
 800a536:	601a      	str	r2, [r3, #0]
 800a538:	e007      	b.n	800a54a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a53a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a53e:	3301      	adds	r3, #1
 800a540:	b2db      	uxtb	r3, r3
 800a542:	b25a      	sxtb	r2, r3
 800a544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a546:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a54a:	2301      	movs	r3, #1
 800a54c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a54e:	e001      	b.n	800a554 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a550:	2300      	movs	r3, #0
 800a552:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a556:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a55e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a562:	4618      	mov	r0, r3
 800a564:	3740      	adds	r7, #64	; 0x40
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
	...

0800a56c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b08c      	sub	sp, #48	; 0x30
 800a570:	af00      	add	r7, sp, #0
 800a572:	60f8      	str	r0, [r7, #12]
 800a574:	60b9      	str	r1, [r7, #8]
 800a576:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a578:	2300      	movs	r3, #0
 800a57a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a582:	2b00      	cmp	r3, #0
 800a584:	d10a      	bne.n	800a59c <xQueueReceive+0x30>
	__asm volatile
 800a586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a58a:	f383 8811 	msr	BASEPRI, r3
 800a58e:	f3bf 8f6f 	isb	sy
 800a592:	f3bf 8f4f 	dsb	sy
 800a596:	623b      	str	r3, [r7, #32]
}
 800a598:	bf00      	nop
 800a59a:	e7fe      	b.n	800a59a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d103      	bne.n	800a5aa <xQueueReceive+0x3e>
 800a5a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d101      	bne.n	800a5ae <xQueueReceive+0x42>
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	e000      	b.n	800a5b0 <xQueueReceive+0x44>
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d10a      	bne.n	800a5ca <xQueueReceive+0x5e>
	__asm volatile
 800a5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5b8:	f383 8811 	msr	BASEPRI, r3
 800a5bc:	f3bf 8f6f 	isb	sy
 800a5c0:	f3bf 8f4f 	dsb	sy
 800a5c4:	61fb      	str	r3, [r7, #28]
}
 800a5c6:	bf00      	nop
 800a5c8:	e7fe      	b.n	800a5c8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a5ca:	f001 f83b 	bl	800b644 <xTaskGetSchedulerState>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d102      	bne.n	800a5da <xQueueReceive+0x6e>
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d101      	bne.n	800a5de <xQueueReceive+0x72>
 800a5da:	2301      	movs	r3, #1
 800a5dc:	e000      	b.n	800a5e0 <xQueueReceive+0x74>
 800a5de:	2300      	movs	r3, #0
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d10a      	bne.n	800a5fa <xQueueReceive+0x8e>
	__asm volatile
 800a5e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5e8:	f383 8811 	msr	BASEPRI, r3
 800a5ec:	f3bf 8f6f 	isb	sy
 800a5f0:	f3bf 8f4f 	dsb	sy
 800a5f4:	61bb      	str	r3, [r7, #24]
}
 800a5f6:	bf00      	nop
 800a5f8:	e7fe      	b.n	800a5f8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a5fa:	f001 fd7b 	bl	800c0f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a5fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a602:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a606:	2b00      	cmp	r3, #0
 800a608:	d01f      	beq.n	800a64a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a60a:	68b9      	ldr	r1, [r7, #8]
 800a60c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a60e:	f000 f8f7 	bl	800a800 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a614:	1e5a      	subs	r2, r3, #1
 800a616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a618:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a61a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a61c:	691b      	ldr	r3, [r3, #16]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d00f      	beq.n	800a642 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a624:	3310      	adds	r3, #16
 800a626:	4618      	mov	r0, r3
 800a628:	f000 fe4e 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a62c:	4603      	mov	r3, r0
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d007      	beq.n	800a642 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a632:	4b3d      	ldr	r3, [pc, #244]	; (800a728 <xQueueReceive+0x1bc>)
 800a634:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a638:	601a      	str	r2, [r3, #0]
 800a63a:	f3bf 8f4f 	dsb	sy
 800a63e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a642:	f001 fd87 	bl	800c154 <vPortExitCritical>
				return pdPASS;
 800a646:	2301      	movs	r3, #1
 800a648:	e069      	b.n	800a71e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d103      	bne.n	800a658 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a650:	f001 fd80 	bl	800c154 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a654:	2300      	movs	r3, #0
 800a656:	e062      	b.n	800a71e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d106      	bne.n	800a66c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a65e:	f107 0310 	add.w	r3, r7, #16
 800a662:	4618      	mov	r0, r3
 800a664:	f000 fe94 	bl	800b390 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a668:	2301      	movs	r3, #1
 800a66a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a66c:	f001 fd72 	bl	800c154 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a670:	f000 fc06 	bl	800ae80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a674:	f001 fd3e 	bl	800c0f4 <vPortEnterCritical>
 800a678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a67a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a67e:	b25b      	sxtb	r3, r3
 800a680:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a684:	d103      	bne.n	800a68e <xQueueReceive+0x122>
 800a686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a688:	2200      	movs	r2, #0
 800a68a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a68e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a690:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a694:	b25b      	sxtb	r3, r3
 800a696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a69a:	d103      	bne.n	800a6a4 <xQueueReceive+0x138>
 800a69c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a69e:	2200      	movs	r2, #0
 800a6a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a6a4:	f001 fd56 	bl	800c154 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a6a8:	1d3a      	adds	r2, r7, #4
 800a6aa:	f107 0310 	add.w	r3, r7, #16
 800a6ae:	4611      	mov	r1, r2
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	f000 fe83 	bl	800b3bc <xTaskCheckForTimeOut>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d123      	bne.n	800a704 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a6bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a6be:	f000 f917 	bl	800a8f0 <prvIsQueueEmpty>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d017      	beq.n	800a6f8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a6c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6ca:	3324      	adds	r3, #36	; 0x24
 800a6cc:	687a      	ldr	r2, [r7, #4]
 800a6ce:	4611      	mov	r1, r2
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f000 fda9 	bl	800b228 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a6d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a6d8:	f000 f8b8 	bl	800a84c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a6dc:	f000 fbde 	bl	800ae9c <xTaskResumeAll>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d189      	bne.n	800a5fa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a6e6:	4b10      	ldr	r3, [pc, #64]	; (800a728 <xQueueReceive+0x1bc>)
 800a6e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6ec:	601a      	str	r2, [r3, #0]
 800a6ee:	f3bf 8f4f 	dsb	sy
 800a6f2:	f3bf 8f6f 	isb	sy
 800a6f6:	e780      	b.n	800a5fa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a6f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a6fa:	f000 f8a7 	bl	800a84c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a6fe:	f000 fbcd 	bl	800ae9c <xTaskResumeAll>
 800a702:	e77a      	b.n	800a5fa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a704:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a706:	f000 f8a1 	bl	800a84c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a70a:	f000 fbc7 	bl	800ae9c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a70e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a710:	f000 f8ee 	bl	800a8f0 <prvIsQueueEmpty>
 800a714:	4603      	mov	r3, r0
 800a716:	2b00      	cmp	r3, #0
 800a718:	f43f af6f 	beq.w	800a5fa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a71c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3730      	adds	r7, #48	; 0x30
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	e000ed04 	.word	0xe000ed04

0800a72c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b086      	sub	sp, #24
 800a730:	af00      	add	r7, sp, #0
 800a732:	60f8      	str	r0, [r7, #12]
 800a734:	60b9      	str	r1, [r7, #8]
 800a736:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a738:	2300      	movs	r3, #0
 800a73a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a740:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a746:	2b00      	cmp	r3, #0
 800a748:	d10d      	bne.n	800a766 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d14d      	bne.n	800a7ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	689b      	ldr	r3, [r3, #8]
 800a756:	4618      	mov	r0, r3
 800a758:	f000 ff92 	bl	800b680 <xTaskPriorityDisinherit>
 800a75c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	2200      	movs	r2, #0
 800a762:	609a      	str	r2, [r3, #8]
 800a764:	e043      	b.n	800a7ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d119      	bne.n	800a7a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	6858      	ldr	r0, [r3, #4]
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a774:	461a      	mov	r2, r3
 800a776:	68b9      	ldr	r1, [r7, #8]
 800a778:	f003 f86b 	bl	800d852 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	685a      	ldr	r2, [r3, #4]
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a784:	441a      	add	r2, r3
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	685a      	ldr	r2, [r3, #4]
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	689b      	ldr	r3, [r3, #8]
 800a792:	429a      	cmp	r2, r3
 800a794:	d32b      	bcc.n	800a7ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681a      	ldr	r2, [r3, #0]
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	605a      	str	r2, [r3, #4]
 800a79e:	e026      	b.n	800a7ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	68d8      	ldr	r0, [r3, #12]
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7a8:	461a      	mov	r2, r3
 800a7aa:	68b9      	ldr	r1, [r7, #8]
 800a7ac:	f003 f851 	bl	800d852 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	68da      	ldr	r2, [r3, #12]
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7b8:	425b      	negs	r3, r3
 800a7ba:	441a      	add	r2, r3
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	68da      	ldr	r2, [r3, #12]
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d207      	bcs.n	800a7dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	689a      	ldr	r2, [r3, #8]
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7d4:	425b      	negs	r3, r3
 800a7d6:	441a      	add	r2, r3
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2b02      	cmp	r3, #2
 800a7e0:	d105      	bne.n	800a7ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a7e2:	693b      	ldr	r3, [r7, #16]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d002      	beq.n	800a7ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a7e8:	693b      	ldr	r3, [r7, #16]
 800a7ea:	3b01      	subs	r3, #1
 800a7ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a7ee:	693b      	ldr	r3, [r7, #16]
 800a7f0:	1c5a      	adds	r2, r3, #1
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a7f6:	697b      	ldr	r3, [r7, #20]
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3718      	adds	r7, #24
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}

0800a800 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b082      	sub	sp, #8
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
 800a808:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d018      	beq.n	800a844 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	68da      	ldr	r2, [r3, #12]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a81a:	441a      	add	r2, r3
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	68da      	ldr	r2, [r3, #12]
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	689b      	ldr	r3, [r3, #8]
 800a828:	429a      	cmp	r2, r3
 800a82a:	d303      	bcc.n	800a834 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681a      	ldr	r2, [r3, #0]
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	68d9      	ldr	r1, [r3, #12]
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a83c:	461a      	mov	r2, r3
 800a83e:	6838      	ldr	r0, [r7, #0]
 800a840:	f003 f807 	bl	800d852 <memcpy>
	}
}
 800a844:	bf00      	nop
 800a846:	3708      	adds	r7, #8
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}

0800a84c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b084      	sub	sp, #16
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a854:	f001 fc4e 	bl	800c0f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a85e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a860:	e011      	b.n	800a886 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a866:	2b00      	cmp	r3, #0
 800a868:	d012      	beq.n	800a890 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	3324      	adds	r3, #36	; 0x24
 800a86e:	4618      	mov	r0, r3
 800a870:	f000 fd2a 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a874:	4603      	mov	r3, r0
 800a876:	2b00      	cmp	r3, #0
 800a878:	d001      	beq.n	800a87e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a87a:	f000 fe01 	bl	800b480 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a87e:	7bfb      	ldrb	r3, [r7, #15]
 800a880:	3b01      	subs	r3, #1
 800a882:	b2db      	uxtb	r3, r3
 800a884:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	dce9      	bgt.n	800a862 <prvUnlockQueue+0x16>
 800a88e:	e000      	b.n	800a892 <prvUnlockQueue+0x46>
					break;
 800a890:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	22ff      	movs	r2, #255	; 0xff
 800a896:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a89a:	f001 fc5b 	bl	800c154 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a89e:	f001 fc29 	bl	800c0f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a8a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a8aa:	e011      	b.n	800a8d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	691b      	ldr	r3, [r3, #16]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d012      	beq.n	800a8da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	3310      	adds	r3, #16
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f000 fd05 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d001      	beq.n	800a8c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a8c4:	f000 fddc 	bl	800b480 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a8c8:	7bbb      	ldrb	r3, [r7, #14]
 800a8ca:	3b01      	subs	r3, #1
 800a8cc:	b2db      	uxtb	r3, r3
 800a8ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a8d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	dce9      	bgt.n	800a8ac <prvUnlockQueue+0x60>
 800a8d8:	e000      	b.n	800a8dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a8da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	22ff      	movs	r2, #255	; 0xff
 800a8e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a8e4:	f001 fc36 	bl	800c154 <vPortExitCritical>
}
 800a8e8:	bf00      	nop
 800a8ea:	3710      	adds	r7, #16
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd80      	pop	{r7, pc}

0800a8f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b084      	sub	sp, #16
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a8f8:	f001 fbfc 	bl	800c0f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a900:	2b00      	cmp	r3, #0
 800a902:	d102      	bne.n	800a90a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a904:	2301      	movs	r3, #1
 800a906:	60fb      	str	r3, [r7, #12]
 800a908:	e001      	b.n	800a90e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a90a:	2300      	movs	r3, #0
 800a90c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a90e:	f001 fc21 	bl	800c154 <vPortExitCritical>

	return xReturn;
 800a912:	68fb      	ldr	r3, [r7, #12]
}
 800a914:	4618      	mov	r0, r3
 800a916:	3710      	adds	r7, #16
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b084      	sub	sp, #16
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a924:	f001 fbe6 	bl	800c0f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a930:	429a      	cmp	r2, r3
 800a932:	d102      	bne.n	800a93a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a934:	2301      	movs	r3, #1
 800a936:	60fb      	str	r3, [r7, #12]
 800a938:	e001      	b.n	800a93e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a93a:	2300      	movs	r3, #0
 800a93c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a93e:	f001 fc09 	bl	800c154 <vPortExitCritical>

	return xReturn;
 800a942:	68fb      	ldr	r3, [r7, #12]
}
 800a944:	4618      	mov	r0, r3
 800a946:	3710      	adds	r7, #16
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}

0800a94c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a94c:	b480      	push	{r7}
 800a94e:	b085      	sub	sp, #20
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a956:	2300      	movs	r3, #0
 800a958:	60fb      	str	r3, [r7, #12]
 800a95a:	e014      	b.n	800a986 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a95c:	4a0f      	ldr	r2, [pc, #60]	; (800a99c <vQueueAddToRegistry+0x50>)
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d10b      	bne.n	800a980 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a968:	490c      	ldr	r1, [pc, #48]	; (800a99c <vQueueAddToRegistry+0x50>)
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	683a      	ldr	r2, [r7, #0]
 800a96e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a972:	4a0a      	ldr	r2, [pc, #40]	; (800a99c <vQueueAddToRegistry+0x50>)
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	00db      	lsls	r3, r3, #3
 800a978:	4413      	add	r3, r2
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a97e:	e006      	b.n	800a98e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	3301      	adds	r3, #1
 800a984:	60fb      	str	r3, [r7, #12]
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	2b07      	cmp	r3, #7
 800a98a:	d9e7      	bls.n	800a95c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a98c:	bf00      	nop
 800a98e:	bf00      	nop
 800a990:	3714      	adds	r7, #20
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr
 800a99a:	bf00      	nop
 800a99c:	24001270 	.word	0x24001270

0800a9a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b086      	sub	sp, #24
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	60f8      	str	r0, [r7, #12]
 800a9a8:	60b9      	str	r1, [r7, #8]
 800a9aa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a9b0:	f001 fba0 	bl	800c0f4 <vPortEnterCritical>
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a9ba:	b25b      	sxtb	r3, r3
 800a9bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9c0:	d103      	bne.n	800a9ca <vQueueWaitForMessageRestricted+0x2a>
 800a9c2:	697b      	ldr	r3, [r7, #20]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a9d0:	b25b      	sxtb	r3, r3
 800a9d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9d6:	d103      	bne.n	800a9e0 <vQueueWaitForMessageRestricted+0x40>
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a9e0:	f001 fbb8 	bl	800c154 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a9e4:	697b      	ldr	r3, [r7, #20]
 800a9e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d106      	bne.n	800a9fa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a9ec:	697b      	ldr	r3, [r7, #20]
 800a9ee:	3324      	adds	r3, #36	; 0x24
 800a9f0:	687a      	ldr	r2, [r7, #4]
 800a9f2:	68b9      	ldr	r1, [r7, #8]
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	f000 fc3b 	bl	800b270 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a9fa:	6978      	ldr	r0, [r7, #20]
 800a9fc:	f7ff ff26 	bl	800a84c <prvUnlockQueue>
	}
 800aa00:	bf00      	nop
 800aa02:	3718      	adds	r7, #24
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bd80      	pop	{r7, pc}

0800aa08 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b08e      	sub	sp, #56	; 0x38
 800aa0c:	af04      	add	r7, sp, #16
 800aa0e:	60f8      	str	r0, [r7, #12]
 800aa10:	60b9      	str	r1, [r7, #8]
 800aa12:	607a      	str	r2, [r7, #4]
 800aa14:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aa16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d10a      	bne.n	800aa32 <xTaskCreateStatic+0x2a>
	__asm volatile
 800aa1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa20:	f383 8811 	msr	BASEPRI, r3
 800aa24:	f3bf 8f6f 	isb	sy
 800aa28:	f3bf 8f4f 	dsb	sy
 800aa2c:	623b      	str	r3, [r7, #32]
}
 800aa2e:	bf00      	nop
 800aa30:	e7fe      	b.n	800aa30 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800aa32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d10a      	bne.n	800aa4e <xTaskCreateStatic+0x46>
	__asm volatile
 800aa38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa3c:	f383 8811 	msr	BASEPRI, r3
 800aa40:	f3bf 8f6f 	isb	sy
 800aa44:	f3bf 8f4f 	dsb	sy
 800aa48:	61fb      	str	r3, [r7, #28]
}
 800aa4a:	bf00      	nop
 800aa4c:	e7fe      	b.n	800aa4c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800aa4e:	235c      	movs	r3, #92	; 0x5c
 800aa50:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	2b5c      	cmp	r3, #92	; 0x5c
 800aa56:	d00a      	beq.n	800aa6e <xTaskCreateStatic+0x66>
	__asm volatile
 800aa58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa5c:	f383 8811 	msr	BASEPRI, r3
 800aa60:	f3bf 8f6f 	isb	sy
 800aa64:	f3bf 8f4f 	dsb	sy
 800aa68:	61bb      	str	r3, [r7, #24]
}
 800aa6a:	bf00      	nop
 800aa6c:	e7fe      	b.n	800aa6c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800aa6e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800aa70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d01e      	beq.n	800aab4 <xTaskCreateStatic+0xac>
 800aa76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d01b      	beq.n	800aab4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aa7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa7e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800aa80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa84:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800aa86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa88:	2202      	movs	r2, #2
 800aa8a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aa8e:	2300      	movs	r3, #0
 800aa90:	9303      	str	r3, [sp, #12]
 800aa92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa94:	9302      	str	r3, [sp, #8]
 800aa96:	f107 0314 	add.w	r3, r7, #20
 800aa9a:	9301      	str	r3, [sp, #4]
 800aa9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa9e:	9300      	str	r3, [sp, #0]
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	687a      	ldr	r2, [r7, #4]
 800aaa4:	68b9      	ldr	r1, [r7, #8]
 800aaa6:	68f8      	ldr	r0, [r7, #12]
 800aaa8:	f000 f850 	bl	800ab4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aaac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aaae:	f000 f8dd 	bl	800ac6c <prvAddNewTaskToReadyList>
 800aab2:	e001      	b.n	800aab8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800aab4:	2300      	movs	r3, #0
 800aab6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aab8:	697b      	ldr	r3, [r7, #20]
	}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3728      	adds	r7, #40	; 0x28
 800aabe:	46bd      	mov	sp, r7
 800aac0:	bd80      	pop	{r7, pc}

0800aac2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aac2:	b580      	push	{r7, lr}
 800aac4:	b08c      	sub	sp, #48	; 0x30
 800aac6:	af04      	add	r7, sp, #16
 800aac8:	60f8      	str	r0, [r7, #12]
 800aaca:	60b9      	str	r1, [r7, #8]
 800aacc:	603b      	str	r3, [r7, #0]
 800aace:	4613      	mov	r3, r2
 800aad0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800aad2:	88fb      	ldrh	r3, [r7, #6]
 800aad4:	009b      	lsls	r3, r3, #2
 800aad6:	4618      	mov	r0, r3
 800aad8:	f001 fc2e 	bl	800c338 <pvPortMalloc>
 800aadc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d00e      	beq.n	800ab02 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aae4:	205c      	movs	r0, #92	; 0x5c
 800aae6:	f001 fc27 	bl	800c338 <pvPortMalloc>
 800aaea:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aaec:	69fb      	ldr	r3, [r7, #28]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d003      	beq.n	800aafa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aaf2:	69fb      	ldr	r3, [r7, #28]
 800aaf4:	697a      	ldr	r2, [r7, #20]
 800aaf6:	631a      	str	r2, [r3, #48]	; 0x30
 800aaf8:	e005      	b.n	800ab06 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aafa:	6978      	ldr	r0, [r7, #20]
 800aafc:	f001 fce8 	bl	800c4d0 <vPortFree>
 800ab00:	e001      	b.n	800ab06 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ab02:	2300      	movs	r3, #0
 800ab04:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ab06:	69fb      	ldr	r3, [r7, #28]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d017      	beq.n	800ab3c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ab0c:	69fb      	ldr	r3, [r7, #28]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ab14:	88fa      	ldrh	r2, [r7, #6]
 800ab16:	2300      	movs	r3, #0
 800ab18:	9303      	str	r3, [sp, #12]
 800ab1a:	69fb      	ldr	r3, [r7, #28]
 800ab1c:	9302      	str	r3, [sp, #8]
 800ab1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab20:	9301      	str	r3, [sp, #4]
 800ab22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab24:	9300      	str	r3, [sp, #0]
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	68b9      	ldr	r1, [r7, #8]
 800ab2a:	68f8      	ldr	r0, [r7, #12]
 800ab2c:	f000 f80e 	bl	800ab4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ab30:	69f8      	ldr	r0, [r7, #28]
 800ab32:	f000 f89b 	bl	800ac6c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ab36:	2301      	movs	r3, #1
 800ab38:	61bb      	str	r3, [r7, #24]
 800ab3a:	e002      	b.n	800ab42 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ab3c:	f04f 33ff 	mov.w	r3, #4294967295
 800ab40:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ab42:	69bb      	ldr	r3, [r7, #24]
	}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3720      	adds	r7, #32
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}

0800ab4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b088      	sub	sp, #32
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	60f8      	str	r0, [r7, #12]
 800ab54:	60b9      	str	r1, [r7, #8]
 800ab56:	607a      	str	r2, [r7, #4]
 800ab58:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ab5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab5c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	009b      	lsls	r3, r3, #2
 800ab62:	461a      	mov	r2, r3
 800ab64:	21a5      	movs	r1, #165	; 0xa5
 800ab66:	f002 fdf4 	bl	800d752 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ab6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ab6e:	6879      	ldr	r1, [r7, #4]
 800ab70:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800ab74:	440b      	add	r3, r1
 800ab76:	009b      	lsls	r3, r3, #2
 800ab78:	4413      	add	r3, r2
 800ab7a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ab7c:	69bb      	ldr	r3, [r7, #24]
 800ab7e:	f023 0307 	bic.w	r3, r3, #7
 800ab82:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ab84:	69bb      	ldr	r3, [r7, #24]
 800ab86:	f003 0307 	and.w	r3, r3, #7
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d00a      	beq.n	800aba4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800ab8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab92:	f383 8811 	msr	BASEPRI, r3
 800ab96:	f3bf 8f6f 	isb	sy
 800ab9a:	f3bf 8f4f 	dsb	sy
 800ab9e:	617b      	str	r3, [r7, #20]
}
 800aba0:	bf00      	nop
 800aba2:	e7fe      	b.n	800aba2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d01f      	beq.n	800abea <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800abaa:	2300      	movs	r3, #0
 800abac:	61fb      	str	r3, [r7, #28]
 800abae:	e012      	b.n	800abd6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800abb0:	68ba      	ldr	r2, [r7, #8]
 800abb2:	69fb      	ldr	r3, [r7, #28]
 800abb4:	4413      	add	r3, r2
 800abb6:	7819      	ldrb	r1, [r3, #0]
 800abb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abba:	69fb      	ldr	r3, [r7, #28]
 800abbc:	4413      	add	r3, r2
 800abbe:	3334      	adds	r3, #52	; 0x34
 800abc0:	460a      	mov	r2, r1
 800abc2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800abc4:	68ba      	ldr	r2, [r7, #8]
 800abc6:	69fb      	ldr	r3, [r7, #28]
 800abc8:	4413      	add	r3, r2
 800abca:	781b      	ldrb	r3, [r3, #0]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d006      	beq.n	800abde <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800abd0:	69fb      	ldr	r3, [r7, #28]
 800abd2:	3301      	adds	r3, #1
 800abd4:	61fb      	str	r3, [r7, #28]
 800abd6:	69fb      	ldr	r3, [r7, #28]
 800abd8:	2b0f      	cmp	r3, #15
 800abda:	d9e9      	bls.n	800abb0 <prvInitialiseNewTask+0x64>
 800abdc:	e000      	b.n	800abe0 <prvInitialiseNewTask+0x94>
			{
				break;
 800abde:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800abe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abe2:	2200      	movs	r2, #0
 800abe4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800abe8:	e003      	b.n	800abf2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800abea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abec:	2200      	movs	r2, #0
 800abee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800abf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abf4:	2b37      	cmp	r3, #55	; 0x37
 800abf6:	d901      	bls.n	800abfc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800abf8:	2337      	movs	r3, #55	; 0x37
 800abfa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800abfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac00:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ac02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac06:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ac08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ac0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac10:	3304      	adds	r3, #4
 800ac12:	4618      	mov	r0, r3
 800ac14:	f7ff f978 	bl	8009f08 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ac18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac1a:	3318      	adds	r3, #24
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f7ff f973 	bl	8009f08 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ac22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac26:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac2a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ac2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac30:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ac32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac36:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ac38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ac3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac40:	2200      	movs	r2, #0
 800ac42:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ac46:	683a      	ldr	r2, [r7, #0]
 800ac48:	68f9      	ldr	r1, [r7, #12]
 800ac4a:	69b8      	ldr	r0, [r7, #24]
 800ac4c:	f001 f928 	bl	800bea0 <pxPortInitialiseStack>
 800ac50:	4602      	mov	r2, r0
 800ac52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac54:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ac56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d002      	beq.n	800ac62 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ac5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac62:	bf00      	nop
 800ac64:	3720      	adds	r7, #32
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
	...

0800ac6c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b082      	sub	sp, #8
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ac74:	f001 fa3e 	bl	800c0f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ac78:	4b2d      	ldr	r3, [pc, #180]	; (800ad30 <prvAddNewTaskToReadyList+0xc4>)
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	3301      	adds	r3, #1
 800ac7e:	4a2c      	ldr	r2, [pc, #176]	; (800ad30 <prvAddNewTaskToReadyList+0xc4>)
 800ac80:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ac82:	4b2c      	ldr	r3, [pc, #176]	; (800ad34 <prvAddNewTaskToReadyList+0xc8>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d109      	bne.n	800ac9e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ac8a:	4a2a      	ldr	r2, [pc, #168]	; (800ad34 <prvAddNewTaskToReadyList+0xc8>)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ac90:	4b27      	ldr	r3, [pc, #156]	; (800ad30 <prvAddNewTaskToReadyList+0xc4>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d110      	bne.n	800acba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ac98:	f000 fc16 	bl	800b4c8 <prvInitialiseTaskLists>
 800ac9c:	e00d      	b.n	800acba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ac9e:	4b26      	ldr	r3, [pc, #152]	; (800ad38 <prvAddNewTaskToReadyList+0xcc>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d109      	bne.n	800acba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800aca6:	4b23      	ldr	r3, [pc, #140]	; (800ad34 <prvAddNewTaskToReadyList+0xc8>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acb0:	429a      	cmp	r2, r3
 800acb2:	d802      	bhi.n	800acba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800acb4:	4a1f      	ldr	r2, [pc, #124]	; (800ad34 <prvAddNewTaskToReadyList+0xc8>)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800acba:	4b20      	ldr	r3, [pc, #128]	; (800ad3c <prvAddNewTaskToReadyList+0xd0>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	3301      	adds	r3, #1
 800acc0:	4a1e      	ldr	r2, [pc, #120]	; (800ad3c <prvAddNewTaskToReadyList+0xd0>)
 800acc2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800acc4:	4b1d      	ldr	r3, [pc, #116]	; (800ad3c <prvAddNewTaskToReadyList+0xd0>)
 800acc6:	681a      	ldr	r2, [r3, #0]
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acd0:	4b1b      	ldr	r3, [pc, #108]	; (800ad40 <prvAddNewTaskToReadyList+0xd4>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	429a      	cmp	r2, r3
 800acd6:	d903      	bls.n	800ace0 <prvAddNewTaskToReadyList+0x74>
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acdc:	4a18      	ldr	r2, [pc, #96]	; (800ad40 <prvAddNewTaskToReadyList+0xd4>)
 800acde:	6013      	str	r3, [r2, #0]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ace4:	4613      	mov	r3, r2
 800ace6:	009b      	lsls	r3, r3, #2
 800ace8:	4413      	add	r3, r2
 800acea:	009b      	lsls	r3, r3, #2
 800acec:	4a15      	ldr	r2, [pc, #84]	; (800ad44 <prvAddNewTaskToReadyList+0xd8>)
 800acee:	441a      	add	r2, r3
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	3304      	adds	r3, #4
 800acf4:	4619      	mov	r1, r3
 800acf6:	4610      	mov	r0, r2
 800acf8:	f7ff f913 	bl	8009f22 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800acfc:	f001 fa2a 	bl	800c154 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ad00:	4b0d      	ldr	r3, [pc, #52]	; (800ad38 <prvAddNewTaskToReadyList+0xcc>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d00e      	beq.n	800ad26 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ad08:	4b0a      	ldr	r3, [pc, #40]	; (800ad34 <prvAddNewTaskToReadyList+0xc8>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad12:	429a      	cmp	r2, r3
 800ad14:	d207      	bcs.n	800ad26 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ad16:	4b0c      	ldr	r3, [pc, #48]	; (800ad48 <prvAddNewTaskToReadyList+0xdc>)
 800ad18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad1c:	601a      	str	r2, [r3, #0]
 800ad1e:	f3bf 8f4f 	dsb	sy
 800ad22:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ad26:	bf00      	nop
 800ad28:	3708      	adds	r7, #8
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	bd80      	pop	{r7, pc}
 800ad2e:	bf00      	nop
 800ad30:	24001784 	.word	0x24001784
 800ad34:	240012b0 	.word	0x240012b0
 800ad38:	24001790 	.word	0x24001790
 800ad3c:	240017a0 	.word	0x240017a0
 800ad40:	2400178c 	.word	0x2400178c
 800ad44:	240012b4 	.word	0x240012b4
 800ad48:	e000ed04 	.word	0xe000ed04

0800ad4c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b084      	sub	sp, #16
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ad54:	2300      	movs	r3, #0
 800ad56:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d017      	beq.n	800ad8e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ad5e:	4b13      	ldr	r3, [pc, #76]	; (800adac <vTaskDelay+0x60>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d00a      	beq.n	800ad7c <vTaskDelay+0x30>
	__asm volatile
 800ad66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad6a:	f383 8811 	msr	BASEPRI, r3
 800ad6e:	f3bf 8f6f 	isb	sy
 800ad72:	f3bf 8f4f 	dsb	sy
 800ad76:	60bb      	str	r3, [r7, #8]
}
 800ad78:	bf00      	nop
 800ad7a:	e7fe      	b.n	800ad7a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ad7c:	f000 f880 	bl	800ae80 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ad80:	2100      	movs	r1, #0
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f000 fcea 	bl	800b75c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ad88:	f000 f888 	bl	800ae9c <xTaskResumeAll>
 800ad8c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d107      	bne.n	800ada4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ad94:	4b06      	ldr	r3, [pc, #24]	; (800adb0 <vTaskDelay+0x64>)
 800ad96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad9a:	601a      	str	r2, [r3, #0]
 800ad9c:	f3bf 8f4f 	dsb	sy
 800ada0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ada4:	bf00      	nop
 800ada6:	3710      	adds	r7, #16
 800ada8:	46bd      	mov	sp, r7
 800adaa:	bd80      	pop	{r7, pc}
 800adac:	240017ac 	.word	0x240017ac
 800adb0:	e000ed04 	.word	0xe000ed04

0800adb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b08a      	sub	sp, #40	; 0x28
 800adb8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800adba:	2300      	movs	r3, #0
 800adbc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800adbe:	2300      	movs	r3, #0
 800adc0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800adc2:	463a      	mov	r2, r7
 800adc4:	1d39      	adds	r1, r7, #4
 800adc6:	f107 0308 	add.w	r3, r7, #8
 800adca:	4618      	mov	r0, r3
 800adcc:	f7ff f848 	bl	8009e60 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800add0:	6839      	ldr	r1, [r7, #0]
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	68ba      	ldr	r2, [r7, #8]
 800add6:	9202      	str	r2, [sp, #8]
 800add8:	9301      	str	r3, [sp, #4]
 800adda:	2300      	movs	r3, #0
 800addc:	9300      	str	r3, [sp, #0]
 800adde:	2300      	movs	r3, #0
 800ade0:	460a      	mov	r2, r1
 800ade2:	4921      	ldr	r1, [pc, #132]	; (800ae68 <vTaskStartScheduler+0xb4>)
 800ade4:	4821      	ldr	r0, [pc, #132]	; (800ae6c <vTaskStartScheduler+0xb8>)
 800ade6:	f7ff fe0f 	bl	800aa08 <xTaskCreateStatic>
 800adea:	4603      	mov	r3, r0
 800adec:	4a20      	ldr	r2, [pc, #128]	; (800ae70 <vTaskStartScheduler+0xbc>)
 800adee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800adf0:	4b1f      	ldr	r3, [pc, #124]	; (800ae70 <vTaskStartScheduler+0xbc>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d002      	beq.n	800adfe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800adf8:	2301      	movs	r3, #1
 800adfa:	617b      	str	r3, [r7, #20]
 800adfc:	e001      	b.n	800ae02 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800adfe:	2300      	movs	r3, #0
 800ae00:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	d102      	bne.n	800ae0e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ae08:	f000 fcfc 	bl	800b804 <xTimerCreateTimerTask>
 800ae0c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ae0e:	697b      	ldr	r3, [r7, #20]
 800ae10:	2b01      	cmp	r3, #1
 800ae12:	d116      	bne.n	800ae42 <vTaskStartScheduler+0x8e>
	__asm volatile
 800ae14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae18:	f383 8811 	msr	BASEPRI, r3
 800ae1c:	f3bf 8f6f 	isb	sy
 800ae20:	f3bf 8f4f 	dsb	sy
 800ae24:	613b      	str	r3, [r7, #16]
}
 800ae26:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ae28:	4b12      	ldr	r3, [pc, #72]	; (800ae74 <vTaskStartScheduler+0xc0>)
 800ae2a:	f04f 32ff 	mov.w	r2, #4294967295
 800ae2e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ae30:	4b11      	ldr	r3, [pc, #68]	; (800ae78 <vTaskStartScheduler+0xc4>)
 800ae32:	2201      	movs	r2, #1
 800ae34:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ae36:	4b11      	ldr	r3, [pc, #68]	; (800ae7c <vTaskStartScheduler+0xc8>)
 800ae38:	2200      	movs	r2, #0
 800ae3a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ae3c:	f001 f8b8 	bl	800bfb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ae40:	e00e      	b.n	800ae60 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae48:	d10a      	bne.n	800ae60 <vTaskStartScheduler+0xac>
	__asm volatile
 800ae4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae4e:	f383 8811 	msr	BASEPRI, r3
 800ae52:	f3bf 8f6f 	isb	sy
 800ae56:	f3bf 8f4f 	dsb	sy
 800ae5a:	60fb      	str	r3, [r7, #12]
}
 800ae5c:	bf00      	nop
 800ae5e:	e7fe      	b.n	800ae5e <vTaskStartScheduler+0xaa>
}
 800ae60:	bf00      	nop
 800ae62:	3718      	adds	r7, #24
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}
 800ae68:	0800f5e0 	.word	0x0800f5e0
 800ae6c:	0800b499 	.word	0x0800b499
 800ae70:	240017a8 	.word	0x240017a8
 800ae74:	240017a4 	.word	0x240017a4
 800ae78:	24001790 	.word	0x24001790
 800ae7c:	24001788 	.word	0x24001788

0800ae80 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ae80:	b480      	push	{r7}
 800ae82:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ae84:	4b04      	ldr	r3, [pc, #16]	; (800ae98 <vTaskSuspendAll+0x18>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	3301      	adds	r3, #1
 800ae8a:	4a03      	ldr	r2, [pc, #12]	; (800ae98 <vTaskSuspendAll+0x18>)
 800ae8c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ae8e:	bf00      	nop
 800ae90:	46bd      	mov	sp, r7
 800ae92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae96:	4770      	bx	lr
 800ae98:	240017ac 	.word	0x240017ac

0800ae9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b084      	sub	sp, #16
 800aea0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800aea2:	2300      	movs	r3, #0
 800aea4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800aea6:	2300      	movs	r3, #0
 800aea8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800aeaa:	4b42      	ldr	r3, [pc, #264]	; (800afb4 <xTaskResumeAll+0x118>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d10a      	bne.n	800aec8 <xTaskResumeAll+0x2c>
	__asm volatile
 800aeb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb6:	f383 8811 	msr	BASEPRI, r3
 800aeba:	f3bf 8f6f 	isb	sy
 800aebe:	f3bf 8f4f 	dsb	sy
 800aec2:	603b      	str	r3, [r7, #0]
}
 800aec4:	bf00      	nop
 800aec6:	e7fe      	b.n	800aec6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aec8:	f001 f914 	bl	800c0f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aecc:	4b39      	ldr	r3, [pc, #228]	; (800afb4 <xTaskResumeAll+0x118>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	3b01      	subs	r3, #1
 800aed2:	4a38      	ldr	r2, [pc, #224]	; (800afb4 <xTaskResumeAll+0x118>)
 800aed4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aed6:	4b37      	ldr	r3, [pc, #220]	; (800afb4 <xTaskResumeAll+0x118>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d162      	bne.n	800afa4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800aede:	4b36      	ldr	r3, [pc, #216]	; (800afb8 <xTaskResumeAll+0x11c>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d05e      	beq.n	800afa4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aee6:	e02f      	b.n	800af48 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aee8:	4b34      	ldr	r3, [pc, #208]	; (800afbc <xTaskResumeAll+0x120>)
 800aeea:	68db      	ldr	r3, [r3, #12]
 800aeec:	68db      	ldr	r3, [r3, #12]
 800aeee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	3318      	adds	r3, #24
 800aef4:	4618      	mov	r0, r3
 800aef6:	f7ff f871 	bl	8009fdc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	3304      	adds	r3, #4
 800aefe:	4618      	mov	r0, r3
 800af00:	f7ff f86c 	bl	8009fdc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af08:	4b2d      	ldr	r3, [pc, #180]	; (800afc0 <xTaskResumeAll+0x124>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	429a      	cmp	r2, r3
 800af0e:	d903      	bls.n	800af18 <xTaskResumeAll+0x7c>
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af14:	4a2a      	ldr	r2, [pc, #168]	; (800afc0 <xTaskResumeAll+0x124>)
 800af16:	6013      	str	r3, [r2, #0]
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af1c:	4613      	mov	r3, r2
 800af1e:	009b      	lsls	r3, r3, #2
 800af20:	4413      	add	r3, r2
 800af22:	009b      	lsls	r3, r3, #2
 800af24:	4a27      	ldr	r2, [pc, #156]	; (800afc4 <xTaskResumeAll+0x128>)
 800af26:	441a      	add	r2, r3
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	3304      	adds	r3, #4
 800af2c:	4619      	mov	r1, r3
 800af2e:	4610      	mov	r0, r2
 800af30:	f7fe fff7 	bl	8009f22 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af38:	4b23      	ldr	r3, [pc, #140]	; (800afc8 <xTaskResumeAll+0x12c>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af3e:	429a      	cmp	r2, r3
 800af40:	d302      	bcc.n	800af48 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800af42:	4b22      	ldr	r3, [pc, #136]	; (800afcc <xTaskResumeAll+0x130>)
 800af44:	2201      	movs	r2, #1
 800af46:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800af48:	4b1c      	ldr	r3, [pc, #112]	; (800afbc <xTaskResumeAll+0x120>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d1cb      	bne.n	800aee8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d001      	beq.n	800af5a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800af56:	f000 fb55 	bl	800b604 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800af5a:	4b1d      	ldr	r3, [pc, #116]	; (800afd0 <xTaskResumeAll+0x134>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d010      	beq.n	800af88 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800af66:	f000 f847 	bl	800aff8 <xTaskIncrementTick>
 800af6a:	4603      	mov	r3, r0
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d002      	beq.n	800af76 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800af70:	4b16      	ldr	r3, [pc, #88]	; (800afcc <xTaskResumeAll+0x130>)
 800af72:	2201      	movs	r2, #1
 800af74:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	3b01      	subs	r3, #1
 800af7a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d1f1      	bne.n	800af66 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800af82:	4b13      	ldr	r3, [pc, #76]	; (800afd0 <xTaskResumeAll+0x134>)
 800af84:	2200      	movs	r2, #0
 800af86:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800af88:	4b10      	ldr	r3, [pc, #64]	; (800afcc <xTaskResumeAll+0x130>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d009      	beq.n	800afa4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800af90:	2301      	movs	r3, #1
 800af92:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800af94:	4b0f      	ldr	r3, [pc, #60]	; (800afd4 <xTaskResumeAll+0x138>)
 800af96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af9a:	601a      	str	r2, [r3, #0]
 800af9c:	f3bf 8f4f 	dsb	sy
 800afa0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800afa4:	f001 f8d6 	bl	800c154 <vPortExitCritical>

	return xAlreadyYielded;
 800afa8:	68bb      	ldr	r3, [r7, #8]
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3710      	adds	r7, #16
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
 800afb2:	bf00      	nop
 800afb4:	240017ac 	.word	0x240017ac
 800afb8:	24001784 	.word	0x24001784
 800afbc:	24001744 	.word	0x24001744
 800afc0:	2400178c 	.word	0x2400178c
 800afc4:	240012b4 	.word	0x240012b4
 800afc8:	240012b0 	.word	0x240012b0
 800afcc:	24001798 	.word	0x24001798
 800afd0:	24001794 	.word	0x24001794
 800afd4:	e000ed04 	.word	0xe000ed04

0800afd8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800afd8:	b480      	push	{r7}
 800afda:	b083      	sub	sp, #12
 800afdc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800afde:	4b05      	ldr	r3, [pc, #20]	; (800aff4 <xTaskGetTickCount+0x1c>)
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800afe4:	687b      	ldr	r3, [r7, #4]
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	370c      	adds	r7, #12
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr
 800aff2:	bf00      	nop
 800aff4:	24001788 	.word	0x24001788

0800aff8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b086      	sub	sp, #24
 800affc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800affe:	2300      	movs	r3, #0
 800b000:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b002:	4b4f      	ldr	r3, [pc, #316]	; (800b140 <xTaskIncrementTick+0x148>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	2b00      	cmp	r3, #0
 800b008:	f040 808f 	bne.w	800b12a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b00c:	4b4d      	ldr	r3, [pc, #308]	; (800b144 <xTaskIncrementTick+0x14c>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	3301      	adds	r3, #1
 800b012:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b014:	4a4b      	ldr	r2, [pc, #300]	; (800b144 <xTaskIncrementTick+0x14c>)
 800b016:	693b      	ldr	r3, [r7, #16]
 800b018:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b01a:	693b      	ldr	r3, [r7, #16]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d120      	bne.n	800b062 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b020:	4b49      	ldr	r3, [pc, #292]	; (800b148 <xTaskIncrementTick+0x150>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d00a      	beq.n	800b040 <xTaskIncrementTick+0x48>
	__asm volatile
 800b02a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b02e:	f383 8811 	msr	BASEPRI, r3
 800b032:	f3bf 8f6f 	isb	sy
 800b036:	f3bf 8f4f 	dsb	sy
 800b03a:	603b      	str	r3, [r7, #0]
}
 800b03c:	bf00      	nop
 800b03e:	e7fe      	b.n	800b03e <xTaskIncrementTick+0x46>
 800b040:	4b41      	ldr	r3, [pc, #260]	; (800b148 <xTaskIncrementTick+0x150>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	60fb      	str	r3, [r7, #12]
 800b046:	4b41      	ldr	r3, [pc, #260]	; (800b14c <xTaskIncrementTick+0x154>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	4a3f      	ldr	r2, [pc, #252]	; (800b148 <xTaskIncrementTick+0x150>)
 800b04c:	6013      	str	r3, [r2, #0]
 800b04e:	4a3f      	ldr	r2, [pc, #252]	; (800b14c <xTaskIncrementTick+0x154>)
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	6013      	str	r3, [r2, #0]
 800b054:	4b3e      	ldr	r3, [pc, #248]	; (800b150 <xTaskIncrementTick+0x158>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	3301      	adds	r3, #1
 800b05a:	4a3d      	ldr	r2, [pc, #244]	; (800b150 <xTaskIncrementTick+0x158>)
 800b05c:	6013      	str	r3, [r2, #0]
 800b05e:	f000 fad1 	bl	800b604 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b062:	4b3c      	ldr	r3, [pc, #240]	; (800b154 <xTaskIncrementTick+0x15c>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	693a      	ldr	r2, [r7, #16]
 800b068:	429a      	cmp	r2, r3
 800b06a:	d349      	bcc.n	800b100 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b06c:	4b36      	ldr	r3, [pc, #216]	; (800b148 <xTaskIncrementTick+0x150>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d104      	bne.n	800b080 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b076:	4b37      	ldr	r3, [pc, #220]	; (800b154 <xTaskIncrementTick+0x15c>)
 800b078:	f04f 32ff 	mov.w	r2, #4294967295
 800b07c:	601a      	str	r2, [r3, #0]
					break;
 800b07e:	e03f      	b.n	800b100 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b080:	4b31      	ldr	r3, [pc, #196]	; (800b148 <xTaskIncrementTick+0x150>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	68db      	ldr	r3, [r3, #12]
 800b086:	68db      	ldr	r3, [r3, #12]
 800b088:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	685b      	ldr	r3, [r3, #4]
 800b08e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b090:	693a      	ldr	r2, [r7, #16]
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	429a      	cmp	r2, r3
 800b096:	d203      	bcs.n	800b0a0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b098:	4a2e      	ldr	r2, [pc, #184]	; (800b154 <xTaskIncrementTick+0x15c>)
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b09e:	e02f      	b.n	800b100 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	3304      	adds	r3, #4
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	f7fe ff99 	bl	8009fdc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d004      	beq.n	800b0bc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	3318      	adds	r3, #24
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f7fe ff90 	bl	8009fdc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0c0:	4b25      	ldr	r3, [pc, #148]	; (800b158 <xTaskIncrementTick+0x160>)
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	429a      	cmp	r2, r3
 800b0c6:	d903      	bls.n	800b0d0 <xTaskIncrementTick+0xd8>
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0cc:	4a22      	ldr	r2, [pc, #136]	; (800b158 <xTaskIncrementTick+0x160>)
 800b0ce:	6013      	str	r3, [r2, #0]
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0d4:	4613      	mov	r3, r2
 800b0d6:	009b      	lsls	r3, r3, #2
 800b0d8:	4413      	add	r3, r2
 800b0da:	009b      	lsls	r3, r3, #2
 800b0dc:	4a1f      	ldr	r2, [pc, #124]	; (800b15c <xTaskIncrementTick+0x164>)
 800b0de:	441a      	add	r2, r3
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	3304      	adds	r3, #4
 800b0e4:	4619      	mov	r1, r3
 800b0e6:	4610      	mov	r0, r2
 800b0e8:	f7fe ff1b 	bl	8009f22 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0f0:	4b1b      	ldr	r3, [pc, #108]	; (800b160 <xTaskIncrementTick+0x168>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0f6:	429a      	cmp	r2, r3
 800b0f8:	d3b8      	bcc.n	800b06c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b0fe:	e7b5      	b.n	800b06c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b100:	4b17      	ldr	r3, [pc, #92]	; (800b160 <xTaskIncrementTick+0x168>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b106:	4915      	ldr	r1, [pc, #84]	; (800b15c <xTaskIncrementTick+0x164>)
 800b108:	4613      	mov	r3, r2
 800b10a:	009b      	lsls	r3, r3, #2
 800b10c:	4413      	add	r3, r2
 800b10e:	009b      	lsls	r3, r3, #2
 800b110:	440b      	add	r3, r1
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	2b01      	cmp	r3, #1
 800b116:	d901      	bls.n	800b11c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b118:	2301      	movs	r3, #1
 800b11a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b11c:	4b11      	ldr	r3, [pc, #68]	; (800b164 <xTaskIncrementTick+0x16c>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d007      	beq.n	800b134 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b124:	2301      	movs	r3, #1
 800b126:	617b      	str	r3, [r7, #20]
 800b128:	e004      	b.n	800b134 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b12a:	4b0f      	ldr	r3, [pc, #60]	; (800b168 <xTaskIncrementTick+0x170>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	3301      	adds	r3, #1
 800b130:	4a0d      	ldr	r2, [pc, #52]	; (800b168 <xTaskIncrementTick+0x170>)
 800b132:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b134:	697b      	ldr	r3, [r7, #20]
}
 800b136:	4618      	mov	r0, r3
 800b138:	3718      	adds	r7, #24
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}
 800b13e:	bf00      	nop
 800b140:	240017ac 	.word	0x240017ac
 800b144:	24001788 	.word	0x24001788
 800b148:	2400173c 	.word	0x2400173c
 800b14c:	24001740 	.word	0x24001740
 800b150:	2400179c 	.word	0x2400179c
 800b154:	240017a4 	.word	0x240017a4
 800b158:	2400178c 	.word	0x2400178c
 800b15c:	240012b4 	.word	0x240012b4
 800b160:	240012b0 	.word	0x240012b0
 800b164:	24001798 	.word	0x24001798
 800b168:	24001794 	.word	0x24001794

0800b16c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b16c:	b480      	push	{r7}
 800b16e:	b085      	sub	sp, #20
 800b170:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b172:	4b28      	ldr	r3, [pc, #160]	; (800b214 <vTaskSwitchContext+0xa8>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d003      	beq.n	800b182 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b17a:	4b27      	ldr	r3, [pc, #156]	; (800b218 <vTaskSwitchContext+0xac>)
 800b17c:	2201      	movs	r2, #1
 800b17e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b180:	e041      	b.n	800b206 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800b182:	4b25      	ldr	r3, [pc, #148]	; (800b218 <vTaskSwitchContext+0xac>)
 800b184:	2200      	movs	r2, #0
 800b186:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b188:	4b24      	ldr	r3, [pc, #144]	; (800b21c <vTaskSwitchContext+0xb0>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	60fb      	str	r3, [r7, #12]
 800b18e:	e010      	b.n	800b1b2 <vTaskSwitchContext+0x46>
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d10a      	bne.n	800b1ac <vTaskSwitchContext+0x40>
	__asm volatile
 800b196:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b19a:	f383 8811 	msr	BASEPRI, r3
 800b19e:	f3bf 8f6f 	isb	sy
 800b1a2:	f3bf 8f4f 	dsb	sy
 800b1a6:	607b      	str	r3, [r7, #4]
}
 800b1a8:	bf00      	nop
 800b1aa:	e7fe      	b.n	800b1aa <vTaskSwitchContext+0x3e>
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	3b01      	subs	r3, #1
 800b1b0:	60fb      	str	r3, [r7, #12]
 800b1b2:	491b      	ldr	r1, [pc, #108]	; (800b220 <vTaskSwitchContext+0xb4>)
 800b1b4:	68fa      	ldr	r2, [r7, #12]
 800b1b6:	4613      	mov	r3, r2
 800b1b8:	009b      	lsls	r3, r3, #2
 800b1ba:	4413      	add	r3, r2
 800b1bc:	009b      	lsls	r3, r3, #2
 800b1be:	440b      	add	r3, r1
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d0e4      	beq.n	800b190 <vTaskSwitchContext+0x24>
 800b1c6:	68fa      	ldr	r2, [r7, #12]
 800b1c8:	4613      	mov	r3, r2
 800b1ca:	009b      	lsls	r3, r3, #2
 800b1cc:	4413      	add	r3, r2
 800b1ce:	009b      	lsls	r3, r3, #2
 800b1d0:	4a13      	ldr	r2, [pc, #76]	; (800b220 <vTaskSwitchContext+0xb4>)
 800b1d2:	4413      	add	r3, r2
 800b1d4:	60bb      	str	r3, [r7, #8]
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	685b      	ldr	r3, [r3, #4]
 800b1da:	685a      	ldr	r2, [r3, #4]
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	605a      	str	r2, [r3, #4]
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	685a      	ldr	r2, [r3, #4]
 800b1e4:	68bb      	ldr	r3, [r7, #8]
 800b1e6:	3308      	adds	r3, #8
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	d104      	bne.n	800b1f6 <vTaskSwitchContext+0x8a>
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	685a      	ldr	r2, [r3, #4]
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	605a      	str	r2, [r3, #4]
 800b1f6:	68bb      	ldr	r3, [r7, #8]
 800b1f8:	685b      	ldr	r3, [r3, #4]
 800b1fa:	68db      	ldr	r3, [r3, #12]
 800b1fc:	4a09      	ldr	r2, [pc, #36]	; (800b224 <vTaskSwitchContext+0xb8>)
 800b1fe:	6013      	str	r3, [r2, #0]
 800b200:	4a06      	ldr	r2, [pc, #24]	; (800b21c <vTaskSwitchContext+0xb0>)
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	6013      	str	r3, [r2, #0]
}
 800b206:	bf00      	nop
 800b208:	3714      	adds	r7, #20
 800b20a:	46bd      	mov	sp, r7
 800b20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b210:	4770      	bx	lr
 800b212:	bf00      	nop
 800b214:	240017ac 	.word	0x240017ac
 800b218:	24001798 	.word	0x24001798
 800b21c:	2400178c 	.word	0x2400178c
 800b220:	240012b4 	.word	0x240012b4
 800b224:	240012b0 	.word	0x240012b0

0800b228 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b228:	b580      	push	{r7, lr}
 800b22a:	b084      	sub	sp, #16
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
 800b230:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d10a      	bne.n	800b24e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b23c:	f383 8811 	msr	BASEPRI, r3
 800b240:	f3bf 8f6f 	isb	sy
 800b244:	f3bf 8f4f 	dsb	sy
 800b248:	60fb      	str	r3, [r7, #12]
}
 800b24a:	bf00      	nop
 800b24c:	e7fe      	b.n	800b24c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b24e:	4b07      	ldr	r3, [pc, #28]	; (800b26c <vTaskPlaceOnEventList+0x44>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	3318      	adds	r3, #24
 800b254:	4619      	mov	r1, r3
 800b256:	6878      	ldr	r0, [r7, #4]
 800b258:	f7fe fe87 	bl	8009f6a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b25c:	2101      	movs	r1, #1
 800b25e:	6838      	ldr	r0, [r7, #0]
 800b260:	f000 fa7c 	bl	800b75c <prvAddCurrentTaskToDelayedList>
}
 800b264:	bf00      	nop
 800b266:	3710      	adds	r7, #16
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}
 800b26c:	240012b0 	.word	0x240012b0

0800b270 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b270:	b580      	push	{r7, lr}
 800b272:	b086      	sub	sp, #24
 800b274:	af00      	add	r7, sp, #0
 800b276:	60f8      	str	r0, [r7, #12]
 800b278:	60b9      	str	r1, [r7, #8]
 800b27a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d10a      	bne.n	800b298 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b282:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b286:	f383 8811 	msr	BASEPRI, r3
 800b28a:	f3bf 8f6f 	isb	sy
 800b28e:	f3bf 8f4f 	dsb	sy
 800b292:	617b      	str	r3, [r7, #20]
}
 800b294:	bf00      	nop
 800b296:	e7fe      	b.n	800b296 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b298:	4b0a      	ldr	r3, [pc, #40]	; (800b2c4 <vTaskPlaceOnEventListRestricted+0x54>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	3318      	adds	r3, #24
 800b29e:	4619      	mov	r1, r3
 800b2a0:	68f8      	ldr	r0, [r7, #12]
 800b2a2:	f7fe fe3e 	bl	8009f22 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d002      	beq.n	800b2b2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b2ac:	f04f 33ff 	mov.w	r3, #4294967295
 800b2b0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b2b2:	6879      	ldr	r1, [r7, #4]
 800b2b4:	68b8      	ldr	r0, [r7, #8]
 800b2b6:	f000 fa51 	bl	800b75c <prvAddCurrentTaskToDelayedList>
	}
 800b2ba:	bf00      	nop
 800b2bc:	3718      	adds	r7, #24
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}
 800b2c2:	bf00      	nop
 800b2c4:	240012b0 	.word	0x240012b0

0800b2c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b086      	sub	sp, #24
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	68db      	ldr	r3, [r3, #12]
 800b2d4:	68db      	ldr	r3, [r3, #12]
 800b2d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b2d8:	693b      	ldr	r3, [r7, #16]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d10a      	bne.n	800b2f4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b2de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2e2:	f383 8811 	msr	BASEPRI, r3
 800b2e6:	f3bf 8f6f 	isb	sy
 800b2ea:	f3bf 8f4f 	dsb	sy
 800b2ee:	60fb      	str	r3, [r7, #12]
}
 800b2f0:	bf00      	nop
 800b2f2:	e7fe      	b.n	800b2f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b2f4:	693b      	ldr	r3, [r7, #16]
 800b2f6:	3318      	adds	r3, #24
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	f7fe fe6f 	bl	8009fdc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2fe:	4b1e      	ldr	r3, [pc, #120]	; (800b378 <xTaskRemoveFromEventList+0xb0>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d11d      	bne.n	800b342 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b306:	693b      	ldr	r3, [r7, #16]
 800b308:	3304      	adds	r3, #4
 800b30a:	4618      	mov	r0, r3
 800b30c:	f7fe fe66 	bl	8009fdc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b314:	4b19      	ldr	r3, [pc, #100]	; (800b37c <xTaskRemoveFromEventList+0xb4>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	429a      	cmp	r2, r3
 800b31a:	d903      	bls.n	800b324 <xTaskRemoveFromEventList+0x5c>
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b320:	4a16      	ldr	r2, [pc, #88]	; (800b37c <xTaskRemoveFromEventList+0xb4>)
 800b322:	6013      	str	r3, [r2, #0]
 800b324:	693b      	ldr	r3, [r7, #16]
 800b326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b328:	4613      	mov	r3, r2
 800b32a:	009b      	lsls	r3, r3, #2
 800b32c:	4413      	add	r3, r2
 800b32e:	009b      	lsls	r3, r3, #2
 800b330:	4a13      	ldr	r2, [pc, #76]	; (800b380 <xTaskRemoveFromEventList+0xb8>)
 800b332:	441a      	add	r2, r3
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	3304      	adds	r3, #4
 800b338:	4619      	mov	r1, r3
 800b33a:	4610      	mov	r0, r2
 800b33c:	f7fe fdf1 	bl	8009f22 <vListInsertEnd>
 800b340:	e005      	b.n	800b34e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b342:	693b      	ldr	r3, [r7, #16]
 800b344:	3318      	adds	r3, #24
 800b346:	4619      	mov	r1, r3
 800b348:	480e      	ldr	r0, [pc, #56]	; (800b384 <xTaskRemoveFromEventList+0xbc>)
 800b34a:	f7fe fdea 	bl	8009f22 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b352:	4b0d      	ldr	r3, [pc, #52]	; (800b388 <xTaskRemoveFromEventList+0xc0>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b358:	429a      	cmp	r2, r3
 800b35a:	d905      	bls.n	800b368 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b35c:	2301      	movs	r3, #1
 800b35e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b360:	4b0a      	ldr	r3, [pc, #40]	; (800b38c <xTaskRemoveFromEventList+0xc4>)
 800b362:	2201      	movs	r2, #1
 800b364:	601a      	str	r2, [r3, #0]
 800b366:	e001      	b.n	800b36c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b368:	2300      	movs	r3, #0
 800b36a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b36c:	697b      	ldr	r3, [r7, #20]
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3718      	adds	r7, #24
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
 800b376:	bf00      	nop
 800b378:	240017ac 	.word	0x240017ac
 800b37c:	2400178c 	.word	0x2400178c
 800b380:	240012b4 	.word	0x240012b4
 800b384:	24001744 	.word	0x24001744
 800b388:	240012b0 	.word	0x240012b0
 800b38c:	24001798 	.word	0x24001798

0800b390 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b390:	b480      	push	{r7}
 800b392:	b083      	sub	sp, #12
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b398:	4b06      	ldr	r3, [pc, #24]	; (800b3b4 <vTaskInternalSetTimeOutState+0x24>)
 800b39a:	681a      	ldr	r2, [r3, #0]
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b3a0:	4b05      	ldr	r3, [pc, #20]	; (800b3b8 <vTaskInternalSetTimeOutState+0x28>)
 800b3a2:	681a      	ldr	r2, [r3, #0]
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	605a      	str	r2, [r3, #4]
}
 800b3a8:	bf00      	nop
 800b3aa:	370c      	adds	r7, #12
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b2:	4770      	bx	lr
 800b3b4:	2400179c 	.word	0x2400179c
 800b3b8:	24001788 	.word	0x24001788

0800b3bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b088      	sub	sp, #32
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d10a      	bne.n	800b3e2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b3cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d0:	f383 8811 	msr	BASEPRI, r3
 800b3d4:	f3bf 8f6f 	isb	sy
 800b3d8:	f3bf 8f4f 	dsb	sy
 800b3dc:	613b      	str	r3, [r7, #16]
}
 800b3de:	bf00      	nop
 800b3e0:	e7fe      	b.n	800b3e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d10a      	bne.n	800b3fe <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b3e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ec:	f383 8811 	msr	BASEPRI, r3
 800b3f0:	f3bf 8f6f 	isb	sy
 800b3f4:	f3bf 8f4f 	dsb	sy
 800b3f8:	60fb      	str	r3, [r7, #12]
}
 800b3fa:	bf00      	nop
 800b3fc:	e7fe      	b.n	800b3fc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b3fe:	f000 fe79 	bl	800c0f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b402:	4b1d      	ldr	r3, [pc, #116]	; (800b478 <xTaskCheckForTimeOut+0xbc>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	685b      	ldr	r3, [r3, #4]
 800b40c:	69ba      	ldr	r2, [r7, #24]
 800b40e:	1ad3      	subs	r3, r2, r3
 800b410:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b41a:	d102      	bne.n	800b422 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b41c:	2300      	movs	r3, #0
 800b41e:	61fb      	str	r3, [r7, #28]
 800b420:	e023      	b.n	800b46a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681a      	ldr	r2, [r3, #0]
 800b426:	4b15      	ldr	r3, [pc, #84]	; (800b47c <xTaskCheckForTimeOut+0xc0>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	429a      	cmp	r2, r3
 800b42c:	d007      	beq.n	800b43e <xTaskCheckForTimeOut+0x82>
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	685b      	ldr	r3, [r3, #4]
 800b432:	69ba      	ldr	r2, [r7, #24]
 800b434:	429a      	cmp	r2, r3
 800b436:	d302      	bcc.n	800b43e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b438:	2301      	movs	r3, #1
 800b43a:	61fb      	str	r3, [r7, #28]
 800b43c:	e015      	b.n	800b46a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	697a      	ldr	r2, [r7, #20]
 800b444:	429a      	cmp	r2, r3
 800b446:	d20b      	bcs.n	800b460 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	681a      	ldr	r2, [r3, #0]
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	1ad2      	subs	r2, r2, r3
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f7ff ff9b 	bl	800b390 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b45a:	2300      	movs	r3, #0
 800b45c:	61fb      	str	r3, [r7, #28]
 800b45e:	e004      	b.n	800b46a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	2200      	movs	r2, #0
 800b464:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b466:	2301      	movs	r3, #1
 800b468:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b46a:	f000 fe73 	bl	800c154 <vPortExitCritical>

	return xReturn;
 800b46e:	69fb      	ldr	r3, [r7, #28]
}
 800b470:	4618      	mov	r0, r3
 800b472:	3720      	adds	r7, #32
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}
 800b478:	24001788 	.word	0x24001788
 800b47c:	2400179c 	.word	0x2400179c

0800b480 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b480:	b480      	push	{r7}
 800b482:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b484:	4b03      	ldr	r3, [pc, #12]	; (800b494 <vTaskMissedYield+0x14>)
 800b486:	2201      	movs	r2, #1
 800b488:	601a      	str	r2, [r3, #0]
}
 800b48a:	bf00      	nop
 800b48c:	46bd      	mov	sp, r7
 800b48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b492:	4770      	bx	lr
 800b494:	24001798 	.word	0x24001798

0800b498 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b4a0:	f000 f852 	bl	800b548 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b4a4:	4b06      	ldr	r3, [pc, #24]	; (800b4c0 <prvIdleTask+0x28>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	2b01      	cmp	r3, #1
 800b4aa:	d9f9      	bls.n	800b4a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b4ac:	4b05      	ldr	r3, [pc, #20]	; (800b4c4 <prvIdleTask+0x2c>)
 800b4ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4b2:	601a      	str	r2, [r3, #0]
 800b4b4:	f3bf 8f4f 	dsb	sy
 800b4b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b4bc:	e7f0      	b.n	800b4a0 <prvIdleTask+0x8>
 800b4be:	bf00      	nop
 800b4c0:	240012b4 	.word	0x240012b4
 800b4c4:	e000ed04 	.word	0xe000ed04

0800b4c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b082      	sub	sp, #8
 800b4cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	607b      	str	r3, [r7, #4]
 800b4d2:	e00c      	b.n	800b4ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b4d4:	687a      	ldr	r2, [r7, #4]
 800b4d6:	4613      	mov	r3, r2
 800b4d8:	009b      	lsls	r3, r3, #2
 800b4da:	4413      	add	r3, r2
 800b4dc:	009b      	lsls	r3, r3, #2
 800b4de:	4a12      	ldr	r2, [pc, #72]	; (800b528 <prvInitialiseTaskLists+0x60>)
 800b4e0:	4413      	add	r3, r2
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	f7fe fcf0 	bl	8009ec8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	3301      	adds	r3, #1
 800b4ec:	607b      	str	r3, [r7, #4]
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2b37      	cmp	r3, #55	; 0x37
 800b4f2:	d9ef      	bls.n	800b4d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b4f4:	480d      	ldr	r0, [pc, #52]	; (800b52c <prvInitialiseTaskLists+0x64>)
 800b4f6:	f7fe fce7 	bl	8009ec8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b4fa:	480d      	ldr	r0, [pc, #52]	; (800b530 <prvInitialiseTaskLists+0x68>)
 800b4fc:	f7fe fce4 	bl	8009ec8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b500:	480c      	ldr	r0, [pc, #48]	; (800b534 <prvInitialiseTaskLists+0x6c>)
 800b502:	f7fe fce1 	bl	8009ec8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b506:	480c      	ldr	r0, [pc, #48]	; (800b538 <prvInitialiseTaskLists+0x70>)
 800b508:	f7fe fcde 	bl	8009ec8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b50c:	480b      	ldr	r0, [pc, #44]	; (800b53c <prvInitialiseTaskLists+0x74>)
 800b50e:	f7fe fcdb 	bl	8009ec8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b512:	4b0b      	ldr	r3, [pc, #44]	; (800b540 <prvInitialiseTaskLists+0x78>)
 800b514:	4a05      	ldr	r2, [pc, #20]	; (800b52c <prvInitialiseTaskLists+0x64>)
 800b516:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b518:	4b0a      	ldr	r3, [pc, #40]	; (800b544 <prvInitialiseTaskLists+0x7c>)
 800b51a:	4a05      	ldr	r2, [pc, #20]	; (800b530 <prvInitialiseTaskLists+0x68>)
 800b51c:	601a      	str	r2, [r3, #0]
}
 800b51e:	bf00      	nop
 800b520:	3708      	adds	r7, #8
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
 800b526:	bf00      	nop
 800b528:	240012b4 	.word	0x240012b4
 800b52c:	24001714 	.word	0x24001714
 800b530:	24001728 	.word	0x24001728
 800b534:	24001744 	.word	0x24001744
 800b538:	24001758 	.word	0x24001758
 800b53c:	24001770 	.word	0x24001770
 800b540:	2400173c 	.word	0x2400173c
 800b544:	24001740 	.word	0x24001740

0800b548 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b082      	sub	sp, #8
 800b54c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b54e:	e019      	b.n	800b584 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b550:	f000 fdd0 	bl	800c0f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b554:	4b10      	ldr	r3, [pc, #64]	; (800b598 <prvCheckTasksWaitingTermination+0x50>)
 800b556:	68db      	ldr	r3, [r3, #12]
 800b558:	68db      	ldr	r3, [r3, #12]
 800b55a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	3304      	adds	r3, #4
 800b560:	4618      	mov	r0, r3
 800b562:	f7fe fd3b 	bl	8009fdc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b566:	4b0d      	ldr	r3, [pc, #52]	; (800b59c <prvCheckTasksWaitingTermination+0x54>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	3b01      	subs	r3, #1
 800b56c:	4a0b      	ldr	r2, [pc, #44]	; (800b59c <prvCheckTasksWaitingTermination+0x54>)
 800b56e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b570:	4b0b      	ldr	r3, [pc, #44]	; (800b5a0 <prvCheckTasksWaitingTermination+0x58>)
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	3b01      	subs	r3, #1
 800b576:	4a0a      	ldr	r2, [pc, #40]	; (800b5a0 <prvCheckTasksWaitingTermination+0x58>)
 800b578:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b57a:	f000 fdeb 	bl	800c154 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f000 f810 	bl	800b5a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b584:	4b06      	ldr	r3, [pc, #24]	; (800b5a0 <prvCheckTasksWaitingTermination+0x58>)
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d1e1      	bne.n	800b550 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b58c:	bf00      	nop
 800b58e:	bf00      	nop
 800b590:	3708      	adds	r7, #8
 800b592:	46bd      	mov	sp, r7
 800b594:	bd80      	pop	{r7, pc}
 800b596:	bf00      	nop
 800b598:	24001758 	.word	0x24001758
 800b59c:	24001784 	.word	0x24001784
 800b5a0:	2400176c 	.word	0x2400176c

0800b5a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b084      	sub	sp, #16
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d108      	bne.n	800b5c8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	f000 ff88 	bl	800c4d0 <vPortFree>
				vPortFree( pxTCB );
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f000 ff85 	bl	800c4d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b5c6:	e018      	b.n	800b5fa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b5ce:	2b01      	cmp	r3, #1
 800b5d0:	d103      	bne.n	800b5da <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f000 ff7c 	bl	800c4d0 <vPortFree>
	}
 800b5d8:	e00f      	b.n	800b5fa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b5e0:	2b02      	cmp	r3, #2
 800b5e2:	d00a      	beq.n	800b5fa <prvDeleteTCB+0x56>
	__asm volatile
 800b5e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5e8:	f383 8811 	msr	BASEPRI, r3
 800b5ec:	f3bf 8f6f 	isb	sy
 800b5f0:	f3bf 8f4f 	dsb	sy
 800b5f4:	60fb      	str	r3, [r7, #12]
}
 800b5f6:	bf00      	nop
 800b5f8:	e7fe      	b.n	800b5f8 <prvDeleteTCB+0x54>
	}
 800b5fa:	bf00      	nop
 800b5fc:	3710      	adds	r7, #16
 800b5fe:	46bd      	mov	sp, r7
 800b600:	bd80      	pop	{r7, pc}
	...

0800b604 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b604:	b480      	push	{r7}
 800b606:	b083      	sub	sp, #12
 800b608:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b60a:	4b0c      	ldr	r3, [pc, #48]	; (800b63c <prvResetNextTaskUnblockTime+0x38>)
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d104      	bne.n	800b61e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b614:	4b0a      	ldr	r3, [pc, #40]	; (800b640 <prvResetNextTaskUnblockTime+0x3c>)
 800b616:	f04f 32ff 	mov.w	r2, #4294967295
 800b61a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b61c:	e008      	b.n	800b630 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b61e:	4b07      	ldr	r3, [pc, #28]	; (800b63c <prvResetNextTaskUnblockTime+0x38>)
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	68db      	ldr	r3, [r3, #12]
 800b624:	68db      	ldr	r3, [r3, #12]
 800b626:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	685b      	ldr	r3, [r3, #4]
 800b62c:	4a04      	ldr	r2, [pc, #16]	; (800b640 <prvResetNextTaskUnblockTime+0x3c>)
 800b62e:	6013      	str	r3, [r2, #0]
}
 800b630:	bf00      	nop
 800b632:	370c      	adds	r7, #12
 800b634:	46bd      	mov	sp, r7
 800b636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63a:	4770      	bx	lr
 800b63c:	2400173c 	.word	0x2400173c
 800b640:	240017a4 	.word	0x240017a4

0800b644 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b644:	b480      	push	{r7}
 800b646:	b083      	sub	sp, #12
 800b648:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b64a:	4b0b      	ldr	r3, [pc, #44]	; (800b678 <xTaskGetSchedulerState+0x34>)
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d102      	bne.n	800b658 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b652:	2301      	movs	r3, #1
 800b654:	607b      	str	r3, [r7, #4]
 800b656:	e008      	b.n	800b66a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b658:	4b08      	ldr	r3, [pc, #32]	; (800b67c <xTaskGetSchedulerState+0x38>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d102      	bne.n	800b666 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b660:	2302      	movs	r3, #2
 800b662:	607b      	str	r3, [r7, #4]
 800b664:	e001      	b.n	800b66a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b666:	2300      	movs	r3, #0
 800b668:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b66a:	687b      	ldr	r3, [r7, #4]
	}
 800b66c:	4618      	mov	r0, r3
 800b66e:	370c      	adds	r7, #12
 800b670:	46bd      	mov	sp, r7
 800b672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b676:	4770      	bx	lr
 800b678:	24001790 	.word	0x24001790
 800b67c:	240017ac 	.word	0x240017ac

0800b680 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b680:	b580      	push	{r7, lr}
 800b682:	b086      	sub	sp, #24
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b68c:	2300      	movs	r3, #0
 800b68e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d056      	beq.n	800b744 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b696:	4b2e      	ldr	r3, [pc, #184]	; (800b750 <xTaskPriorityDisinherit+0xd0>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	693a      	ldr	r2, [r7, #16]
 800b69c:	429a      	cmp	r2, r3
 800b69e:	d00a      	beq.n	800b6b6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b6a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a4:	f383 8811 	msr	BASEPRI, r3
 800b6a8:	f3bf 8f6f 	isb	sy
 800b6ac:	f3bf 8f4f 	dsb	sy
 800b6b0:	60fb      	str	r3, [r7, #12]
}
 800b6b2:	bf00      	nop
 800b6b4:	e7fe      	b.n	800b6b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b6b6:	693b      	ldr	r3, [r7, #16]
 800b6b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d10a      	bne.n	800b6d4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b6be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6c2:	f383 8811 	msr	BASEPRI, r3
 800b6c6:	f3bf 8f6f 	isb	sy
 800b6ca:	f3bf 8f4f 	dsb	sy
 800b6ce:	60bb      	str	r3, [r7, #8]
}
 800b6d0:	bf00      	nop
 800b6d2:	e7fe      	b.n	800b6d2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b6d4:	693b      	ldr	r3, [r7, #16]
 800b6d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b6d8:	1e5a      	subs	r2, r3, #1
 800b6da:	693b      	ldr	r3, [r7, #16]
 800b6dc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b6de:	693b      	ldr	r3, [r7, #16]
 800b6e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6e2:	693b      	ldr	r3, [r7, #16]
 800b6e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b6e6:	429a      	cmp	r2, r3
 800b6e8:	d02c      	beq.n	800b744 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b6ea:	693b      	ldr	r3, [r7, #16]
 800b6ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d128      	bne.n	800b744 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b6f2:	693b      	ldr	r3, [r7, #16]
 800b6f4:	3304      	adds	r3, #4
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	f7fe fc70 	bl	8009fdc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b6fc:	693b      	ldr	r3, [r7, #16]
 800b6fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b700:	693b      	ldr	r3, [r7, #16]
 800b702:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b704:	693b      	ldr	r3, [r7, #16]
 800b706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b708:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b70c:	693b      	ldr	r3, [r7, #16]
 800b70e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b710:	693b      	ldr	r3, [r7, #16]
 800b712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b714:	4b0f      	ldr	r3, [pc, #60]	; (800b754 <xTaskPriorityDisinherit+0xd4>)
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d903      	bls.n	800b724 <xTaskPriorityDisinherit+0xa4>
 800b71c:	693b      	ldr	r3, [r7, #16]
 800b71e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b720:	4a0c      	ldr	r2, [pc, #48]	; (800b754 <xTaskPriorityDisinherit+0xd4>)
 800b722:	6013      	str	r3, [r2, #0]
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b728:	4613      	mov	r3, r2
 800b72a:	009b      	lsls	r3, r3, #2
 800b72c:	4413      	add	r3, r2
 800b72e:	009b      	lsls	r3, r3, #2
 800b730:	4a09      	ldr	r2, [pc, #36]	; (800b758 <xTaskPriorityDisinherit+0xd8>)
 800b732:	441a      	add	r2, r3
 800b734:	693b      	ldr	r3, [r7, #16]
 800b736:	3304      	adds	r3, #4
 800b738:	4619      	mov	r1, r3
 800b73a:	4610      	mov	r0, r2
 800b73c:	f7fe fbf1 	bl	8009f22 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b740:	2301      	movs	r3, #1
 800b742:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b744:	697b      	ldr	r3, [r7, #20]
	}
 800b746:	4618      	mov	r0, r3
 800b748:	3718      	adds	r7, #24
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bd80      	pop	{r7, pc}
 800b74e:	bf00      	nop
 800b750:	240012b0 	.word	0x240012b0
 800b754:	2400178c 	.word	0x2400178c
 800b758:	240012b4 	.word	0x240012b4

0800b75c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b084      	sub	sp, #16
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
 800b764:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b766:	4b21      	ldr	r3, [pc, #132]	; (800b7ec <prvAddCurrentTaskToDelayedList+0x90>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b76c:	4b20      	ldr	r3, [pc, #128]	; (800b7f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	3304      	adds	r3, #4
 800b772:	4618      	mov	r0, r3
 800b774:	f7fe fc32 	bl	8009fdc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b77e:	d10a      	bne.n	800b796 <prvAddCurrentTaskToDelayedList+0x3a>
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d007      	beq.n	800b796 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b786:	4b1a      	ldr	r3, [pc, #104]	; (800b7f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	3304      	adds	r3, #4
 800b78c:	4619      	mov	r1, r3
 800b78e:	4819      	ldr	r0, [pc, #100]	; (800b7f4 <prvAddCurrentTaskToDelayedList+0x98>)
 800b790:	f7fe fbc7 	bl	8009f22 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b794:	e026      	b.n	800b7e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b796:	68fa      	ldr	r2, [r7, #12]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	4413      	add	r3, r2
 800b79c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b79e:	4b14      	ldr	r3, [pc, #80]	; (800b7f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	68ba      	ldr	r2, [r7, #8]
 800b7a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b7a6:	68ba      	ldr	r2, [r7, #8]
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d209      	bcs.n	800b7c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b7ae:	4b12      	ldr	r3, [pc, #72]	; (800b7f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b7b0:	681a      	ldr	r2, [r3, #0]
 800b7b2:	4b0f      	ldr	r3, [pc, #60]	; (800b7f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	3304      	adds	r3, #4
 800b7b8:	4619      	mov	r1, r3
 800b7ba:	4610      	mov	r0, r2
 800b7bc:	f7fe fbd5 	bl	8009f6a <vListInsert>
}
 800b7c0:	e010      	b.n	800b7e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b7c2:	4b0e      	ldr	r3, [pc, #56]	; (800b7fc <prvAddCurrentTaskToDelayedList+0xa0>)
 800b7c4:	681a      	ldr	r2, [r3, #0]
 800b7c6:	4b0a      	ldr	r3, [pc, #40]	; (800b7f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	3304      	adds	r3, #4
 800b7cc:	4619      	mov	r1, r3
 800b7ce:	4610      	mov	r0, r2
 800b7d0:	f7fe fbcb 	bl	8009f6a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b7d4:	4b0a      	ldr	r3, [pc, #40]	; (800b800 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	68ba      	ldr	r2, [r7, #8]
 800b7da:	429a      	cmp	r2, r3
 800b7dc:	d202      	bcs.n	800b7e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b7de:	4a08      	ldr	r2, [pc, #32]	; (800b800 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	6013      	str	r3, [r2, #0]
}
 800b7e4:	bf00      	nop
 800b7e6:	3710      	adds	r7, #16
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}
 800b7ec:	24001788 	.word	0x24001788
 800b7f0:	240012b0 	.word	0x240012b0
 800b7f4:	24001770 	.word	0x24001770
 800b7f8:	24001740 	.word	0x24001740
 800b7fc:	2400173c 	.word	0x2400173c
 800b800:	240017a4 	.word	0x240017a4

0800b804 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b08a      	sub	sp, #40	; 0x28
 800b808:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b80a:	2300      	movs	r3, #0
 800b80c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b80e:	f000 fb07 	bl	800be20 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b812:	4b1c      	ldr	r3, [pc, #112]	; (800b884 <xTimerCreateTimerTask+0x80>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d021      	beq.n	800b85e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b81a:	2300      	movs	r3, #0
 800b81c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b81e:	2300      	movs	r3, #0
 800b820:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b822:	1d3a      	adds	r2, r7, #4
 800b824:	f107 0108 	add.w	r1, r7, #8
 800b828:	f107 030c 	add.w	r3, r7, #12
 800b82c:	4618      	mov	r0, r3
 800b82e:	f7fe fb31 	bl	8009e94 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b832:	6879      	ldr	r1, [r7, #4]
 800b834:	68bb      	ldr	r3, [r7, #8]
 800b836:	68fa      	ldr	r2, [r7, #12]
 800b838:	9202      	str	r2, [sp, #8]
 800b83a:	9301      	str	r3, [sp, #4]
 800b83c:	2302      	movs	r3, #2
 800b83e:	9300      	str	r3, [sp, #0]
 800b840:	2300      	movs	r3, #0
 800b842:	460a      	mov	r2, r1
 800b844:	4910      	ldr	r1, [pc, #64]	; (800b888 <xTimerCreateTimerTask+0x84>)
 800b846:	4811      	ldr	r0, [pc, #68]	; (800b88c <xTimerCreateTimerTask+0x88>)
 800b848:	f7ff f8de 	bl	800aa08 <xTaskCreateStatic>
 800b84c:	4603      	mov	r3, r0
 800b84e:	4a10      	ldr	r2, [pc, #64]	; (800b890 <xTimerCreateTimerTask+0x8c>)
 800b850:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b852:	4b0f      	ldr	r3, [pc, #60]	; (800b890 <xTimerCreateTimerTask+0x8c>)
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d001      	beq.n	800b85e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b85a:	2301      	movs	r3, #1
 800b85c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b85e:	697b      	ldr	r3, [r7, #20]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d10a      	bne.n	800b87a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b864:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b868:	f383 8811 	msr	BASEPRI, r3
 800b86c:	f3bf 8f6f 	isb	sy
 800b870:	f3bf 8f4f 	dsb	sy
 800b874:	613b      	str	r3, [r7, #16]
}
 800b876:	bf00      	nop
 800b878:	e7fe      	b.n	800b878 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b87a:	697b      	ldr	r3, [r7, #20]
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	3718      	adds	r7, #24
 800b880:	46bd      	mov	sp, r7
 800b882:	bd80      	pop	{r7, pc}
 800b884:	240017e0 	.word	0x240017e0
 800b888:	0800f5e8 	.word	0x0800f5e8
 800b88c:	0800b9c9 	.word	0x0800b9c9
 800b890:	240017e4 	.word	0x240017e4

0800b894 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b08a      	sub	sp, #40	; 0x28
 800b898:	af00      	add	r7, sp, #0
 800b89a:	60f8      	str	r0, [r7, #12]
 800b89c:	60b9      	str	r1, [r7, #8]
 800b89e:	607a      	str	r2, [r7, #4]
 800b8a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d10a      	bne.n	800b8c2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800b8ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b0:	f383 8811 	msr	BASEPRI, r3
 800b8b4:	f3bf 8f6f 	isb	sy
 800b8b8:	f3bf 8f4f 	dsb	sy
 800b8bc:	623b      	str	r3, [r7, #32]
}
 800b8be:	bf00      	nop
 800b8c0:	e7fe      	b.n	800b8c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b8c2:	4b1a      	ldr	r3, [pc, #104]	; (800b92c <xTimerGenericCommand+0x98>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d02a      	beq.n	800b920 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	2b05      	cmp	r3, #5
 800b8da:	dc18      	bgt.n	800b90e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b8dc:	f7ff feb2 	bl	800b644 <xTaskGetSchedulerState>
 800b8e0:	4603      	mov	r3, r0
 800b8e2:	2b02      	cmp	r3, #2
 800b8e4:	d109      	bne.n	800b8fa <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b8e6:	4b11      	ldr	r3, [pc, #68]	; (800b92c <xTimerGenericCommand+0x98>)
 800b8e8:	6818      	ldr	r0, [r3, #0]
 800b8ea:	f107 0110 	add.w	r1, r7, #16
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8f2:	f7fe fca1 	bl	800a238 <xQueueGenericSend>
 800b8f6:	6278      	str	r0, [r7, #36]	; 0x24
 800b8f8:	e012      	b.n	800b920 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b8fa:	4b0c      	ldr	r3, [pc, #48]	; (800b92c <xTimerGenericCommand+0x98>)
 800b8fc:	6818      	ldr	r0, [r3, #0]
 800b8fe:	f107 0110 	add.w	r1, r7, #16
 800b902:	2300      	movs	r3, #0
 800b904:	2200      	movs	r2, #0
 800b906:	f7fe fc97 	bl	800a238 <xQueueGenericSend>
 800b90a:	6278      	str	r0, [r7, #36]	; 0x24
 800b90c:	e008      	b.n	800b920 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b90e:	4b07      	ldr	r3, [pc, #28]	; (800b92c <xTimerGenericCommand+0x98>)
 800b910:	6818      	ldr	r0, [r3, #0]
 800b912:	f107 0110 	add.w	r1, r7, #16
 800b916:	2300      	movs	r3, #0
 800b918:	683a      	ldr	r2, [r7, #0]
 800b91a:	f7fe fd8b 	bl	800a434 <xQueueGenericSendFromISR>
 800b91e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b922:	4618      	mov	r0, r3
 800b924:	3728      	adds	r7, #40	; 0x28
 800b926:	46bd      	mov	sp, r7
 800b928:	bd80      	pop	{r7, pc}
 800b92a:	bf00      	nop
 800b92c:	240017e0 	.word	0x240017e0

0800b930 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b088      	sub	sp, #32
 800b934:	af02      	add	r7, sp, #8
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b93a:	4b22      	ldr	r3, [pc, #136]	; (800b9c4 <prvProcessExpiredTimer+0x94>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	68db      	ldr	r3, [r3, #12]
 800b940:	68db      	ldr	r3, [r3, #12]
 800b942:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b944:	697b      	ldr	r3, [r7, #20]
 800b946:	3304      	adds	r3, #4
 800b948:	4618      	mov	r0, r3
 800b94a:	f7fe fb47 	bl	8009fdc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b954:	f003 0304 	and.w	r3, r3, #4
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d022      	beq.n	800b9a2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	699a      	ldr	r2, [r3, #24]
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	18d1      	adds	r1, r2, r3
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	683a      	ldr	r2, [r7, #0]
 800b968:	6978      	ldr	r0, [r7, #20]
 800b96a:	f000 f8d1 	bl	800bb10 <prvInsertTimerInActiveList>
 800b96e:	4603      	mov	r3, r0
 800b970:	2b00      	cmp	r3, #0
 800b972:	d01f      	beq.n	800b9b4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b974:	2300      	movs	r3, #0
 800b976:	9300      	str	r3, [sp, #0]
 800b978:	2300      	movs	r3, #0
 800b97a:	687a      	ldr	r2, [r7, #4]
 800b97c:	2100      	movs	r1, #0
 800b97e:	6978      	ldr	r0, [r7, #20]
 800b980:	f7ff ff88 	bl	800b894 <xTimerGenericCommand>
 800b984:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d113      	bne.n	800b9b4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b98c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b990:	f383 8811 	msr	BASEPRI, r3
 800b994:	f3bf 8f6f 	isb	sy
 800b998:	f3bf 8f4f 	dsb	sy
 800b99c:	60fb      	str	r3, [r7, #12]
}
 800b99e:	bf00      	nop
 800b9a0:	e7fe      	b.n	800b9a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b9a2:	697b      	ldr	r3, [r7, #20]
 800b9a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b9a8:	f023 0301 	bic.w	r3, r3, #1
 800b9ac:	b2da      	uxtb	r2, r3
 800b9ae:	697b      	ldr	r3, [r7, #20]
 800b9b0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	6a1b      	ldr	r3, [r3, #32]
 800b9b8:	6978      	ldr	r0, [r7, #20]
 800b9ba:	4798      	blx	r3
}
 800b9bc:	bf00      	nop
 800b9be:	3718      	adds	r7, #24
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}
 800b9c4:	240017d8 	.word	0x240017d8

0800b9c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b084      	sub	sp, #16
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b9d0:	f107 0308 	add.w	r3, r7, #8
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	f000 f857 	bl	800ba88 <prvGetNextExpireTime>
 800b9da:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b9dc:	68bb      	ldr	r3, [r7, #8]
 800b9de:	4619      	mov	r1, r3
 800b9e0:	68f8      	ldr	r0, [r7, #12]
 800b9e2:	f000 f803 	bl	800b9ec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b9e6:	f000 f8d5 	bl	800bb94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b9ea:	e7f1      	b.n	800b9d0 <prvTimerTask+0x8>

0800b9ec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b084      	sub	sp, #16
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
 800b9f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b9f6:	f7ff fa43 	bl	800ae80 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b9fa:	f107 0308 	add.w	r3, r7, #8
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f000 f866 	bl	800bad0 <prvSampleTimeNow>
 800ba04:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d130      	bne.n	800ba6e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d10a      	bne.n	800ba28 <prvProcessTimerOrBlockTask+0x3c>
 800ba12:	687a      	ldr	r2, [r7, #4]
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	429a      	cmp	r2, r3
 800ba18:	d806      	bhi.n	800ba28 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ba1a:	f7ff fa3f 	bl	800ae9c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ba1e:	68f9      	ldr	r1, [r7, #12]
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	f7ff ff85 	bl	800b930 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ba26:	e024      	b.n	800ba72 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d008      	beq.n	800ba40 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ba2e:	4b13      	ldr	r3, [pc, #76]	; (800ba7c <prvProcessTimerOrBlockTask+0x90>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d101      	bne.n	800ba3c <prvProcessTimerOrBlockTask+0x50>
 800ba38:	2301      	movs	r3, #1
 800ba3a:	e000      	b.n	800ba3e <prvProcessTimerOrBlockTask+0x52>
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ba40:	4b0f      	ldr	r3, [pc, #60]	; (800ba80 <prvProcessTimerOrBlockTask+0x94>)
 800ba42:	6818      	ldr	r0, [r3, #0]
 800ba44:	687a      	ldr	r2, [r7, #4]
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	1ad3      	subs	r3, r2, r3
 800ba4a:	683a      	ldr	r2, [r7, #0]
 800ba4c:	4619      	mov	r1, r3
 800ba4e:	f7fe ffa7 	bl	800a9a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ba52:	f7ff fa23 	bl	800ae9c <xTaskResumeAll>
 800ba56:	4603      	mov	r3, r0
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d10a      	bne.n	800ba72 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ba5c:	4b09      	ldr	r3, [pc, #36]	; (800ba84 <prvProcessTimerOrBlockTask+0x98>)
 800ba5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba62:	601a      	str	r2, [r3, #0]
 800ba64:	f3bf 8f4f 	dsb	sy
 800ba68:	f3bf 8f6f 	isb	sy
}
 800ba6c:	e001      	b.n	800ba72 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ba6e:	f7ff fa15 	bl	800ae9c <xTaskResumeAll>
}
 800ba72:	bf00      	nop
 800ba74:	3710      	adds	r7, #16
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd80      	pop	{r7, pc}
 800ba7a:	bf00      	nop
 800ba7c:	240017dc 	.word	0x240017dc
 800ba80:	240017e0 	.word	0x240017e0
 800ba84:	e000ed04 	.word	0xe000ed04

0800ba88 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ba88:	b480      	push	{r7}
 800ba8a:	b085      	sub	sp, #20
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ba90:	4b0e      	ldr	r3, [pc, #56]	; (800bacc <prvGetNextExpireTime+0x44>)
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d101      	bne.n	800ba9e <prvGetNextExpireTime+0x16>
 800ba9a:	2201      	movs	r2, #1
 800ba9c:	e000      	b.n	800baa0 <prvGetNextExpireTime+0x18>
 800ba9e:	2200      	movs	r2, #0
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d105      	bne.n	800bab8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800baac:	4b07      	ldr	r3, [pc, #28]	; (800bacc <prvGetNextExpireTime+0x44>)
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	68db      	ldr	r3, [r3, #12]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	60fb      	str	r3, [r7, #12]
 800bab6:	e001      	b.n	800babc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bab8:	2300      	movs	r3, #0
 800baba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800babc:	68fb      	ldr	r3, [r7, #12]
}
 800babe:	4618      	mov	r0, r3
 800bac0:	3714      	adds	r7, #20
 800bac2:	46bd      	mov	sp, r7
 800bac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac8:	4770      	bx	lr
 800baca:	bf00      	nop
 800bacc:	240017d8 	.word	0x240017d8

0800bad0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b084      	sub	sp, #16
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bad8:	f7ff fa7e 	bl	800afd8 <xTaskGetTickCount>
 800badc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bade:	4b0b      	ldr	r3, [pc, #44]	; (800bb0c <prvSampleTimeNow+0x3c>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	68fa      	ldr	r2, [r7, #12]
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d205      	bcs.n	800baf4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bae8:	f000 f936 	bl	800bd58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2201      	movs	r2, #1
 800baf0:	601a      	str	r2, [r3, #0]
 800baf2:	e002      	b.n	800bafa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2200      	movs	r2, #0
 800baf8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bafa:	4a04      	ldr	r2, [pc, #16]	; (800bb0c <prvSampleTimeNow+0x3c>)
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bb00:	68fb      	ldr	r3, [r7, #12]
}
 800bb02:	4618      	mov	r0, r3
 800bb04:	3710      	adds	r7, #16
 800bb06:	46bd      	mov	sp, r7
 800bb08:	bd80      	pop	{r7, pc}
 800bb0a:	bf00      	nop
 800bb0c:	240017e8 	.word	0x240017e8

0800bb10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b086      	sub	sp, #24
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	60f8      	str	r0, [r7, #12]
 800bb18:	60b9      	str	r1, [r7, #8]
 800bb1a:	607a      	str	r2, [r7, #4]
 800bb1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bb1e:	2300      	movs	r3, #0
 800bb20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	68ba      	ldr	r2, [r7, #8]
 800bb26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	68fa      	ldr	r2, [r7, #12]
 800bb2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bb2e:	68ba      	ldr	r2, [r7, #8]
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	429a      	cmp	r2, r3
 800bb34:	d812      	bhi.n	800bb5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb36:	687a      	ldr	r2, [r7, #4]
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	1ad2      	subs	r2, r2, r3
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	699b      	ldr	r3, [r3, #24]
 800bb40:	429a      	cmp	r2, r3
 800bb42:	d302      	bcc.n	800bb4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bb44:	2301      	movs	r3, #1
 800bb46:	617b      	str	r3, [r7, #20]
 800bb48:	e01b      	b.n	800bb82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bb4a:	4b10      	ldr	r3, [pc, #64]	; (800bb8c <prvInsertTimerInActiveList+0x7c>)
 800bb4c:	681a      	ldr	r2, [r3, #0]
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	3304      	adds	r3, #4
 800bb52:	4619      	mov	r1, r3
 800bb54:	4610      	mov	r0, r2
 800bb56:	f7fe fa08 	bl	8009f6a <vListInsert>
 800bb5a:	e012      	b.n	800bb82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bb5c:	687a      	ldr	r2, [r7, #4]
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	429a      	cmp	r2, r3
 800bb62:	d206      	bcs.n	800bb72 <prvInsertTimerInActiveList+0x62>
 800bb64:	68ba      	ldr	r2, [r7, #8]
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	d302      	bcc.n	800bb72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	617b      	str	r3, [r7, #20]
 800bb70:	e007      	b.n	800bb82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bb72:	4b07      	ldr	r3, [pc, #28]	; (800bb90 <prvInsertTimerInActiveList+0x80>)
 800bb74:	681a      	ldr	r2, [r3, #0]
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	3304      	adds	r3, #4
 800bb7a:	4619      	mov	r1, r3
 800bb7c:	4610      	mov	r0, r2
 800bb7e:	f7fe f9f4 	bl	8009f6a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bb82:	697b      	ldr	r3, [r7, #20]
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3718      	adds	r7, #24
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}
 800bb8c:	240017dc 	.word	0x240017dc
 800bb90:	240017d8 	.word	0x240017d8

0800bb94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b08e      	sub	sp, #56	; 0x38
 800bb98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bb9a:	e0ca      	b.n	800bd32 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	da18      	bge.n	800bbd4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bba2:	1d3b      	adds	r3, r7, #4
 800bba4:	3304      	adds	r3, #4
 800bba6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d10a      	bne.n	800bbc4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800bbae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbb2:	f383 8811 	msr	BASEPRI, r3
 800bbb6:	f3bf 8f6f 	isb	sy
 800bbba:	f3bf 8f4f 	dsb	sy
 800bbbe:	61fb      	str	r3, [r7, #28]
}
 800bbc0:	bf00      	nop
 800bbc2:	e7fe      	b.n	800bbc2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bbc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bbca:	6850      	ldr	r0, [r2, #4]
 800bbcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bbce:	6892      	ldr	r2, [r2, #8]
 800bbd0:	4611      	mov	r1, r2
 800bbd2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	f2c0 80ab 	blt.w	800bd32 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bbe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbe2:	695b      	ldr	r3, [r3, #20]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d004      	beq.n	800bbf2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bbe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbea:	3304      	adds	r3, #4
 800bbec:	4618      	mov	r0, r3
 800bbee:	f7fe f9f5 	bl	8009fdc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bbf2:	463b      	mov	r3, r7
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f7ff ff6b 	bl	800bad0 <prvSampleTimeNow>
 800bbfa:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2b09      	cmp	r3, #9
 800bc00:	f200 8096 	bhi.w	800bd30 <prvProcessReceivedCommands+0x19c>
 800bc04:	a201      	add	r2, pc, #4	; (adr r2, 800bc0c <prvProcessReceivedCommands+0x78>)
 800bc06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc0a:	bf00      	nop
 800bc0c:	0800bc35 	.word	0x0800bc35
 800bc10:	0800bc35 	.word	0x0800bc35
 800bc14:	0800bc35 	.word	0x0800bc35
 800bc18:	0800bca9 	.word	0x0800bca9
 800bc1c:	0800bcbd 	.word	0x0800bcbd
 800bc20:	0800bd07 	.word	0x0800bd07
 800bc24:	0800bc35 	.word	0x0800bc35
 800bc28:	0800bc35 	.word	0x0800bc35
 800bc2c:	0800bca9 	.word	0x0800bca9
 800bc30:	0800bcbd 	.word	0x0800bcbd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bc34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bc3a:	f043 0301 	orr.w	r3, r3, #1
 800bc3e:	b2da      	uxtb	r2, r3
 800bc40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bc46:	68ba      	ldr	r2, [r7, #8]
 800bc48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc4a:	699b      	ldr	r3, [r3, #24]
 800bc4c:	18d1      	adds	r1, r2, r3
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bc54:	f7ff ff5c 	bl	800bb10 <prvInsertTimerInActiveList>
 800bc58:	4603      	mov	r3, r0
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d069      	beq.n	800bd32 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc60:	6a1b      	ldr	r3, [r3, #32]
 800bc62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bc64:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bc66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bc6c:	f003 0304 	and.w	r3, r3, #4
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d05e      	beq.n	800bd32 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bc74:	68ba      	ldr	r2, [r7, #8]
 800bc76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc78:	699b      	ldr	r3, [r3, #24]
 800bc7a:	441a      	add	r2, r3
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	9300      	str	r3, [sp, #0]
 800bc80:	2300      	movs	r3, #0
 800bc82:	2100      	movs	r1, #0
 800bc84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bc86:	f7ff fe05 	bl	800b894 <xTimerGenericCommand>
 800bc8a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bc8c:	6a3b      	ldr	r3, [r7, #32]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d14f      	bne.n	800bd32 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800bc92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc96:	f383 8811 	msr	BASEPRI, r3
 800bc9a:	f3bf 8f6f 	isb	sy
 800bc9e:	f3bf 8f4f 	dsb	sy
 800bca2:	61bb      	str	r3, [r7, #24]
}
 800bca4:	bf00      	nop
 800bca6:	e7fe      	b.n	800bca6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcaa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bcae:	f023 0301 	bic.w	r3, r3, #1
 800bcb2:	b2da      	uxtb	r2, r3
 800bcb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800bcba:	e03a      	b.n	800bd32 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bcbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcbe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bcc2:	f043 0301 	orr.w	r3, r3, #1
 800bcc6:	b2da      	uxtb	r2, r3
 800bcc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bcce:	68ba      	ldr	r2, [r7, #8]
 800bcd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bcd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd6:	699b      	ldr	r3, [r3, #24]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d10a      	bne.n	800bcf2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800bcdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bce0:	f383 8811 	msr	BASEPRI, r3
 800bce4:	f3bf 8f6f 	isb	sy
 800bce8:	f3bf 8f4f 	dsb	sy
 800bcec:	617b      	str	r3, [r7, #20]
}
 800bcee:	bf00      	nop
 800bcf0:	e7fe      	b.n	800bcf0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bcf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcf4:	699a      	ldr	r2, [r3, #24]
 800bcf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcf8:	18d1      	adds	r1, r2, r3
 800bcfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bcfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd00:	f7ff ff06 	bl	800bb10 <prvInsertTimerInActiveList>
					break;
 800bd04:	e015      	b.n	800bd32 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bd06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bd0c:	f003 0302 	and.w	r3, r3, #2
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d103      	bne.n	800bd1c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800bd14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd16:	f000 fbdb 	bl	800c4d0 <vPortFree>
 800bd1a:	e00a      	b.n	800bd32 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bd1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd1e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bd22:	f023 0301 	bic.w	r3, r3, #1
 800bd26:	b2da      	uxtb	r2, r3
 800bd28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bd2e:	e000      	b.n	800bd32 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800bd30:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bd32:	4b08      	ldr	r3, [pc, #32]	; (800bd54 <prvProcessReceivedCommands+0x1c0>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	1d39      	adds	r1, r7, #4
 800bd38:	2200      	movs	r2, #0
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	f7fe fc16 	bl	800a56c <xQueueReceive>
 800bd40:	4603      	mov	r3, r0
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	f47f af2a 	bne.w	800bb9c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bd48:	bf00      	nop
 800bd4a:	bf00      	nop
 800bd4c:	3730      	adds	r7, #48	; 0x30
 800bd4e:	46bd      	mov	sp, r7
 800bd50:	bd80      	pop	{r7, pc}
 800bd52:	bf00      	nop
 800bd54:	240017e0 	.word	0x240017e0

0800bd58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b088      	sub	sp, #32
 800bd5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bd5e:	e048      	b.n	800bdf2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bd60:	4b2d      	ldr	r3, [pc, #180]	; (800be18 <prvSwitchTimerLists+0xc0>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	68db      	ldr	r3, [r3, #12]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd6a:	4b2b      	ldr	r3, [pc, #172]	; (800be18 <prvSwitchTimerLists+0xc0>)
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	68db      	ldr	r3, [r3, #12]
 800bd70:	68db      	ldr	r3, [r3, #12]
 800bd72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	3304      	adds	r3, #4
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f7fe f92f 	bl	8009fdc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	6a1b      	ldr	r3, [r3, #32]
 800bd82:	68f8      	ldr	r0, [r7, #12]
 800bd84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bd8c:	f003 0304 	and.w	r3, r3, #4
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d02e      	beq.n	800bdf2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	699b      	ldr	r3, [r3, #24]
 800bd98:	693a      	ldr	r2, [r7, #16]
 800bd9a:	4413      	add	r3, r2
 800bd9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bd9e:	68ba      	ldr	r2, [r7, #8]
 800bda0:	693b      	ldr	r3, [r7, #16]
 800bda2:	429a      	cmp	r2, r3
 800bda4:	d90e      	bls.n	800bdc4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	68ba      	ldr	r2, [r7, #8]
 800bdaa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	68fa      	ldr	r2, [r7, #12]
 800bdb0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bdb2:	4b19      	ldr	r3, [pc, #100]	; (800be18 <prvSwitchTimerLists+0xc0>)
 800bdb4:	681a      	ldr	r2, [r3, #0]
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	3304      	adds	r3, #4
 800bdba:	4619      	mov	r1, r3
 800bdbc:	4610      	mov	r0, r2
 800bdbe:	f7fe f8d4 	bl	8009f6a <vListInsert>
 800bdc2:	e016      	b.n	800bdf2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	9300      	str	r3, [sp, #0]
 800bdc8:	2300      	movs	r3, #0
 800bdca:	693a      	ldr	r2, [r7, #16]
 800bdcc:	2100      	movs	r1, #0
 800bdce:	68f8      	ldr	r0, [r7, #12]
 800bdd0:	f7ff fd60 	bl	800b894 <xTimerGenericCommand>
 800bdd4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d10a      	bne.n	800bdf2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800bddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bde0:	f383 8811 	msr	BASEPRI, r3
 800bde4:	f3bf 8f6f 	isb	sy
 800bde8:	f3bf 8f4f 	dsb	sy
 800bdec:	603b      	str	r3, [r7, #0]
}
 800bdee:	bf00      	nop
 800bdf0:	e7fe      	b.n	800bdf0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bdf2:	4b09      	ldr	r3, [pc, #36]	; (800be18 <prvSwitchTimerLists+0xc0>)
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d1b1      	bne.n	800bd60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bdfc:	4b06      	ldr	r3, [pc, #24]	; (800be18 <prvSwitchTimerLists+0xc0>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800be02:	4b06      	ldr	r3, [pc, #24]	; (800be1c <prvSwitchTimerLists+0xc4>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	4a04      	ldr	r2, [pc, #16]	; (800be18 <prvSwitchTimerLists+0xc0>)
 800be08:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800be0a:	4a04      	ldr	r2, [pc, #16]	; (800be1c <prvSwitchTimerLists+0xc4>)
 800be0c:	697b      	ldr	r3, [r7, #20]
 800be0e:	6013      	str	r3, [r2, #0]
}
 800be10:	bf00      	nop
 800be12:	3718      	adds	r7, #24
 800be14:	46bd      	mov	sp, r7
 800be16:	bd80      	pop	{r7, pc}
 800be18:	240017d8 	.word	0x240017d8
 800be1c:	240017dc 	.word	0x240017dc

0800be20 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b082      	sub	sp, #8
 800be24:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800be26:	f000 f965 	bl	800c0f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800be2a:	4b15      	ldr	r3, [pc, #84]	; (800be80 <prvCheckForValidListAndQueue+0x60>)
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d120      	bne.n	800be74 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800be32:	4814      	ldr	r0, [pc, #80]	; (800be84 <prvCheckForValidListAndQueue+0x64>)
 800be34:	f7fe f848 	bl	8009ec8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800be38:	4813      	ldr	r0, [pc, #76]	; (800be88 <prvCheckForValidListAndQueue+0x68>)
 800be3a:	f7fe f845 	bl	8009ec8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800be3e:	4b13      	ldr	r3, [pc, #76]	; (800be8c <prvCheckForValidListAndQueue+0x6c>)
 800be40:	4a10      	ldr	r2, [pc, #64]	; (800be84 <prvCheckForValidListAndQueue+0x64>)
 800be42:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800be44:	4b12      	ldr	r3, [pc, #72]	; (800be90 <prvCheckForValidListAndQueue+0x70>)
 800be46:	4a10      	ldr	r2, [pc, #64]	; (800be88 <prvCheckForValidListAndQueue+0x68>)
 800be48:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800be4a:	2300      	movs	r3, #0
 800be4c:	9300      	str	r3, [sp, #0]
 800be4e:	4b11      	ldr	r3, [pc, #68]	; (800be94 <prvCheckForValidListAndQueue+0x74>)
 800be50:	4a11      	ldr	r2, [pc, #68]	; (800be98 <prvCheckForValidListAndQueue+0x78>)
 800be52:	2110      	movs	r1, #16
 800be54:	200a      	movs	r0, #10
 800be56:	f7fe f953 	bl	800a100 <xQueueGenericCreateStatic>
 800be5a:	4603      	mov	r3, r0
 800be5c:	4a08      	ldr	r2, [pc, #32]	; (800be80 <prvCheckForValidListAndQueue+0x60>)
 800be5e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800be60:	4b07      	ldr	r3, [pc, #28]	; (800be80 <prvCheckForValidListAndQueue+0x60>)
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d005      	beq.n	800be74 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800be68:	4b05      	ldr	r3, [pc, #20]	; (800be80 <prvCheckForValidListAndQueue+0x60>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	490b      	ldr	r1, [pc, #44]	; (800be9c <prvCheckForValidListAndQueue+0x7c>)
 800be6e:	4618      	mov	r0, r3
 800be70:	f7fe fd6c 	bl	800a94c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800be74:	f000 f96e 	bl	800c154 <vPortExitCritical>
}
 800be78:	bf00      	nop
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}
 800be7e:	bf00      	nop
 800be80:	240017e0 	.word	0x240017e0
 800be84:	240017b0 	.word	0x240017b0
 800be88:	240017c4 	.word	0x240017c4
 800be8c:	240017d8 	.word	0x240017d8
 800be90:	240017dc 	.word	0x240017dc
 800be94:	2400188c 	.word	0x2400188c
 800be98:	240017ec 	.word	0x240017ec
 800be9c:	0800f5f0 	.word	0x0800f5f0

0800bea0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bea0:	b480      	push	{r7}
 800bea2:	b085      	sub	sp, #20
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	60f8      	str	r0, [r7, #12]
 800bea8:	60b9      	str	r1, [r7, #8]
 800beaa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	3b04      	subs	r3, #4
 800beb0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800beb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	3b04      	subs	r3, #4
 800bebe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	f023 0201 	bic.w	r2, r3, #1
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	3b04      	subs	r3, #4
 800bece:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bed0:	4a0c      	ldr	r2, [pc, #48]	; (800bf04 <pxPortInitialiseStack+0x64>)
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	3b14      	subs	r3, #20
 800beda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	3b04      	subs	r3, #4
 800bee6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	f06f 0202 	mvn.w	r2, #2
 800beee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	3b20      	subs	r3, #32
 800bef4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bef6:	68fb      	ldr	r3, [r7, #12]
}
 800bef8:	4618      	mov	r0, r3
 800befa:	3714      	adds	r7, #20
 800befc:	46bd      	mov	sp, r7
 800befe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf02:	4770      	bx	lr
 800bf04:	0800bf09 	.word	0x0800bf09

0800bf08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bf08:	b480      	push	{r7}
 800bf0a:	b085      	sub	sp, #20
 800bf0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bf0e:	2300      	movs	r3, #0
 800bf10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bf12:	4b12      	ldr	r3, [pc, #72]	; (800bf5c <prvTaskExitError+0x54>)
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf1a:	d00a      	beq.n	800bf32 <prvTaskExitError+0x2a>
	__asm volatile
 800bf1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf20:	f383 8811 	msr	BASEPRI, r3
 800bf24:	f3bf 8f6f 	isb	sy
 800bf28:	f3bf 8f4f 	dsb	sy
 800bf2c:	60fb      	str	r3, [r7, #12]
}
 800bf2e:	bf00      	nop
 800bf30:	e7fe      	b.n	800bf30 <prvTaskExitError+0x28>
	__asm volatile
 800bf32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf36:	f383 8811 	msr	BASEPRI, r3
 800bf3a:	f3bf 8f6f 	isb	sy
 800bf3e:	f3bf 8f4f 	dsb	sy
 800bf42:	60bb      	str	r3, [r7, #8]
}
 800bf44:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bf46:	bf00      	nop
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d0fc      	beq.n	800bf48 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bf4e:	bf00      	nop
 800bf50:	bf00      	nop
 800bf52:	3714      	adds	r7, #20
 800bf54:	46bd      	mov	sp, r7
 800bf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5a:	4770      	bx	lr
 800bf5c:	24000034 	.word	0x24000034

0800bf60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bf60:	4b07      	ldr	r3, [pc, #28]	; (800bf80 <pxCurrentTCBConst2>)
 800bf62:	6819      	ldr	r1, [r3, #0]
 800bf64:	6808      	ldr	r0, [r1, #0]
 800bf66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf6a:	f380 8809 	msr	PSP, r0
 800bf6e:	f3bf 8f6f 	isb	sy
 800bf72:	f04f 0000 	mov.w	r0, #0
 800bf76:	f380 8811 	msr	BASEPRI, r0
 800bf7a:	4770      	bx	lr
 800bf7c:	f3af 8000 	nop.w

0800bf80 <pxCurrentTCBConst2>:
 800bf80:	240012b0 	.word	0x240012b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bf84:	bf00      	nop
 800bf86:	bf00      	nop

0800bf88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bf88:	4808      	ldr	r0, [pc, #32]	; (800bfac <prvPortStartFirstTask+0x24>)
 800bf8a:	6800      	ldr	r0, [r0, #0]
 800bf8c:	6800      	ldr	r0, [r0, #0]
 800bf8e:	f380 8808 	msr	MSP, r0
 800bf92:	f04f 0000 	mov.w	r0, #0
 800bf96:	f380 8814 	msr	CONTROL, r0
 800bf9a:	b662      	cpsie	i
 800bf9c:	b661      	cpsie	f
 800bf9e:	f3bf 8f4f 	dsb	sy
 800bfa2:	f3bf 8f6f 	isb	sy
 800bfa6:	df00      	svc	0
 800bfa8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bfaa:	bf00      	nop
 800bfac:	e000ed08 	.word	0xe000ed08

0800bfb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b086      	sub	sp, #24
 800bfb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bfb6:	4b46      	ldr	r3, [pc, #280]	; (800c0d0 <xPortStartScheduler+0x120>)
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	4a46      	ldr	r2, [pc, #280]	; (800c0d4 <xPortStartScheduler+0x124>)
 800bfbc:	4293      	cmp	r3, r2
 800bfbe:	d10a      	bne.n	800bfd6 <xPortStartScheduler+0x26>
	__asm volatile
 800bfc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfc4:	f383 8811 	msr	BASEPRI, r3
 800bfc8:	f3bf 8f6f 	isb	sy
 800bfcc:	f3bf 8f4f 	dsb	sy
 800bfd0:	613b      	str	r3, [r7, #16]
}
 800bfd2:	bf00      	nop
 800bfd4:	e7fe      	b.n	800bfd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bfd6:	4b3e      	ldr	r3, [pc, #248]	; (800c0d0 <xPortStartScheduler+0x120>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	4a3f      	ldr	r2, [pc, #252]	; (800c0d8 <xPortStartScheduler+0x128>)
 800bfdc:	4293      	cmp	r3, r2
 800bfde:	d10a      	bne.n	800bff6 <xPortStartScheduler+0x46>
	__asm volatile
 800bfe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfe4:	f383 8811 	msr	BASEPRI, r3
 800bfe8:	f3bf 8f6f 	isb	sy
 800bfec:	f3bf 8f4f 	dsb	sy
 800bff0:	60fb      	str	r3, [r7, #12]
}
 800bff2:	bf00      	nop
 800bff4:	e7fe      	b.n	800bff4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bff6:	4b39      	ldr	r3, [pc, #228]	; (800c0dc <xPortStartScheduler+0x12c>)
 800bff8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bffa:	697b      	ldr	r3, [r7, #20]
 800bffc:	781b      	ldrb	r3, [r3, #0]
 800bffe:	b2db      	uxtb	r3, r3
 800c000:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c002:	697b      	ldr	r3, [r7, #20]
 800c004:	22ff      	movs	r2, #255	; 0xff
 800c006:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c008:	697b      	ldr	r3, [r7, #20]
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	b2db      	uxtb	r3, r3
 800c00e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c010:	78fb      	ldrb	r3, [r7, #3]
 800c012:	b2db      	uxtb	r3, r3
 800c014:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c018:	b2da      	uxtb	r2, r3
 800c01a:	4b31      	ldr	r3, [pc, #196]	; (800c0e0 <xPortStartScheduler+0x130>)
 800c01c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c01e:	4b31      	ldr	r3, [pc, #196]	; (800c0e4 <xPortStartScheduler+0x134>)
 800c020:	2207      	movs	r2, #7
 800c022:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c024:	e009      	b.n	800c03a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c026:	4b2f      	ldr	r3, [pc, #188]	; (800c0e4 <xPortStartScheduler+0x134>)
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	3b01      	subs	r3, #1
 800c02c:	4a2d      	ldr	r2, [pc, #180]	; (800c0e4 <xPortStartScheduler+0x134>)
 800c02e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c030:	78fb      	ldrb	r3, [r7, #3]
 800c032:	b2db      	uxtb	r3, r3
 800c034:	005b      	lsls	r3, r3, #1
 800c036:	b2db      	uxtb	r3, r3
 800c038:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c03a:	78fb      	ldrb	r3, [r7, #3]
 800c03c:	b2db      	uxtb	r3, r3
 800c03e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c042:	2b80      	cmp	r3, #128	; 0x80
 800c044:	d0ef      	beq.n	800c026 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c046:	4b27      	ldr	r3, [pc, #156]	; (800c0e4 <xPortStartScheduler+0x134>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f1c3 0307 	rsb	r3, r3, #7
 800c04e:	2b04      	cmp	r3, #4
 800c050:	d00a      	beq.n	800c068 <xPortStartScheduler+0xb8>
	__asm volatile
 800c052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c056:	f383 8811 	msr	BASEPRI, r3
 800c05a:	f3bf 8f6f 	isb	sy
 800c05e:	f3bf 8f4f 	dsb	sy
 800c062:	60bb      	str	r3, [r7, #8]
}
 800c064:	bf00      	nop
 800c066:	e7fe      	b.n	800c066 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c068:	4b1e      	ldr	r3, [pc, #120]	; (800c0e4 <xPortStartScheduler+0x134>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	021b      	lsls	r3, r3, #8
 800c06e:	4a1d      	ldr	r2, [pc, #116]	; (800c0e4 <xPortStartScheduler+0x134>)
 800c070:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c072:	4b1c      	ldr	r3, [pc, #112]	; (800c0e4 <xPortStartScheduler+0x134>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c07a:	4a1a      	ldr	r2, [pc, #104]	; (800c0e4 <xPortStartScheduler+0x134>)
 800c07c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	b2da      	uxtb	r2, r3
 800c082:	697b      	ldr	r3, [r7, #20]
 800c084:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c086:	4b18      	ldr	r3, [pc, #96]	; (800c0e8 <xPortStartScheduler+0x138>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	4a17      	ldr	r2, [pc, #92]	; (800c0e8 <xPortStartScheduler+0x138>)
 800c08c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c090:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c092:	4b15      	ldr	r3, [pc, #84]	; (800c0e8 <xPortStartScheduler+0x138>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	4a14      	ldr	r2, [pc, #80]	; (800c0e8 <xPortStartScheduler+0x138>)
 800c098:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c09c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c09e:	f000 f8dd 	bl	800c25c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c0a2:	4b12      	ldr	r3, [pc, #72]	; (800c0ec <xPortStartScheduler+0x13c>)
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c0a8:	f000 f8fc 	bl	800c2a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c0ac:	4b10      	ldr	r3, [pc, #64]	; (800c0f0 <xPortStartScheduler+0x140>)
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	4a0f      	ldr	r2, [pc, #60]	; (800c0f0 <xPortStartScheduler+0x140>)
 800c0b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c0b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c0b8:	f7ff ff66 	bl	800bf88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c0bc:	f7ff f856 	bl	800b16c <vTaskSwitchContext>
	prvTaskExitError();
 800c0c0:	f7ff ff22 	bl	800bf08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c0c4:	2300      	movs	r3, #0
}
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	3718      	adds	r7, #24
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd80      	pop	{r7, pc}
 800c0ce:	bf00      	nop
 800c0d0:	e000ed00 	.word	0xe000ed00
 800c0d4:	410fc271 	.word	0x410fc271
 800c0d8:	410fc270 	.word	0x410fc270
 800c0dc:	e000e400 	.word	0xe000e400
 800c0e0:	240018dc 	.word	0x240018dc
 800c0e4:	240018e0 	.word	0x240018e0
 800c0e8:	e000ed20 	.word	0xe000ed20
 800c0ec:	24000034 	.word	0x24000034
 800c0f0:	e000ef34 	.word	0xe000ef34

0800c0f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b083      	sub	sp, #12
 800c0f8:	af00      	add	r7, sp, #0
	__asm volatile
 800c0fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0fe:	f383 8811 	msr	BASEPRI, r3
 800c102:	f3bf 8f6f 	isb	sy
 800c106:	f3bf 8f4f 	dsb	sy
 800c10a:	607b      	str	r3, [r7, #4]
}
 800c10c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c10e:	4b0f      	ldr	r3, [pc, #60]	; (800c14c <vPortEnterCritical+0x58>)
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	3301      	adds	r3, #1
 800c114:	4a0d      	ldr	r2, [pc, #52]	; (800c14c <vPortEnterCritical+0x58>)
 800c116:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c118:	4b0c      	ldr	r3, [pc, #48]	; (800c14c <vPortEnterCritical+0x58>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	2b01      	cmp	r3, #1
 800c11e:	d10f      	bne.n	800c140 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c120:	4b0b      	ldr	r3, [pc, #44]	; (800c150 <vPortEnterCritical+0x5c>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	b2db      	uxtb	r3, r3
 800c126:	2b00      	cmp	r3, #0
 800c128:	d00a      	beq.n	800c140 <vPortEnterCritical+0x4c>
	__asm volatile
 800c12a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c12e:	f383 8811 	msr	BASEPRI, r3
 800c132:	f3bf 8f6f 	isb	sy
 800c136:	f3bf 8f4f 	dsb	sy
 800c13a:	603b      	str	r3, [r7, #0]
}
 800c13c:	bf00      	nop
 800c13e:	e7fe      	b.n	800c13e <vPortEnterCritical+0x4a>
	}
}
 800c140:	bf00      	nop
 800c142:	370c      	adds	r7, #12
 800c144:	46bd      	mov	sp, r7
 800c146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14a:	4770      	bx	lr
 800c14c:	24000034 	.word	0x24000034
 800c150:	e000ed04 	.word	0xe000ed04

0800c154 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c154:	b480      	push	{r7}
 800c156:	b083      	sub	sp, #12
 800c158:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c15a:	4b12      	ldr	r3, [pc, #72]	; (800c1a4 <vPortExitCritical+0x50>)
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d10a      	bne.n	800c178 <vPortExitCritical+0x24>
	__asm volatile
 800c162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c166:	f383 8811 	msr	BASEPRI, r3
 800c16a:	f3bf 8f6f 	isb	sy
 800c16e:	f3bf 8f4f 	dsb	sy
 800c172:	607b      	str	r3, [r7, #4]
}
 800c174:	bf00      	nop
 800c176:	e7fe      	b.n	800c176 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c178:	4b0a      	ldr	r3, [pc, #40]	; (800c1a4 <vPortExitCritical+0x50>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	3b01      	subs	r3, #1
 800c17e:	4a09      	ldr	r2, [pc, #36]	; (800c1a4 <vPortExitCritical+0x50>)
 800c180:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c182:	4b08      	ldr	r3, [pc, #32]	; (800c1a4 <vPortExitCritical+0x50>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d105      	bne.n	800c196 <vPortExitCritical+0x42>
 800c18a:	2300      	movs	r3, #0
 800c18c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	f383 8811 	msr	BASEPRI, r3
}
 800c194:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c196:	bf00      	nop
 800c198:	370c      	adds	r7, #12
 800c19a:	46bd      	mov	sp, r7
 800c19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a0:	4770      	bx	lr
 800c1a2:	bf00      	nop
 800c1a4:	24000034 	.word	0x24000034
	...

0800c1b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c1b0:	f3ef 8009 	mrs	r0, PSP
 800c1b4:	f3bf 8f6f 	isb	sy
 800c1b8:	4b15      	ldr	r3, [pc, #84]	; (800c210 <pxCurrentTCBConst>)
 800c1ba:	681a      	ldr	r2, [r3, #0]
 800c1bc:	f01e 0f10 	tst.w	lr, #16
 800c1c0:	bf08      	it	eq
 800c1c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c1c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ca:	6010      	str	r0, [r2, #0]
 800c1cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c1d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c1d4:	f380 8811 	msr	BASEPRI, r0
 800c1d8:	f3bf 8f4f 	dsb	sy
 800c1dc:	f3bf 8f6f 	isb	sy
 800c1e0:	f7fe ffc4 	bl	800b16c <vTaskSwitchContext>
 800c1e4:	f04f 0000 	mov.w	r0, #0
 800c1e8:	f380 8811 	msr	BASEPRI, r0
 800c1ec:	bc09      	pop	{r0, r3}
 800c1ee:	6819      	ldr	r1, [r3, #0]
 800c1f0:	6808      	ldr	r0, [r1, #0]
 800c1f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1f6:	f01e 0f10 	tst.w	lr, #16
 800c1fa:	bf08      	it	eq
 800c1fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c200:	f380 8809 	msr	PSP, r0
 800c204:	f3bf 8f6f 	isb	sy
 800c208:	4770      	bx	lr
 800c20a:	bf00      	nop
 800c20c:	f3af 8000 	nop.w

0800c210 <pxCurrentTCBConst>:
 800c210:	240012b0 	.word	0x240012b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c214:	bf00      	nop
 800c216:	bf00      	nop

0800c218 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c218:	b580      	push	{r7, lr}
 800c21a:	b082      	sub	sp, #8
 800c21c:	af00      	add	r7, sp, #0
	__asm volatile
 800c21e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c222:	f383 8811 	msr	BASEPRI, r3
 800c226:	f3bf 8f6f 	isb	sy
 800c22a:	f3bf 8f4f 	dsb	sy
 800c22e:	607b      	str	r3, [r7, #4]
}
 800c230:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c232:	f7fe fee1 	bl	800aff8 <xTaskIncrementTick>
 800c236:	4603      	mov	r3, r0
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d003      	beq.n	800c244 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c23c:	4b06      	ldr	r3, [pc, #24]	; (800c258 <xPortSysTickHandler+0x40>)
 800c23e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c242:	601a      	str	r2, [r3, #0]
 800c244:	2300      	movs	r3, #0
 800c246:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c248:	683b      	ldr	r3, [r7, #0]
 800c24a:	f383 8811 	msr	BASEPRI, r3
}
 800c24e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c250:	bf00      	nop
 800c252:	3708      	adds	r7, #8
 800c254:	46bd      	mov	sp, r7
 800c256:	bd80      	pop	{r7, pc}
 800c258:	e000ed04 	.word	0xe000ed04

0800c25c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c25c:	b480      	push	{r7}
 800c25e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c260:	4b0b      	ldr	r3, [pc, #44]	; (800c290 <vPortSetupTimerInterrupt+0x34>)
 800c262:	2200      	movs	r2, #0
 800c264:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c266:	4b0b      	ldr	r3, [pc, #44]	; (800c294 <vPortSetupTimerInterrupt+0x38>)
 800c268:	2200      	movs	r2, #0
 800c26a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c26c:	4b0a      	ldr	r3, [pc, #40]	; (800c298 <vPortSetupTimerInterrupt+0x3c>)
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	4a0a      	ldr	r2, [pc, #40]	; (800c29c <vPortSetupTimerInterrupt+0x40>)
 800c272:	fba2 2303 	umull	r2, r3, r2, r3
 800c276:	099b      	lsrs	r3, r3, #6
 800c278:	4a09      	ldr	r2, [pc, #36]	; (800c2a0 <vPortSetupTimerInterrupt+0x44>)
 800c27a:	3b01      	subs	r3, #1
 800c27c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c27e:	4b04      	ldr	r3, [pc, #16]	; (800c290 <vPortSetupTimerInterrupt+0x34>)
 800c280:	2207      	movs	r2, #7
 800c282:	601a      	str	r2, [r3, #0]
}
 800c284:	bf00      	nop
 800c286:	46bd      	mov	sp, r7
 800c288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28c:	4770      	bx	lr
 800c28e:	bf00      	nop
 800c290:	e000e010 	.word	0xe000e010
 800c294:	e000e018 	.word	0xe000e018
 800c298:	24000000 	.word	0x24000000
 800c29c:	10624dd3 	.word	0x10624dd3
 800c2a0:	e000e014 	.word	0xe000e014

0800c2a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c2a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c2b4 <vPortEnableVFP+0x10>
 800c2a8:	6801      	ldr	r1, [r0, #0]
 800c2aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c2ae:	6001      	str	r1, [r0, #0]
 800c2b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c2b2:	bf00      	nop
 800c2b4:	e000ed88 	.word	0xe000ed88

0800c2b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c2b8:	b480      	push	{r7}
 800c2ba:	b085      	sub	sp, #20
 800c2bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c2be:	f3ef 8305 	mrs	r3, IPSR
 800c2c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	2b0f      	cmp	r3, #15
 800c2c8:	d914      	bls.n	800c2f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c2ca:	4a17      	ldr	r2, [pc, #92]	; (800c328 <vPortValidateInterruptPriority+0x70>)
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	4413      	add	r3, r2
 800c2d0:	781b      	ldrb	r3, [r3, #0]
 800c2d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c2d4:	4b15      	ldr	r3, [pc, #84]	; (800c32c <vPortValidateInterruptPriority+0x74>)
 800c2d6:	781b      	ldrb	r3, [r3, #0]
 800c2d8:	7afa      	ldrb	r2, [r7, #11]
 800c2da:	429a      	cmp	r2, r3
 800c2dc:	d20a      	bcs.n	800c2f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c2de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2e2:	f383 8811 	msr	BASEPRI, r3
 800c2e6:	f3bf 8f6f 	isb	sy
 800c2ea:	f3bf 8f4f 	dsb	sy
 800c2ee:	607b      	str	r3, [r7, #4]
}
 800c2f0:	bf00      	nop
 800c2f2:	e7fe      	b.n	800c2f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c2f4:	4b0e      	ldr	r3, [pc, #56]	; (800c330 <vPortValidateInterruptPriority+0x78>)
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c2fc:	4b0d      	ldr	r3, [pc, #52]	; (800c334 <vPortValidateInterruptPriority+0x7c>)
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	429a      	cmp	r2, r3
 800c302:	d90a      	bls.n	800c31a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c304:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c308:	f383 8811 	msr	BASEPRI, r3
 800c30c:	f3bf 8f6f 	isb	sy
 800c310:	f3bf 8f4f 	dsb	sy
 800c314:	603b      	str	r3, [r7, #0]
}
 800c316:	bf00      	nop
 800c318:	e7fe      	b.n	800c318 <vPortValidateInterruptPriority+0x60>
	}
 800c31a:	bf00      	nop
 800c31c:	3714      	adds	r7, #20
 800c31e:	46bd      	mov	sp, r7
 800c320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c324:	4770      	bx	lr
 800c326:	bf00      	nop
 800c328:	e000e3f0 	.word	0xe000e3f0
 800c32c:	240018dc 	.word	0x240018dc
 800c330:	e000ed0c 	.word	0xe000ed0c
 800c334:	240018e0 	.word	0x240018e0

0800c338 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b08a      	sub	sp, #40	; 0x28
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c340:	2300      	movs	r3, #0
 800c342:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c344:	f7fe fd9c 	bl	800ae80 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c348:	4b5b      	ldr	r3, [pc, #364]	; (800c4b8 <pvPortMalloc+0x180>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d101      	bne.n	800c354 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c350:	f000 f920 	bl	800c594 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c354:	4b59      	ldr	r3, [pc, #356]	; (800c4bc <pvPortMalloc+0x184>)
 800c356:	681a      	ldr	r2, [r3, #0]
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	4013      	ands	r3, r2
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	f040 8093 	bne.w	800c488 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d01d      	beq.n	800c3a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c368:	2208      	movs	r2, #8
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	4413      	add	r3, r2
 800c36e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f003 0307 	and.w	r3, r3, #7
 800c376:	2b00      	cmp	r3, #0
 800c378:	d014      	beq.n	800c3a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f023 0307 	bic.w	r3, r3, #7
 800c380:	3308      	adds	r3, #8
 800c382:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	f003 0307 	and.w	r3, r3, #7
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d00a      	beq.n	800c3a4 <pvPortMalloc+0x6c>
	__asm volatile
 800c38e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c392:	f383 8811 	msr	BASEPRI, r3
 800c396:	f3bf 8f6f 	isb	sy
 800c39a:	f3bf 8f4f 	dsb	sy
 800c39e:	617b      	str	r3, [r7, #20]
}
 800c3a0:	bf00      	nop
 800c3a2:	e7fe      	b.n	800c3a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d06e      	beq.n	800c488 <pvPortMalloc+0x150>
 800c3aa:	4b45      	ldr	r3, [pc, #276]	; (800c4c0 <pvPortMalloc+0x188>)
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	687a      	ldr	r2, [r7, #4]
 800c3b0:	429a      	cmp	r2, r3
 800c3b2:	d869      	bhi.n	800c488 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c3b4:	4b43      	ldr	r3, [pc, #268]	; (800c4c4 <pvPortMalloc+0x18c>)
 800c3b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c3b8:	4b42      	ldr	r3, [pc, #264]	; (800c4c4 <pvPortMalloc+0x18c>)
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c3be:	e004      	b.n	800c3ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c3c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c3c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c3ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3cc:	685b      	ldr	r3, [r3, #4]
 800c3ce:	687a      	ldr	r2, [r7, #4]
 800c3d0:	429a      	cmp	r2, r3
 800c3d2:	d903      	bls.n	800c3dc <pvPortMalloc+0xa4>
 800c3d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d1f1      	bne.n	800c3c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c3dc:	4b36      	ldr	r3, [pc, #216]	; (800c4b8 <pvPortMalloc+0x180>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c3e2:	429a      	cmp	r2, r3
 800c3e4:	d050      	beq.n	800c488 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c3e6:	6a3b      	ldr	r3, [r7, #32]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	2208      	movs	r2, #8
 800c3ec:	4413      	add	r3, r2
 800c3ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c3f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3f2:	681a      	ldr	r2, [r3, #0]
 800c3f4:	6a3b      	ldr	r3, [r7, #32]
 800c3f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c3f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3fa:	685a      	ldr	r2, [r3, #4]
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	1ad2      	subs	r2, r2, r3
 800c400:	2308      	movs	r3, #8
 800c402:	005b      	lsls	r3, r3, #1
 800c404:	429a      	cmp	r2, r3
 800c406:	d91f      	bls.n	800c448 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	4413      	add	r3, r2
 800c40e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c410:	69bb      	ldr	r3, [r7, #24]
 800c412:	f003 0307 	and.w	r3, r3, #7
 800c416:	2b00      	cmp	r3, #0
 800c418:	d00a      	beq.n	800c430 <pvPortMalloc+0xf8>
	__asm volatile
 800c41a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c41e:	f383 8811 	msr	BASEPRI, r3
 800c422:	f3bf 8f6f 	isb	sy
 800c426:	f3bf 8f4f 	dsb	sy
 800c42a:	613b      	str	r3, [r7, #16]
}
 800c42c:	bf00      	nop
 800c42e:	e7fe      	b.n	800c42e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c432:	685a      	ldr	r2, [r3, #4]
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	1ad2      	subs	r2, r2, r3
 800c438:	69bb      	ldr	r3, [r7, #24]
 800c43a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c43c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c43e:	687a      	ldr	r2, [r7, #4]
 800c440:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c442:	69b8      	ldr	r0, [r7, #24]
 800c444:	f000 f908 	bl	800c658 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c448:	4b1d      	ldr	r3, [pc, #116]	; (800c4c0 <pvPortMalloc+0x188>)
 800c44a:	681a      	ldr	r2, [r3, #0]
 800c44c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c44e:	685b      	ldr	r3, [r3, #4]
 800c450:	1ad3      	subs	r3, r2, r3
 800c452:	4a1b      	ldr	r2, [pc, #108]	; (800c4c0 <pvPortMalloc+0x188>)
 800c454:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c456:	4b1a      	ldr	r3, [pc, #104]	; (800c4c0 <pvPortMalloc+0x188>)
 800c458:	681a      	ldr	r2, [r3, #0]
 800c45a:	4b1b      	ldr	r3, [pc, #108]	; (800c4c8 <pvPortMalloc+0x190>)
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	429a      	cmp	r2, r3
 800c460:	d203      	bcs.n	800c46a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c462:	4b17      	ldr	r3, [pc, #92]	; (800c4c0 <pvPortMalloc+0x188>)
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	4a18      	ldr	r2, [pc, #96]	; (800c4c8 <pvPortMalloc+0x190>)
 800c468:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c46a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c46c:	685a      	ldr	r2, [r3, #4]
 800c46e:	4b13      	ldr	r3, [pc, #76]	; (800c4bc <pvPortMalloc+0x184>)
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	431a      	orrs	r2, r3
 800c474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c476:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c47a:	2200      	movs	r2, #0
 800c47c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c47e:	4b13      	ldr	r3, [pc, #76]	; (800c4cc <pvPortMalloc+0x194>)
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	3301      	adds	r3, #1
 800c484:	4a11      	ldr	r2, [pc, #68]	; (800c4cc <pvPortMalloc+0x194>)
 800c486:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c488:	f7fe fd08 	bl	800ae9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c48c:	69fb      	ldr	r3, [r7, #28]
 800c48e:	f003 0307 	and.w	r3, r3, #7
 800c492:	2b00      	cmp	r3, #0
 800c494:	d00a      	beq.n	800c4ac <pvPortMalloc+0x174>
	__asm volatile
 800c496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c49a:	f383 8811 	msr	BASEPRI, r3
 800c49e:	f3bf 8f6f 	isb	sy
 800c4a2:	f3bf 8f4f 	dsb	sy
 800c4a6:	60fb      	str	r3, [r7, #12]
}
 800c4a8:	bf00      	nop
 800c4aa:	e7fe      	b.n	800c4aa <pvPortMalloc+0x172>
	return pvReturn;
 800c4ac:	69fb      	ldr	r3, [r7, #28]
}
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	3728      	adds	r7, #40	; 0x28
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	bd80      	pop	{r7, pc}
 800c4b6:	bf00      	nop
 800c4b8:	240054ec 	.word	0x240054ec
 800c4bc:	24005500 	.word	0x24005500
 800c4c0:	240054f0 	.word	0x240054f0
 800c4c4:	240054e4 	.word	0x240054e4
 800c4c8:	240054f4 	.word	0x240054f4
 800c4cc:	240054f8 	.word	0x240054f8

0800c4d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b086      	sub	sp, #24
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d04d      	beq.n	800c57e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c4e2:	2308      	movs	r3, #8
 800c4e4:	425b      	negs	r3, r3
 800c4e6:	697a      	ldr	r2, [r7, #20]
 800c4e8:	4413      	add	r3, r2
 800c4ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c4ec:	697b      	ldr	r3, [r7, #20]
 800c4ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c4f0:	693b      	ldr	r3, [r7, #16]
 800c4f2:	685a      	ldr	r2, [r3, #4]
 800c4f4:	4b24      	ldr	r3, [pc, #144]	; (800c588 <vPortFree+0xb8>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	4013      	ands	r3, r2
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d10a      	bne.n	800c514 <vPortFree+0x44>
	__asm volatile
 800c4fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c502:	f383 8811 	msr	BASEPRI, r3
 800c506:	f3bf 8f6f 	isb	sy
 800c50a:	f3bf 8f4f 	dsb	sy
 800c50e:	60fb      	str	r3, [r7, #12]
}
 800c510:	bf00      	nop
 800c512:	e7fe      	b.n	800c512 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d00a      	beq.n	800c532 <vPortFree+0x62>
	__asm volatile
 800c51c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c520:	f383 8811 	msr	BASEPRI, r3
 800c524:	f3bf 8f6f 	isb	sy
 800c528:	f3bf 8f4f 	dsb	sy
 800c52c:	60bb      	str	r3, [r7, #8]
}
 800c52e:	bf00      	nop
 800c530:	e7fe      	b.n	800c530 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c532:	693b      	ldr	r3, [r7, #16]
 800c534:	685a      	ldr	r2, [r3, #4]
 800c536:	4b14      	ldr	r3, [pc, #80]	; (800c588 <vPortFree+0xb8>)
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	4013      	ands	r3, r2
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d01e      	beq.n	800c57e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c540:	693b      	ldr	r3, [r7, #16]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d11a      	bne.n	800c57e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c548:	693b      	ldr	r3, [r7, #16]
 800c54a:	685a      	ldr	r2, [r3, #4]
 800c54c:	4b0e      	ldr	r3, [pc, #56]	; (800c588 <vPortFree+0xb8>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	43db      	mvns	r3, r3
 800c552:	401a      	ands	r2, r3
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c558:	f7fe fc92 	bl	800ae80 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c55c:	693b      	ldr	r3, [r7, #16]
 800c55e:	685a      	ldr	r2, [r3, #4]
 800c560:	4b0a      	ldr	r3, [pc, #40]	; (800c58c <vPortFree+0xbc>)
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	4413      	add	r3, r2
 800c566:	4a09      	ldr	r2, [pc, #36]	; (800c58c <vPortFree+0xbc>)
 800c568:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c56a:	6938      	ldr	r0, [r7, #16]
 800c56c:	f000 f874 	bl	800c658 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c570:	4b07      	ldr	r3, [pc, #28]	; (800c590 <vPortFree+0xc0>)
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	3301      	adds	r3, #1
 800c576:	4a06      	ldr	r2, [pc, #24]	; (800c590 <vPortFree+0xc0>)
 800c578:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c57a:	f7fe fc8f 	bl	800ae9c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c57e:	bf00      	nop
 800c580:	3718      	adds	r7, #24
 800c582:	46bd      	mov	sp, r7
 800c584:	bd80      	pop	{r7, pc}
 800c586:	bf00      	nop
 800c588:	24005500 	.word	0x24005500
 800c58c:	240054f0 	.word	0x240054f0
 800c590:	240054fc 	.word	0x240054fc

0800c594 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c594:	b480      	push	{r7}
 800c596:	b085      	sub	sp, #20
 800c598:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c59a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c59e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c5a0:	4b27      	ldr	r3, [pc, #156]	; (800c640 <prvHeapInit+0xac>)
 800c5a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	f003 0307 	and.w	r3, r3, #7
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d00c      	beq.n	800c5c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	3307      	adds	r3, #7
 800c5b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	f023 0307 	bic.w	r3, r3, #7
 800c5ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c5bc:	68ba      	ldr	r2, [r7, #8]
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	1ad3      	subs	r3, r2, r3
 800c5c2:	4a1f      	ldr	r2, [pc, #124]	; (800c640 <prvHeapInit+0xac>)
 800c5c4:	4413      	add	r3, r2
 800c5c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c5cc:	4a1d      	ldr	r2, [pc, #116]	; (800c644 <prvHeapInit+0xb0>)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c5d2:	4b1c      	ldr	r3, [pc, #112]	; (800c644 <prvHeapInit+0xb0>)
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	68ba      	ldr	r2, [r7, #8]
 800c5dc:	4413      	add	r3, r2
 800c5de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c5e0:	2208      	movs	r2, #8
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	1a9b      	subs	r3, r3, r2
 800c5e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	f023 0307 	bic.w	r3, r3, #7
 800c5ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	4a15      	ldr	r2, [pc, #84]	; (800c648 <prvHeapInit+0xb4>)
 800c5f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c5f6:	4b14      	ldr	r3, [pc, #80]	; (800c648 <prvHeapInit+0xb4>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c5fe:	4b12      	ldr	r3, [pc, #72]	; (800c648 <prvHeapInit+0xb4>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	2200      	movs	r2, #0
 800c604:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	68fa      	ldr	r2, [r7, #12]
 800c60e:	1ad2      	subs	r2, r2, r3
 800c610:	683b      	ldr	r3, [r7, #0]
 800c612:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c614:	4b0c      	ldr	r3, [pc, #48]	; (800c648 <prvHeapInit+0xb4>)
 800c616:	681a      	ldr	r2, [r3, #0]
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	685b      	ldr	r3, [r3, #4]
 800c620:	4a0a      	ldr	r2, [pc, #40]	; (800c64c <prvHeapInit+0xb8>)
 800c622:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	685b      	ldr	r3, [r3, #4]
 800c628:	4a09      	ldr	r2, [pc, #36]	; (800c650 <prvHeapInit+0xbc>)
 800c62a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c62c:	4b09      	ldr	r3, [pc, #36]	; (800c654 <prvHeapInit+0xc0>)
 800c62e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c632:	601a      	str	r2, [r3, #0]
}
 800c634:	bf00      	nop
 800c636:	3714      	adds	r7, #20
 800c638:	46bd      	mov	sp, r7
 800c63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63e:	4770      	bx	lr
 800c640:	240018e4 	.word	0x240018e4
 800c644:	240054e4 	.word	0x240054e4
 800c648:	240054ec 	.word	0x240054ec
 800c64c:	240054f4 	.word	0x240054f4
 800c650:	240054f0 	.word	0x240054f0
 800c654:	24005500 	.word	0x24005500

0800c658 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c658:	b480      	push	{r7}
 800c65a:	b085      	sub	sp, #20
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c660:	4b28      	ldr	r3, [pc, #160]	; (800c704 <prvInsertBlockIntoFreeList+0xac>)
 800c662:	60fb      	str	r3, [r7, #12]
 800c664:	e002      	b.n	800c66c <prvInsertBlockIntoFreeList+0x14>
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	60fb      	str	r3, [r7, #12]
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	687a      	ldr	r2, [r7, #4]
 800c672:	429a      	cmp	r2, r3
 800c674:	d8f7      	bhi.n	800c666 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	685b      	ldr	r3, [r3, #4]
 800c67e:	68ba      	ldr	r2, [r7, #8]
 800c680:	4413      	add	r3, r2
 800c682:	687a      	ldr	r2, [r7, #4]
 800c684:	429a      	cmp	r2, r3
 800c686:	d108      	bne.n	800c69a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	685a      	ldr	r2, [r3, #4]
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	685b      	ldr	r3, [r3, #4]
 800c690:	441a      	add	r2, r3
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	685b      	ldr	r3, [r3, #4]
 800c6a2:	68ba      	ldr	r2, [r7, #8]
 800c6a4:	441a      	add	r2, r3
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	429a      	cmp	r2, r3
 800c6ac:	d118      	bne.n	800c6e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	681a      	ldr	r2, [r3, #0]
 800c6b2:	4b15      	ldr	r3, [pc, #84]	; (800c708 <prvInsertBlockIntoFreeList+0xb0>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	429a      	cmp	r2, r3
 800c6b8:	d00d      	beq.n	800c6d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	685a      	ldr	r2, [r3, #4]
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	685b      	ldr	r3, [r3, #4]
 800c6c4:	441a      	add	r2, r3
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	681a      	ldr	r2, [r3, #0]
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	601a      	str	r2, [r3, #0]
 800c6d4:	e008      	b.n	800c6e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c6d6:	4b0c      	ldr	r3, [pc, #48]	; (800c708 <prvInsertBlockIntoFreeList+0xb0>)
 800c6d8:	681a      	ldr	r2, [r3, #0]
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	601a      	str	r2, [r3, #0]
 800c6de:	e003      	b.n	800c6e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	681a      	ldr	r2, [r3, #0]
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c6e8:	68fa      	ldr	r2, [r7, #12]
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	429a      	cmp	r2, r3
 800c6ee:	d002      	beq.n	800c6f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	687a      	ldr	r2, [r7, #4]
 800c6f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c6f6:	bf00      	nop
 800c6f8:	3714      	adds	r7, #20
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c700:	4770      	bx	lr
 800c702:	bf00      	nop
 800c704:	240054e4 	.word	0x240054e4
 800c708:	240054ec 	.word	0x240054ec

0800c70c <Bmx160_init>:
const float gyroRange = Bmx160_GYRO_SENSITIVITY_250DPS;

sBmx160Dev_t Obmx160;

void Bmx160_init()
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	af00      	add	r7, sp, #0
    Obmx160.delayMs = HAL_Delay;
 800c710:	4b04      	ldr	r3, [pc, #16]	; (800c724 <Bmx160_init+0x18>)
 800c712:	4a05      	ldr	r2, [pc, #20]	; (800c728 <Bmx160_init+0x1c>)
 800c714:	621a      	str	r2, [r3, #32]
    Bmx160_begin();
 800c716:	f000 f809 	bl	800c72c <Bmx160_begin>
    DelayUs(100);
 800c71a:	2064      	movs	r0, #100	; 0x64
 800c71c:	f000 fa2a 	bl	800cb74 <DelayUs>
}
 800c720:	bf00      	nop
 800c722:	bd80      	pop	{r7, pc}
 800c724:	24005504 	.word	0x24005504
 800c728:	080015d9 	.word	0x080015d9

0800c72c <Bmx160_begin>:

uint8_t Bmx160_begin()
{
 800c72c:	b580      	push	{r7, lr}
 800c72e:	af00      	add	r7, sp, #0
    if (Bmx160_scan() == TRUE){
 800c730:	f000 fa17 	bl	800cb62 <Bmx160_scan>
 800c734:	4603      	mov	r3, r0
 800c736:	2b01      	cmp	r3, #1
 800c738:	d11d      	bne.n	800c776 <Bmx160_begin+0x4a>
        Bmx160_softReset_();
 800c73a:	f000 f821 	bl	800c780 <Bmx160_softReset_>
        Bmx160_writeBmxReg(Bmx160_COMMAND_REG_ADDR, 0x11);
 800c73e:	2111      	movs	r1, #17
 800c740:	207e      	movs	r0, #126	; 0x7e
 800c742:	f000 f9d5 	bl	800caf0 <Bmx160_writeBmxReg>
        Obmx160.delayMs(50);
 800c746:	4b0d      	ldr	r3, [pc, #52]	; (800c77c <Bmx160_begin+0x50>)
 800c748:	6a1b      	ldr	r3, [r3, #32]
 800c74a:	2032      	movs	r0, #50	; 0x32
 800c74c:	4798      	blx	r3
        /* Set gyro to normal mode */
        Bmx160_writeBmxReg(Bmx160_COMMAND_REG_ADDR, 0x15);
 800c74e:	2115      	movs	r1, #21
 800c750:	207e      	movs	r0, #126	; 0x7e
 800c752:	f000 f9cd 	bl	800caf0 <Bmx160_writeBmxReg>
        Obmx160.delayMs(100);
 800c756:	4b09      	ldr	r3, [pc, #36]	; (800c77c <Bmx160_begin+0x50>)
 800c758:	6a1b      	ldr	r3, [r3, #32]
 800c75a:	2064      	movs	r0, #100	; 0x64
 800c75c:	4798      	blx	r3
        /* Set mag to normal mode */
        Bmx160_writeBmxReg(Bmx160_COMMAND_REG_ADDR, 0x19);
 800c75e:	2119      	movs	r1, #25
 800c760:	207e      	movs	r0, #126	; 0x7e
 800c762:	f000 f9c5 	bl	800caf0 <Bmx160_writeBmxReg>
        Obmx160.delayMs(10);
 800c766:	4b05      	ldr	r3, [pc, #20]	; (800c77c <Bmx160_begin+0x50>)
 800c768:	6a1b      	ldr	r3, [r3, #32]
 800c76a:	200a      	movs	r0, #10
 800c76c:	4798      	blx	r3
        Bmx160_setMagnConf();
 800c76e:	f000 f873 	bl	800c858 <Bmx160_setMagnConf>
        return TRUE;
 800c772:	2301      	movs	r3, #1
 800c774:	e000      	b.n	800c778 <Bmx160_begin+0x4c>
    }
    else
        return FALSE;
 800c776:	2300      	movs	r3, #0
}
 800c778:	4618      	mov	r0, r3
 800c77a:	bd80      	pop	{r7, pc}
 800c77c:	24005504 	.word	0x24005504

0800c780 <Bmx160_softReset_>:
    Bmx160_writeBmxReg(Bmx160_COMMAND_REG_ADDR, 0x19);
    Obmx160.delayMs(100);
}

uint8_t Bmx160_softReset_()
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b082      	sub	sp, #8
 800c784:	af00      	add	r7, sp, #0
  int8_t rslt=Bmx160_OK;
 800c786:	2300      	movs	r3, #0
 800c788:	71fb      	strb	r3, [r7, #7]
  rslt = Bmx160_softReset(&Obmx160);
 800c78a:	4808      	ldr	r0, [pc, #32]	; (800c7ac <Bmx160_softReset_+0x2c>)
 800c78c:	f000 f810 	bl	800c7b0 <Bmx160_softReset>
 800c790:	4603      	mov	r3, r0
 800c792:	71fb      	strb	r3, [r7, #7]
  if (rslt == 0)
 800c794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d101      	bne.n	800c7a0 <Bmx160_softReset_+0x20>
    return TRUE;
 800c79c:	2301      	movs	r3, #1
 800c79e:	e000      	b.n	800c7a2 <Bmx160_softReset_+0x22>
  else
    return FALSE;
 800c7a0:	2300      	movs	r3, #0
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	3708      	adds	r7, #8
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}
 800c7aa:	bf00      	nop
 800c7ac:	24005504 	.word	0x24005504

0800c7b0 <Bmx160_softReset>:

int8_t Bmx160_softReset(sBmx160Dev_t *dev)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b084      	sub	sp, #16
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
  int8_t rslt=Bmx160_OK;
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	73fb      	strb	r3, [r7, #15]
  uint8_t data = Bmx160_SOFT_RESET_CMD;
 800c7bc:	23b6      	movs	r3, #182	; 0xb6
 800c7be:	73bb      	strb	r3, [r7, #14]
  if (dev==NULL){
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d101      	bne.n	800c7ca <Bmx160_softReset+0x1a>
    rslt = Bmx160_E_NULL_PTR;
 800c7c6:	23ff      	movs	r3, #255	; 0xff
 800c7c8:	73fb      	strb	r3, [r7, #15]
  }
  Bmx160_writeBmxReg(Bmx160_COMMAND_REG_ADDR, data);
 800c7ca:	7bbb      	ldrb	r3, [r7, #14]
 800c7cc:	4619      	mov	r1, r3
 800c7ce:	207e      	movs	r0, #126	; 0x7e
 800c7d0:	f000 f98e 	bl	800caf0 <Bmx160_writeBmxReg>
  Obmx160.delayMs(Bmx160_SOFT_RESET_DELAY_MS);
 800c7d4:	4b08      	ldr	r3, [pc, #32]	; (800c7f8 <Bmx160_softReset+0x48>)
 800c7d6:	6a1b      	ldr	r3, [r3, #32]
 800c7d8:	200f      	movs	r0, #15
 800c7da:	4798      	blx	r3
  if (rslt == Bmx160_OK){
 800c7dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d102      	bne.n	800c7ea <Bmx160_softReset+0x3a>
    Bmx160_defaultParamSettg(dev);
 800c7e4:	6878      	ldr	r0, [r7, #4]
 800c7e6:	f000 f809 	bl	800c7fc <Bmx160_defaultParamSettg>
  }
  return rslt;
 800c7ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	3710      	adds	r7, #16
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	bd80      	pop	{r7, pc}
 800c7f6:	bf00      	nop
 800c7f8:	24005504 	.word	0x24005504

0800c7fc <Bmx160_defaultParamSettg>:

void Bmx160_defaultParamSettg(sBmx160Dev_t *dev)
{
 800c7fc:	b480      	push	{r7}
 800c7fe:	b083      	sub	sp, #12
 800c800:	af00      	add	r7, sp, #0
 800c802:	6078      	str	r0, [r7, #4]
  // Initializing accel and gyro params with
  dev->gyroCfg.bw = Bmx160_GYRO_BW_NORMAL_MODE;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2202      	movs	r2, #2
 800c808:	75da      	strb	r2, [r3, #23]
  dev->gyroCfg.odr = Bmx160_GYRO_ODR_200HZ;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2209      	movs	r2, #9
 800c80e:	755a      	strb	r2, [r3, #21]
  dev->gyroCfg.power = Bmx160_GYRO_SUSPEND_MODE;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	2214      	movs	r2, #20
 800c814:	751a      	strb	r2, [r3, #20]
  dev->gyroCfg.range = Bmx160_GYRO_RANGE_250_DPS;
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	2203      	movs	r2, #3
 800c81a:	759a      	strb	r2, [r3, #22]
  dev->accelCfg.bw = Bmx160_ACCEL_BW_NORMAL_AVG4;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	2202      	movs	r2, #2
 800c820:	73da      	strb	r2, [r3, #15]
  dev->accelCfg.odr = Bmx160_ACCEL_ODR_200HZ;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	2209      	movs	r2, #9
 800c826:	735a      	strb	r2, [r3, #13]
  dev->accelCfg.power = Bmx160_ACCEL_SUSPEND_MODE;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	2210      	movs	r2, #16
 800c82c:	731a      	strb	r2, [r3, #12]
  dev->accelCfg.range = Bmx160_ACCEL_RANGE_2G;
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	2203      	movs	r2, #3
 800c832:	739a      	strb	r2, [r3, #14]


  dev->prevMagnCfg = dev->magnCfg;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	687a      	ldr	r2, [r7, #4]
 800c838:	6852      	ldr	r2, [r2, #4]
 800c83a:	609a      	str	r2, [r3, #8]
  dev->prevGyroCfg = dev->gyroCfg;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	687a      	ldr	r2, [r7, #4]
 800c840:	6952      	ldr	r2, [r2, #20]
 800c842:	619a      	str	r2, [r3, #24]
  dev->prevAccelCfg = dev->accelCfg;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	687a      	ldr	r2, [r7, #4]
 800c848:	68d2      	ldr	r2, [r2, #12]
 800c84a:	611a      	str	r2, [r3, #16]
}
 800c84c:	bf00      	nop
 800c84e:	370c      	adds	r7, #12
 800c850:	46bd      	mov	sp, r7
 800c852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c856:	4770      	bx	lr

0800c858 <Bmx160_setMagnConf>:

void Bmx160_setMagnConf()
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	af00      	add	r7, sp, #0
    Bmx160_writeBmxReg(Bmx160_MAGN_IF_0_ADDR, 0x80);
 800c85c:	2180      	movs	r1, #128	; 0x80
 800c85e:	204c      	movs	r0, #76	; 0x4c
 800c860:	f000 f946 	bl	800caf0 <Bmx160_writeBmxReg>
    Obmx160.delayMs(50);
 800c864:	4b1a      	ldr	r3, [pc, #104]	; (800c8d0 <Bmx160_setMagnConf+0x78>)
 800c866:	6a1b      	ldr	r3, [r3, #32]
 800c868:	2032      	movs	r0, #50	; 0x32
 800c86a:	4798      	blx	r3
    // Sleep mode
    Bmx160_writeBmxReg(Bmx160_MAGN_IF_3_ADDR, 0x01);
 800c86c:	2101      	movs	r1, #1
 800c86e:	204f      	movs	r0, #79	; 0x4f
 800c870:	f000 f93e 	bl	800caf0 <Bmx160_writeBmxReg>
    Bmx160_writeBmxReg(Bmx160_MAGN_IF_2_ADDR, 0x4B);
 800c874:	214b      	movs	r1, #75	; 0x4b
 800c876:	204e      	movs	r0, #78	; 0x4e
 800c878:	f000 f93a 	bl	800caf0 <Bmx160_writeBmxReg>
    // REPXY regular preset
    Bmx160_writeBmxReg(Bmx160_MAGN_IF_3_ADDR, 0x04);
 800c87c:	2104      	movs	r1, #4
 800c87e:	204f      	movs	r0, #79	; 0x4f
 800c880:	f000 f936 	bl	800caf0 <Bmx160_writeBmxReg>
    Bmx160_writeBmxReg(Bmx160_MAGN_IF_2_ADDR, 0x51);
 800c884:	2151      	movs	r1, #81	; 0x51
 800c886:	204e      	movs	r0, #78	; 0x4e
 800c888:	f000 f932 	bl	800caf0 <Bmx160_writeBmxReg>
    // REPZ regular preset
    Bmx160_writeBmxReg(Bmx160_MAGN_IF_3_ADDR, 0x0E);
 800c88c:	210e      	movs	r1, #14
 800c88e:	204f      	movs	r0, #79	; 0x4f
 800c890:	f000 f92e 	bl	800caf0 <Bmx160_writeBmxReg>
    Bmx160_writeBmxReg(Bmx160_MAGN_IF_2_ADDR, 0x52);
 800c894:	2152      	movs	r1, #82	; 0x52
 800c896:	204e      	movs	r0, #78	; 0x4e
 800c898:	f000 f92a 	bl	800caf0 <Bmx160_writeBmxReg>

    Bmx160_writeBmxReg(Bmx160_MAGN_IF_3_ADDR, 0x02);
 800c89c:	2102      	movs	r1, #2
 800c89e:	204f      	movs	r0, #79	; 0x4f
 800c8a0:	f000 f926 	bl	800caf0 <Bmx160_writeBmxReg>
    Bmx160_writeBmxReg(Bmx160_MAGN_IF_2_ADDR, 0x4C);
 800c8a4:	214c      	movs	r1, #76	; 0x4c
 800c8a6:	204e      	movs	r0, #78	; 0x4e
 800c8a8:	f000 f922 	bl	800caf0 <Bmx160_writeBmxReg>
    Bmx160_writeBmxReg(Bmx160_MAGN_IF_1_ADDR, 0x42);
 800c8ac:	2142      	movs	r1, #66	; 0x42
 800c8ae:	204d      	movs	r0, #77	; 0x4d
 800c8b0:	f000 f91e 	bl	800caf0 <Bmx160_writeBmxReg>
    Bmx160_writeBmxReg(Bmx160_MAGN_CONFIG_ADDR, 0x08);
 800c8b4:	2108      	movs	r1, #8
 800c8b6:	2044      	movs	r0, #68	; 0x44
 800c8b8:	f000 f91a 	bl	800caf0 <Bmx160_writeBmxReg>
    Bmx160_writeBmxReg(Bmx160_MAGN_IF_0_ADDR, 0x03);
 800c8bc:	2103      	movs	r1, #3
 800c8be:	204c      	movs	r0, #76	; 0x4c
 800c8c0:	f000 f916 	bl	800caf0 <Bmx160_writeBmxReg>
    Obmx160.delayMs(50);
 800c8c4:	4b02      	ldr	r3, [pc, #8]	; (800c8d0 <Bmx160_setMagnConf+0x78>)
 800c8c6:	6a1b      	ldr	r3, [r3, #32]
 800c8c8:	2032      	movs	r0, #50	; 0x32
 800c8ca:	4798      	blx	r3
}
 800c8cc:	bf00      	nop
 800c8ce:	bd80      	pop	{r7, pc}
 800c8d0:	24005504 	.word	0x24005504

0800c8d4 <Bmx160_getAllData>:

void Bmx160_getAllData(sBmx160SensorData_t *magn, sBmx160SensorData_t *gyro, sBmx160SensorData_t *accel){
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b08e      	sub	sp, #56	; 0x38
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	60f8      	str	r0, [r7, #12]
 800c8dc:	60b9      	str	r1, [r7, #8]
 800c8de:	607a      	str	r2, [r7, #4]

    uint8_t data[23] = {0};
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	613b      	str	r3, [r7, #16]
 800c8e4:	f107 0314 	add.w	r3, r7, #20
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	601a      	str	r2, [r3, #0]
 800c8ec:	605a      	str	r2, [r3, #4]
 800c8ee:	609a      	str	r2, [r3, #8]
 800c8f0:	60da      	str	r2, [r3, #12]
 800c8f2:	f8c3 200f 	str.w	r2, [r3, #15]
    int16_t x=0,y=0,z=0;
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	86fb      	strh	r3, [r7, #54]	; 0x36
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	86bb      	strh	r3, [r7, #52]	; 0x34
 800c8fe:	2300      	movs	r3, #0
 800c900:	867b      	strh	r3, [r7, #50]	; 0x32
    uint32_t time = 0;
 800c902:	2300      	movs	r3, #0
 800c904:	62fb      	str	r3, [r7, #44]	; 0x2c
    float time_f;
    Bmx160_readReg(Bmx160_MAG_DATA_ADDR, data, 23);
 800c906:	f107 0310 	add.w	r3, r7, #16
 800c90a:	2217      	movs	r2, #23
 800c90c:	4619      	mov	r1, r3
 800c90e:	2004      	movs	r0, #4
 800c910:	f000 f915 	bl	800cb3e <Bmx160_readReg>
    time = (uint32_t) ((uint32_t)(((uint16_t)data[22] << 8) | data[21]) << 8 | data[20]);
 800c914:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c918:	021b      	lsls	r3, r3, #8
 800c91a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800c91e:	4313      	orrs	r3, r2
 800c920:	021b      	lsls	r3, r3, #8
 800c922:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800c926:	4313      	orrs	r3, r2
 800c928:	62fb      	str	r3, [r7, #44]	; 0x2c
    time_f = ((float)(time)) * 0.039f;
 800c92a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c92c:	ee07 3a90 	vmov	s15, r3
 800c930:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c934:	ed9f 7a69 	vldr	s14, [pc, #420]	; 800cadc <Bmx160_getAllData+0x208>
 800c938:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c93c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    if(magn){
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d03e      	beq.n	800c9c4 <Bmx160_getAllData+0xf0>
        x = (int16_t) (((uint16_t)data[1] << 8) | data[0]);
 800c946:	7c7b      	ldrb	r3, [r7, #17]
 800c948:	021b      	lsls	r3, r3, #8
 800c94a:	b21a      	sxth	r2, r3
 800c94c:	7c3b      	ldrb	r3, [r7, #16]
 800c94e:	b21b      	sxth	r3, r3
 800c950:	4313      	orrs	r3, r2
 800c952:	86fb      	strh	r3, [r7, #54]	; 0x36
        y = (int16_t) (((uint16_t)data[3] << 8) | data[2]);
 800c954:	7cfb      	ldrb	r3, [r7, #19]
 800c956:	021b      	lsls	r3, r3, #8
 800c958:	b21a      	sxth	r2, r3
 800c95a:	7cbb      	ldrb	r3, [r7, #18]
 800c95c:	b21b      	sxth	r3, r3
 800c95e:	4313      	orrs	r3, r2
 800c960:	86bb      	strh	r3, [r7, #52]	; 0x34
        z = (int16_t) (((uint16_t)data[5] << 8) | data[4]);
 800c962:	7d7b      	ldrb	r3, [r7, #21]
 800c964:	021b      	lsls	r3, r3, #8
 800c966:	b21a      	sxth	r2, r3
 800c968:	7d3b      	ldrb	r3, [r7, #20]
 800c96a:	b21b      	sxth	r3, r3
 800c96c:	4313      	orrs	r3, r2
 800c96e:	867b      	strh	r3, [r7, #50]	; 0x32
//        magn->x = x * Bmx160_MAGN_UT_LSB_XY;
//        magn->y = y * Bmx160_MAGN_UT_LSB_XY;
//        magn->z = z * Bmx160_MAGN_UT_LSB_Z;
        magn->x = x * Bmx160_MAGN_UT_LSB_XY;
 800c970:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800c974:	ee07 3a90 	vmov	s15, r3
 800c978:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c97c:	ed9f 7a58 	vldr	s14, [pc, #352]	; 800cae0 <Bmx160_getAllData+0x20c>
 800c980:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	edc3 7a00 	vstr	s15, [r3]
		magn->y = y * Bmx160_MAGN_UT_LSB_XY;
 800c98a:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800c98e:	ee07 3a90 	vmov	s15, r3
 800c992:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c996:	ed9f 7a52 	vldr	s14, [pc, #328]	; 800cae0 <Bmx160_getAllData+0x20c>
 800c99a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	edc3 7a01 	vstr	s15, [r3, #4]
		magn->z = z * Bmx160_MAGN_UT_LSB_Z;
 800c9a4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800c9a8:	ee07 3a90 	vmov	s15, r3
 800c9ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c9b0:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800cae4 <Bmx160_getAllData+0x210>
 800c9b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	edc3 7a02 	vstr	s15, [r3, #8]
        magn->sensortime = time_f;
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c9c2:	60da      	str	r2, [r3, #12]
    }
    if(gyro){
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d03e      	beq.n	800ca48 <Bmx160_getAllData+0x174>
        x = (int16_t) (((uint16_t)data[9] << 8) | data[8]);
 800c9ca:	7e7b      	ldrb	r3, [r7, #25]
 800c9cc:	021b      	lsls	r3, r3, #8
 800c9ce:	b21a      	sxth	r2, r3
 800c9d0:	7e3b      	ldrb	r3, [r7, #24]
 800c9d2:	b21b      	sxth	r3, r3
 800c9d4:	4313      	orrs	r3, r2
 800c9d6:	86fb      	strh	r3, [r7, #54]	; 0x36
        y = (int16_t) (((uint16_t)data[11] << 8) | data[10]);
 800c9d8:	7efb      	ldrb	r3, [r7, #27]
 800c9da:	021b      	lsls	r3, r3, #8
 800c9dc:	b21a      	sxth	r2, r3
 800c9de:	7ebb      	ldrb	r3, [r7, #26]
 800c9e0:	b21b      	sxth	r3, r3
 800c9e2:	4313      	orrs	r3, r2
 800c9e4:	86bb      	strh	r3, [r7, #52]	; 0x34
        z = (int16_t) (((uint16_t)data[13] << 8) | data[12]);
 800c9e6:	7f7b      	ldrb	r3, [r7, #29]
 800c9e8:	021b      	lsls	r3, r3, #8
 800c9ea:	b21a      	sxth	r2, r3
 800c9ec:	7f3b      	ldrb	r3, [r7, #28]
 800c9ee:	b21b      	sxth	r3, r3
 800c9f0:	4313      	orrs	r3, r2
 800c9f2:	867b      	strh	r3, [r7, #50]	; 0x32
        gyro->x = x * gyroRange;
 800c9f4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800c9f8:	ee07 3a90 	vmov	s15, r3
 800c9fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ca00:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800cae8 <Bmx160_getAllData+0x214>
 800ca04:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ca08:	68bb      	ldr	r3, [r7, #8]
 800ca0a:	edc3 7a00 	vstr	s15, [r3]
        gyro->y = y * gyroRange;
 800ca0e:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800ca12:	ee07 3a90 	vmov	s15, r3
 800ca16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ca1a:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800cae8 <Bmx160_getAllData+0x214>
 800ca1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	edc3 7a01 	vstr	s15, [r3, #4]
        gyro->z = z * gyroRange;
 800ca28:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800ca2c:	ee07 3a90 	vmov	s15, r3
 800ca30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ca34:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800cae8 <Bmx160_getAllData+0x214>
 800ca38:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	edc3 7a02 	vstr	s15, [r3, #8]
        gyro->sensortime = time_f;
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ca46:	60da      	str	r2, [r3, #12]
    }
    if(accel){
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d042      	beq.n	800cad4 <Bmx160_getAllData+0x200>
        x = (int16_t) (((uint16_t)data[15] << 8) | data[14]);
 800ca4e:	7ffb      	ldrb	r3, [r7, #31]
 800ca50:	021b      	lsls	r3, r3, #8
 800ca52:	b21a      	sxth	r2, r3
 800ca54:	7fbb      	ldrb	r3, [r7, #30]
 800ca56:	b21b      	sxth	r3, r3
 800ca58:	4313      	orrs	r3, r2
 800ca5a:	86fb      	strh	r3, [r7, #54]	; 0x36
        y = (int16_t) (((uint16_t)data[17] << 8) | data[16]);
 800ca5c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800ca60:	021b      	lsls	r3, r3, #8
 800ca62:	b21a      	sxth	r2, r3
 800ca64:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ca68:	b21b      	sxth	r3, r3
 800ca6a:	4313      	orrs	r3, r2
 800ca6c:	86bb      	strh	r3, [r7, #52]	; 0x34
        z = (int16_t) (((uint16_t)data[19] << 8) | data[18]);
 800ca6e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ca72:	021b      	lsls	r3, r3, #8
 800ca74:	b21a      	sxth	r2, r3
 800ca76:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800ca7a:	b21b      	sxth	r3, r3
 800ca7c:	4313      	orrs	r3, r2
 800ca7e:	867b      	strh	r3, [r7, #50]	; 0x32
        accel->x = x * accelRange;
 800ca80:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800ca84:	ee07 3a90 	vmov	s15, r3
 800ca88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ca8c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800caec <Bmx160_getAllData+0x218>
 800ca90:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	edc3 7a00 	vstr	s15, [r3]
        accel->y = y * accelRange;
 800ca9a:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800ca9e:	ee07 3a90 	vmov	s15, r3
 800caa2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800caa6:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800caec <Bmx160_getAllData+0x218>
 800caaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	edc3 7a01 	vstr	s15, [r3, #4]
        accel->z = z * accelRange;
 800cab4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800cab8:	ee07 3a90 	vmov	s15, r3
 800cabc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cac0:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 800caec <Bmx160_getAllData+0x218>
 800cac4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	edc3 7a02 	vstr	s15, [r3, #8]
        accel->sensortime = time_f;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cad2:	60da      	str	r2, [r3, #12]
    }
}
 800cad4:	bf00      	nop
 800cad6:	3738      	adds	r7, #56	; 0x38
 800cad8:	46bd      	mov	sp, r7
 800cada:	bd80      	pop	{r7, pc}
 800cadc:	3d1fbe77 	.word	0x3d1fbe77
 800cae0:	3d228144 	.word	0x3d228144
 800cae4:	3d9c4138 	.word	0x3d9c4138
 800cae8:	3bf9c1f8 	.word	0x3bf9c1f8
 800caec:	3a1ce7f0 	.word	0x3a1ce7f0

0800caf0 <Bmx160_writeBmxReg>:

void Bmx160_writeBmxReg(uint8_t reg, uint8_t value)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b084      	sub	sp, #16
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	4603      	mov	r3, r0
 800caf8:	460a      	mov	r2, r1
 800cafa:	71fb      	strb	r3, [r7, #7]
 800cafc:	4613      	mov	r3, r2
 800cafe:	71bb      	strb	r3, [r7, #6]
    uint8_t buffer[1] = {value};
 800cb00:	79bb      	ldrb	r3, [r7, #6]
 800cb02:	733b      	strb	r3, [r7, #12]
    Bmx160_writeReg(reg, buffer, 1);
 800cb04:	f107 010c 	add.w	r1, r7, #12
 800cb08:	79fb      	ldrb	r3, [r7, #7]
 800cb0a:	2201      	movs	r2, #1
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	f000 f804 	bl	800cb1a <Bmx160_writeReg>
}
 800cb12:	bf00      	nop
 800cb14:	3710      	adds	r7, #16
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bd80      	pop	{r7, pc}

0800cb1a <Bmx160_writeReg>:

void Bmx160_writeReg(uint8_t reg, uint8_t *pBuf, uint16_t len)
{
 800cb1a:	b580      	push	{r7, lr}
 800cb1c:	b082      	sub	sp, #8
 800cb1e:	af00      	add	r7, sp, #0
 800cb20:	4603      	mov	r3, r0
 800cb22:	6039      	str	r1, [r7, #0]
 800cb24:	71fb      	strb	r3, [r7, #7]
 800cb26:	4613      	mov	r3, r2
 800cb28:	80bb      	strh	r3, [r7, #4]
    SensorAPI_I2Cx_Write(0, reg, pBuf, len);
 800cb2a:	88bb      	ldrh	r3, [r7, #4]
 800cb2c:	79f9      	ldrb	r1, [r7, #7]
 800cb2e:	683a      	ldr	r2, [r7, #0]
 800cb30:	2000      	movs	r0, #0
 800cb32:	f000 f85f 	bl	800cbf4 <SensorAPI_I2Cx_Write>
}
 800cb36:	bf00      	nop
 800cb38:	3708      	adds	r7, #8
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	bd80      	pop	{r7, pc}

0800cb3e <Bmx160_readReg>:

void Bmx160_readReg(uint8_t reg, uint8_t *pBuf, uint16_t len)
{
 800cb3e:	b580      	push	{r7, lr}
 800cb40:	b082      	sub	sp, #8
 800cb42:	af00      	add	r7, sp, #0
 800cb44:	4603      	mov	r3, r0
 800cb46:	6039      	str	r1, [r7, #0]
 800cb48:	71fb      	strb	r3, [r7, #7]
 800cb4a:	4613      	mov	r3, r2
 800cb4c:	80bb      	strh	r3, [r7, #4]
    SensorAPI_I2Cx_Read(0, reg, pBuf, len);
 800cb4e:	88bb      	ldrh	r3, [r7, #4]
 800cb50:	79f9      	ldrb	r1, [r7, #7]
 800cb52:	683a      	ldr	r2, [r7, #0]
 800cb54:	2000      	movs	r0, #0
 800cb56:	f000 f82b 	bl	800cbb0 <SensorAPI_I2Cx_Read>
}
 800cb5a:	bf00      	nop
 800cb5c:	3708      	adds	r7, #8
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	bd80      	pop	{r7, pc}

0800cb62 <Bmx160_scan>:

uint8_t Bmx160_scan()
{
 800cb62:	b480      	push	{r7}
 800cb64:	af00      	add	r7, sp, #0
    return TRUE;
 800cb66:	2301      	movs	r3, #1
}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb70:	4770      	bx	lr
	...

0800cb74 <DelayUs>:

uint8_t GTXBuffer[512], GRXBuffer[2048];


void DelayUs(uint32_t Delay)
{
 800cb74:	b480      	push	{r7}
 800cb76:	b085      	sub	sp, #20
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]
	uint32_t i;

	while(--Delay)
 800cb7c:	e009      	b.n	800cb92 <DelayUs+0x1e>
	{
		for(i = 0; i < 84000; i++)
 800cb7e:	2300      	movs	r3, #0
 800cb80:	60fb      	str	r3, [r7, #12]
 800cb82:	e002      	b.n	800cb8a <DelayUs+0x16>
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	3301      	adds	r3, #1
 800cb88:	60fb      	str	r3, [r7, #12]
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	4a07      	ldr	r2, [pc, #28]	; (800cbac <DelayUs+0x38>)
 800cb8e:	4293      	cmp	r3, r2
 800cb90:	d9f8      	bls.n	800cb84 <DelayUs+0x10>
	while(--Delay)
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	3b01      	subs	r3, #1
 800cb96:	607b      	str	r3, [r7, #4]
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d1ef      	bne.n	800cb7e <DelayUs+0xa>
		{
			;
		}
	}
}
 800cb9e:	bf00      	nop
 800cba0:	bf00      	nop
 800cba2:	3714      	adds	r7, #20
 800cba4:	46bd      	mov	sp, r7
 800cba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbaa:	4770      	bx	lr
 800cbac:	0001481f 	.word	0x0001481f

0800cbb0 <SensorAPI_I2Cx_Read>:
* Input          : I2C2 device_address, register address, data, data lenght
* Output         : None
* Return         : None
*******************************************************************************/
int8_t SensorAPI_I2Cx_Read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b084      	sub	sp, #16
 800cbb4:	af02      	add	r7, sp, #8
 800cbb6:	603a      	str	r2, [r7, #0]
 800cbb8:	461a      	mov	r2, r3
 800cbba:	4603      	mov	r3, r0
 800cbbc:	71fb      	strb	r3, [r7, #7]
 800cbbe:	460b      	mov	r3, r1
 800cbc0:	71bb      	strb	r3, [r7, #6]
 800cbc2:	4613      	mov	r3, r2
 800cbc4:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&I2C_HANDLE, BMI160_ADDR, &reg_addr, 1, I2CTIMEOUT);
 800cbc6:	1dba      	adds	r2, r7, #6
 800cbc8:	2364      	movs	r3, #100	; 0x64
 800cbca:	9300      	str	r3, [sp, #0]
 800cbcc:	2301      	movs	r3, #1
 800cbce:	21d0      	movs	r1, #208	; 0xd0
 800cbd0:	4807      	ldr	r0, [pc, #28]	; (800cbf0 <SensorAPI_I2Cx_Read+0x40>)
 800cbd2:	f7f5 fca3 	bl	800251c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&I2C_HANDLE, BMI160_ADDR, data, len, I2CTIMEOUT);
 800cbd6:	88bb      	ldrh	r3, [r7, #4]
 800cbd8:	2264      	movs	r2, #100	; 0x64
 800cbda:	9200      	str	r2, [sp, #0]
 800cbdc:	683a      	ldr	r2, [r7, #0]
 800cbde:	21d0      	movs	r1, #208	; 0xd0
 800cbe0:	4803      	ldr	r0, [pc, #12]	; (800cbf0 <SensorAPI_I2Cx_Read+0x40>)
 800cbe2:	f7f5 fd8f 	bl	8002704 <HAL_I2C_Master_Receive>
	return 0;
 800cbe6:	2300      	movs	r3, #0
}
 800cbe8:	4618      	mov	r0, r3
 800cbea:	3708      	adds	r7, #8
 800cbec:	46bd      	mov	sp, r7
 800cbee:	bd80      	pop	{r7, pc}
 800cbf0:	2400042c 	.word	0x2400042c

0800cbf4 <SensorAPI_I2Cx_Write>:
* Input          : I2C2 device_address, register address, data, data lenght
* Output         : None
* Return         : None
*******************************************************************************/
int8_t SensorAPI_I2Cx_Write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b084      	sub	sp, #16
 800cbf8:	af02      	add	r7, sp, #8
 800cbfa:	603a      	str	r2, [r7, #0]
 800cbfc:	461a      	mov	r2, r3
 800cbfe:	4603      	mov	r3, r0
 800cc00:	71fb      	strb	r3, [r7, #7]
 800cc02:	460b      	mov	r3, r1
 800cc04:	71bb      	strb	r3, [r7, #6]
 800cc06:	4613      	mov	r3, r2
 800cc08:	80bb      	strh	r3, [r7, #4]
	GTXBuffer[0] = reg_addr;
 800cc0a:	4a0c      	ldr	r2, [pc, #48]	; (800cc3c <SensorAPI_I2Cx_Write+0x48>)
 800cc0c:	79bb      	ldrb	r3, [r7, #6]
 800cc0e:	7013      	strb	r3, [r2, #0]
	memcpy(&GTXBuffer[1], data, len);
 800cc10:	88bb      	ldrh	r3, [r7, #4]
 800cc12:	461a      	mov	r2, r3
 800cc14:	6839      	ldr	r1, [r7, #0]
 800cc16:	480a      	ldr	r0, [pc, #40]	; (800cc40 <SensorAPI_I2Cx_Write+0x4c>)
 800cc18:	f000 fe1b 	bl	800d852 <memcpy>

	HAL_I2C_Master_Transmit(&I2C_HANDLE, BMI160_ADDR, GTXBuffer, len+1, I2CTIMEOUT);
 800cc1c:	88bb      	ldrh	r3, [r7, #4]
 800cc1e:	3301      	adds	r3, #1
 800cc20:	b29b      	uxth	r3, r3
 800cc22:	2264      	movs	r2, #100	; 0x64
 800cc24:	9200      	str	r2, [sp, #0]
 800cc26:	4a05      	ldr	r2, [pc, #20]	; (800cc3c <SensorAPI_I2Cx_Write+0x48>)
 800cc28:	21d0      	movs	r1, #208	; 0xd0
 800cc2a:	4806      	ldr	r0, [pc, #24]	; (800cc44 <SensorAPI_I2Cx_Write+0x50>)
 800cc2c:	f7f5 fc76 	bl	800251c <HAL_I2C_Master_Transmit>
	return 0;
 800cc30:	2300      	movs	r3, #0
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	3708      	adds	r7, #8
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}
 800cc3a:	bf00      	nop
 800cc3c:	24005528 	.word	0x24005528
 800cc40:	24005529 	.word	0x24005529
 800cc44:	2400042c 	.word	0x2400042c

0800cc48 <__cxa_guard_acquire>:
 800cc48:	6803      	ldr	r3, [r0, #0]
 800cc4a:	07db      	lsls	r3, r3, #31
 800cc4c:	d406      	bmi.n	800cc5c <__cxa_guard_acquire+0x14>
 800cc4e:	7843      	ldrb	r3, [r0, #1]
 800cc50:	b103      	cbz	r3, 800cc54 <__cxa_guard_acquire+0xc>
 800cc52:	deff      	udf	#255	; 0xff
 800cc54:	2301      	movs	r3, #1
 800cc56:	7043      	strb	r3, [r0, #1]
 800cc58:	4618      	mov	r0, r3
 800cc5a:	4770      	bx	lr
 800cc5c:	2000      	movs	r0, #0
 800cc5e:	4770      	bx	lr

0800cc60 <__cxa_guard_release>:
 800cc60:	2301      	movs	r3, #1
 800cc62:	6003      	str	r3, [r0, #0]
 800cc64:	4770      	bx	lr
	...

0800cc68 <sqrtf>:
 800cc68:	b508      	push	{r3, lr}
 800cc6a:	ed2d 8b02 	vpush	{d8}
 800cc6e:	eeb0 8a40 	vmov.f32	s16, s0
 800cc72:	f000 f817 	bl	800cca4 <__ieee754_sqrtf>
 800cc76:	eeb4 8a48 	vcmp.f32	s16, s16
 800cc7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc7e:	d60c      	bvs.n	800cc9a <sqrtf+0x32>
 800cc80:	eddf 8a07 	vldr	s17, [pc, #28]	; 800cca0 <sqrtf+0x38>
 800cc84:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800cc88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc8c:	d505      	bpl.n	800cc9a <sqrtf+0x32>
 800cc8e:	f000 fdb3 	bl	800d7f8 <__errno>
 800cc92:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800cc96:	2321      	movs	r3, #33	; 0x21
 800cc98:	6003      	str	r3, [r0, #0]
 800cc9a:	ecbd 8b02 	vpop	{d8}
 800cc9e:	bd08      	pop	{r3, pc}
 800cca0:	00000000 	.word	0x00000000

0800cca4 <__ieee754_sqrtf>:
 800cca4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cca8:	4770      	bx	lr

0800ccaa <__cvt>:
 800ccaa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccac:	ed2d 8b02 	vpush	{d8}
 800ccb0:	eeb0 8b40 	vmov.f64	d8, d0
 800ccb4:	b085      	sub	sp, #20
 800ccb6:	4617      	mov	r7, r2
 800ccb8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ccba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ccbc:	ee18 2a90 	vmov	r2, s17
 800ccc0:	f025 0520 	bic.w	r5, r5, #32
 800ccc4:	2a00      	cmp	r2, #0
 800ccc6:	bfb6      	itet	lt
 800ccc8:	222d      	movlt	r2, #45	; 0x2d
 800ccca:	2200      	movge	r2, #0
 800cccc:	eeb1 8b40 	vneglt.f64	d8, d0
 800ccd0:	2d46      	cmp	r5, #70	; 0x46
 800ccd2:	460c      	mov	r4, r1
 800ccd4:	701a      	strb	r2, [r3, #0]
 800ccd6:	d004      	beq.n	800cce2 <__cvt+0x38>
 800ccd8:	2d45      	cmp	r5, #69	; 0x45
 800ccda:	d100      	bne.n	800ccde <__cvt+0x34>
 800ccdc:	3401      	adds	r4, #1
 800ccde:	2102      	movs	r1, #2
 800cce0:	e000      	b.n	800cce4 <__cvt+0x3a>
 800cce2:	2103      	movs	r1, #3
 800cce4:	ab03      	add	r3, sp, #12
 800cce6:	9301      	str	r3, [sp, #4]
 800cce8:	ab02      	add	r3, sp, #8
 800ccea:	9300      	str	r3, [sp, #0]
 800ccec:	4622      	mov	r2, r4
 800ccee:	4633      	mov	r3, r6
 800ccf0:	eeb0 0b48 	vmov.f64	d0, d8
 800ccf4:	f000 fe44 	bl	800d980 <_dtoa_r>
 800ccf8:	2d47      	cmp	r5, #71	; 0x47
 800ccfa:	d101      	bne.n	800cd00 <__cvt+0x56>
 800ccfc:	07fb      	lsls	r3, r7, #31
 800ccfe:	d51a      	bpl.n	800cd36 <__cvt+0x8c>
 800cd00:	2d46      	cmp	r5, #70	; 0x46
 800cd02:	eb00 0204 	add.w	r2, r0, r4
 800cd06:	d10c      	bne.n	800cd22 <__cvt+0x78>
 800cd08:	7803      	ldrb	r3, [r0, #0]
 800cd0a:	2b30      	cmp	r3, #48	; 0x30
 800cd0c:	d107      	bne.n	800cd1e <__cvt+0x74>
 800cd0e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cd12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd16:	bf1c      	itt	ne
 800cd18:	f1c4 0401 	rsbne	r4, r4, #1
 800cd1c:	6034      	strne	r4, [r6, #0]
 800cd1e:	6833      	ldr	r3, [r6, #0]
 800cd20:	441a      	add	r2, r3
 800cd22:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cd26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd2a:	bf08      	it	eq
 800cd2c:	9203      	streq	r2, [sp, #12]
 800cd2e:	2130      	movs	r1, #48	; 0x30
 800cd30:	9b03      	ldr	r3, [sp, #12]
 800cd32:	4293      	cmp	r3, r2
 800cd34:	d307      	bcc.n	800cd46 <__cvt+0x9c>
 800cd36:	9b03      	ldr	r3, [sp, #12]
 800cd38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cd3a:	1a1b      	subs	r3, r3, r0
 800cd3c:	6013      	str	r3, [r2, #0]
 800cd3e:	b005      	add	sp, #20
 800cd40:	ecbd 8b02 	vpop	{d8}
 800cd44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd46:	1c5c      	adds	r4, r3, #1
 800cd48:	9403      	str	r4, [sp, #12]
 800cd4a:	7019      	strb	r1, [r3, #0]
 800cd4c:	e7f0      	b.n	800cd30 <__cvt+0x86>

0800cd4e <__exponent>:
 800cd4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd50:	4603      	mov	r3, r0
 800cd52:	2900      	cmp	r1, #0
 800cd54:	bfb8      	it	lt
 800cd56:	4249      	neglt	r1, r1
 800cd58:	f803 2b02 	strb.w	r2, [r3], #2
 800cd5c:	bfb4      	ite	lt
 800cd5e:	222d      	movlt	r2, #45	; 0x2d
 800cd60:	222b      	movge	r2, #43	; 0x2b
 800cd62:	2909      	cmp	r1, #9
 800cd64:	7042      	strb	r2, [r0, #1]
 800cd66:	dd2a      	ble.n	800cdbe <__exponent+0x70>
 800cd68:	f10d 0207 	add.w	r2, sp, #7
 800cd6c:	4617      	mov	r7, r2
 800cd6e:	260a      	movs	r6, #10
 800cd70:	4694      	mov	ip, r2
 800cd72:	fb91 f5f6 	sdiv	r5, r1, r6
 800cd76:	fb06 1415 	mls	r4, r6, r5, r1
 800cd7a:	3430      	adds	r4, #48	; 0x30
 800cd7c:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800cd80:	460c      	mov	r4, r1
 800cd82:	2c63      	cmp	r4, #99	; 0x63
 800cd84:	f102 32ff 	add.w	r2, r2, #4294967295
 800cd88:	4629      	mov	r1, r5
 800cd8a:	dcf1      	bgt.n	800cd70 <__exponent+0x22>
 800cd8c:	3130      	adds	r1, #48	; 0x30
 800cd8e:	f1ac 0402 	sub.w	r4, ip, #2
 800cd92:	f802 1c01 	strb.w	r1, [r2, #-1]
 800cd96:	1c41      	adds	r1, r0, #1
 800cd98:	4622      	mov	r2, r4
 800cd9a:	42ba      	cmp	r2, r7
 800cd9c:	d30a      	bcc.n	800cdb4 <__exponent+0x66>
 800cd9e:	f10d 0209 	add.w	r2, sp, #9
 800cda2:	eba2 020c 	sub.w	r2, r2, ip
 800cda6:	42bc      	cmp	r4, r7
 800cda8:	bf88      	it	hi
 800cdaa:	2200      	movhi	r2, #0
 800cdac:	4413      	add	r3, r2
 800cdae:	1a18      	subs	r0, r3, r0
 800cdb0:	b003      	add	sp, #12
 800cdb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cdb4:	f812 5b01 	ldrb.w	r5, [r2], #1
 800cdb8:	f801 5f01 	strb.w	r5, [r1, #1]!
 800cdbc:	e7ed      	b.n	800cd9a <__exponent+0x4c>
 800cdbe:	2330      	movs	r3, #48	; 0x30
 800cdc0:	3130      	adds	r1, #48	; 0x30
 800cdc2:	7083      	strb	r3, [r0, #2]
 800cdc4:	70c1      	strb	r1, [r0, #3]
 800cdc6:	1d03      	adds	r3, r0, #4
 800cdc8:	e7f1      	b.n	800cdae <__exponent+0x60>
 800cdca:	0000      	movs	r0, r0
 800cdcc:	0000      	movs	r0, r0
	...

0800cdd0 <_printf_float>:
 800cdd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdd4:	b08b      	sub	sp, #44	; 0x2c
 800cdd6:	460c      	mov	r4, r1
 800cdd8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800cddc:	4616      	mov	r6, r2
 800cdde:	461f      	mov	r7, r3
 800cde0:	4605      	mov	r5, r0
 800cde2:	f000 fcbf 	bl	800d764 <_localeconv_r>
 800cde6:	f8d0 b000 	ldr.w	fp, [r0]
 800cdea:	4658      	mov	r0, fp
 800cdec:	f7f3 fac8 	bl	8000380 <strlen>
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	9308      	str	r3, [sp, #32]
 800cdf4:	f8d8 3000 	ldr.w	r3, [r8]
 800cdf8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800cdfc:	6822      	ldr	r2, [r4, #0]
 800cdfe:	3307      	adds	r3, #7
 800ce00:	f023 0307 	bic.w	r3, r3, #7
 800ce04:	f103 0108 	add.w	r1, r3, #8
 800ce08:	f8c8 1000 	str.w	r1, [r8]
 800ce0c:	ed93 0b00 	vldr	d0, [r3]
 800ce10:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800d070 <_printf_float+0x2a0>
 800ce14:	eeb0 7bc0 	vabs.f64	d7, d0
 800ce18:	eeb4 7b46 	vcmp.f64	d7, d6
 800ce1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce20:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800ce24:	4682      	mov	sl, r0
 800ce26:	dd24      	ble.n	800ce72 <_printf_float+0xa2>
 800ce28:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ce2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce30:	d502      	bpl.n	800ce38 <_printf_float+0x68>
 800ce32:	232d      	movs	r3, #45	; 0x2d
 800ce34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ce38:	498f      	ldr	r1, [pc, #572]	; (800d078 <_printf_float+0x2a8>)
 800ce3a:	4b90      	ldr	r3, [pc, #576]	; (800d07c <_printf_float+0x2ac>)
 800ce3c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800ce40:	bf94      	ite	ls
 800ce42:	4688      	movls	r8, r1
 800ce44:	4698      	movhi	r8, r3
 800ce46:	2303      	movs	r3, #3
 800ce48:	6123      	str	r3, [r4, #16]
 800ce4a:	f022 0204 	bic.w	r2, r2, #4
 800ce4e:	2300      	movs	r3, #0
 800ce50:	6022      	str	r2, [r4, #0]
 800ce52:	9304      	str	r3, [sp, #16]
 800ce54:	9700      	str	r7, [sp, #0]
 800ce56:	4633      	mov	r3, r6
 800ce58:	aa09      	add	r2, sp, #36	; 0x24
 800ce5a:	4621      	mov	r1, r4
 800ce5c:	4628      	mov	r0, r5
 800ce5e:	f000 f9d1 	bl	800d204 <_printf_common>
 800ce62:	3001      	adds	r0, #1
 800ce64:	f040 808a 	bne.w	800cf7c <_printf_float+0x1ac>
 800ce68:	f04f 30ff 	mov.w	r0, #4294967295
 800ce6c:	b00b      	add	sp, #44	; 0x2c
 800ce6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce72:	eeb4 0b40 	vcmp.f64	d0, d0
 800ce76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce7a:	d709      	bvc.n	800ce90 <_printf_float+0xc0>
 800ce7c:	ee10 3a90 	vmov	r3, s1
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	bfbc      	itt	lt
 800ce84:	232d      	movlt	r3, #45	; 0x2d
 800ce86:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ce8a:	497d      	ldr	r1, [pc, #500]	; (800d080 <_printf_float+0x2b0>)
 800ce8c:	4b7d      	ldr	r3, [pc, #500]	; (800d084 <_printf_float+0x2b4>)
 800ce8e:	e7d5      	b.n	800ce3c <_printf_float+0x6c>
 800ce90:	6863      	ldr	r3, [r4, #4]
 800ce92:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800ce96:	9104      	str	r1, [sp, #16]
 800ce98:	1c59      	adds	r1, r3, #1
 800ce9a:	d13c      	bne.n	800cf16 <_printf_float+0x146>
 800ce9c:	2306      	movs	r3, #6
 800ce9e:	6063      	str	r3, [r4, #4]
 800cea0:	2300      	movs	r3, #0
 800cea2:	9303      	str	r3, [sp, #12]
 800cea4:	ab08      	add	r3, sp, #32
 800cea6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800ceaa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ceae:	ab07      	add	r3, sp, #28
 800ceb0:	6861      	ldr	r1, [r4, #4]
 800ceb2:	9300      	str	r3, [sp, #0]
 800ceb4:	6022      	str	r2, [r4, #0]
 800ceb6:	f10d 031b 	add.w	r3, sp, #27
 800ceba:	4628      	mov	r0, r5
 800cebc:	f7ff fef5 	bl	800ccaa <__cvt>
 800cec0:	9b04      	ldr	r3, [sp, #16]
 800cec2:	9907      	ldr	r1, [sp, #28]
 800cec4:	2b47      	cmp	r3, #71	; 0x47
 800cec6:	4680      	mov	r8, r0
 800cec8:	d108      	bne.n	800cedc <_printf_float+0x10c>
 800ceca:	1cc8      	adds	r0, r1, #3
 800cecc:	db02      	blt.n	800ced4 <_printf_float+0x104>
 800cece:	6863      	ldr	r3, [r4, #4]
 800ced0:	4299      	cmp	r1, r3
 800ced2:	dd41      	ble.n	800cf58 <_printf_float+0x188>
 800ced4:	f1a9 0902 	sub.w	r9, r9, #2
 800ced8:	fa5f f989 	uxtb.w	r9, r9
 800cedc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800cee0:	d820      	bhi.n	800cf24 <_printf_float+0x154>
 800cee2:	3901      	subs	r1, #1
 800cee4:	464a      	mov	r2, r9
 800cee6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ceea:	9107      	str	r1, [sp, #28]
 800ceec:	f7ff ff2f 	bl	800cd4e <__exponent>
 800cef0:	9a08      	ldr	r2, [sp, #32]
 800cef2:	9004      	str	r0, [sp, #16]
 800cef4:	1813      	adds	r3, r2, r0
 800cef6:	2a01      	cmp	r2, #1
 800cef8:	6123      	str	r3, [r4, #16]
 800cefa:	dc02      	bgt.n	800cf02 <_printf_float+0x132>
 800cefc:	6822      	ldr	r2, [r4, #0]
 800cefe:	07d2      	lsls	r2, r2, #31
 800cf00:	d501      	bpl.n	800cf06 <_printf_float+0x136>
 800cf02:	3301      	adds	r3, #1
 800cf04:	6123      	str	r3, [r4, #16]
 800cf06:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d0a2      	beq.n	800ce54 <_printf_float+0x84>
 800cf0e:	232d      	movs	r3, #45	; 0x2d
 800cf10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cf14:	e79e      	b.n	800ce54 <_printf_float+0x84>
 800cf16:	9904      	ldr	r1, [sp, #16]
 800cf18:	2947      	cmp	r1, #71	; 0x47
 800cf1a:	d1c1      	bne.n	800cea0 <_printf_float+0xd0>
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d1bf      	bne.n	800cea0 <_printf_float+0xd0>
 800cf20:	2301      	movs	r3, #1
 800cf22:	e7bc      	b.n	800ce9e <_printf_float+0xce>
 800cf24:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800cf28:	d118      	bne.n	800cf5c <_printf_float+0x18c>
 800cf2a:	2900      	cmp	r1, #0
 800cf2c:	6863      	ldr	r3, [r4, #4]
 800cf2e:	dd0b      	ble.n	800cf48 <_printf_float+0x178>
 800cf30:	6121      	str	r1, [r4, #16]
 800cf32:	b913      	cbnz	r3, 800cf3a <_printf_float+0x16a>
 800cf34:	6822      	ldr	r2, [r4, #0]
 800cf36:	07d0      	lsls	r0, r2, #31
 800cf38:	d502      	bpl.n	800cf40 <_printf_float+0x170>
 800cf3a:	3301      	adds	r3, #1
 800cf3c:	440b      	add	r3, r1
 800cf3e:	6123      	str	r3, [r4, #16]
 800cf40:	2300      	movs	r3, #0
 800cf42:	65a1      	str	r1, [r4, #88]	; 0x58
 800cf44:	9304      	str	r3, [sp, #16]
 800cf46:	e7de      	b.n	800cf06 <_printf_float+0x136>
 800cf48:	b913      	cbnz	r3, 800cf50 <_printf_float+0x180>
 800cf4a:	6822      	ldr	r2, [r4, #0]
 800cf4c:	07d2      	lsls	r2, r2, #31
 800cf4e:	d501      	bpl.n	800cf54 <_printf_float+0x184>
 800cf50:	3302      	adds	r3, #2
 800cf52:	e7f4      	b.n	800cf3e <_printf_float+0x16e>
 800cf54:	2301      	movs	r3, #1
 800cf56:	e7f2      	b.n	800cf3e <_printf_float+0x16e>
 800cf58:	f04f 0967 	mov.w	r9, #103	; 0x67
 800cf5c:	9b08      	ldr	r3, [sp, #32]
 800cf5e:	4299      	cmp	r1, r3
 800cf60:	db05      	blt.n	800cf6e <_printf_float+0x19e>
 800cf62:	6823      	ldr	r3, [r4, #0]
 800cf64:	6121      	str	r1, [r4, #16]
 800cf66:	07d8      	lsls	r0, r3, #31
 800cf68:	d5ea      	bpl.n	800cf40 <_printf_float+0x170>
 800cf6a:	1c4b      	adds	r3, r1, #1
 800cf6c:	e7e7      	b.n	800cf3e <_printf_float+0x16e>
 800cf6e:	2900      	cmp	r1, #0
 800cf70:	bfd4      	ite	le
 800cf72:	f1c1 0202 	rsble	r2, r1, #2
 800cf76:	2201      	movgt	r2, #1
 800cf78:	4413      	add	r3, r2
 800cf7a:	e7e0      	b.n	800cf3e <_printf_float+0x16e>
 800cf7c:	6823      	ldr	r3, [r4, #0]
 800cf7e:	055a      	lsls	r2, r3, #21
 800cf80:	d407      	bmi.n	800cf92 <_printf_float+0x1c2>
 800cf82:	6923      	ldr	r3, [r4, #16]
 800cf84:	4642      	mov	r2, r8
 800cf86:	4631      	mov	r1, r6
 800cf88:	4628      	mov	r0, r5
 800cf8a:	47b8      	blx	r7
 800cf8c:	3001      	adds	r0, #1
 800cf8e:	d12a      	bne.n	800cfe6 <_printf_float+0x216>
 800cf90:	e76a      	b.n	800ce68 <_printf_float+0x98>
 800cf92:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800cf96:	f240 80e0 	bls.w	800d15a <_printf_float+0x38a>
 800cf9a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800cf9e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cfa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfa6:	d133      	bne.n	800d010 <_printf_float+0x240>
 800cfa8:	4a37      	ldr	r2, [pc, #220]	; (800d088 <_printf_float+0x2b8>)
 800cfaa:	2301      	movs	r3, #1
 800cfac:	4631      	mov	r1, r6
 800cfae:	4628      	mov	r0, r5
 800cfb0:	47b8      	blx	r7
 800cfb2:	3001      	adds	r0, #1
 800cfb4:	f43f af58 	beq.w	800ce68 <_printf_float+0x98>
 800cfb8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800cfbc:	429a      	cmp	r2, r3
 800cfbe:	db02      	blt.n	800cfc6 <_printf_float+0x1f6>
 800cfc0:	6823      	ldr	r3, [r4, #0]
 800cfc2:	07d8      	lsls	r0, r3, #31
 800cfc4:	d50f      	bpl.n	800cfe6 <_printf_float+0x216>
 800cfc6:	4653      	mov	r3, sl
 800cfc8:	465a      	mov	r2, fp
 800cfca:	4631      	mov	r1, r6
 800cfcc:	4628      	mov	r0, r5
 800cfce:	47b8      	blx	r7
 800cfd0:	3001      	adds	r0, #1
 800cfd2:	f43f af49 	beq.w	800ce68 <_printf_float+0x98>
 800cfd6:	f04f 0800 	mov.w	r8, #0
 800cfda:	f104 091a 	add.w	r9, r4, #26
 800cfde:	9b08      	ldr	r3, [sp, #32]
 800cfe0:	3b01      	subs	r3, #1
 800cfe2:	4543      	cmp	r3, r8
 800cfe4:	dc09      	bgt.n	800cffa <_printf_float+0x22a>
 800cfe6:	6823      	ldr	r3, [r4, #0]
 800cfe8:	079b      	lsls	r3, r3, #30
 800cfea:	f100 8106 	bmi.w	800d1fa <_printf_float+0x42a>
 800cfee:	68e0      	ldr	r0, [r4, #12]
 800cff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cff2:	4298      	cmp	r0, r3
 800cff4:	bfb8      	it	lt
 800cff6:	4618      	movlt	r0, r3
 800cff8:	e738      	b.n	800ce6c <_printf_float+0x9c>
 800cffa:	2301      	movs	r3, #1
 800cffc:	464a      	mov	r2, r9
 800cffe:	4631      	mov	r1, r6
 800d000:	4628      	mov	r0, r5
 800d002:	47b8      	blx	r7
 800d004:	3001      	adds	r0, #1
 800d006:	f43f af2f 	beq.w	800ce68 <_printf_float+0x98>
 800d00a:	f108 0801 	add.w	r8, r8, #1
 800d00e:	e7e6      	b.n	800cfde <_printf_float+0x20e>
 800d010:	9b07      	ldr	r3, [sp, #28]
 800d012:	2b00      	cmp	r3, #0
 800d014:	dc3a      	bgt.n	800d08c <_printf_float+0x2bc>
 800d016:	4a1c      	ldr	r2, [pc, #112]	; (800d088 <_printf_float+0x2b8>)
 800d018:	2301      	movs	r3, #1
 800d01a:	4631      	mov	r1, r6
 800d01c:	4628      	mov	r0, r5
 800d01e:	47b8      	blx	r7
 800d020:	3001      	adds	r0, #1
 800d022:	f43f af21 	beq.w	800ce68 <_printf_float+0x98>
 800d026:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800d02a:	4313      	orrs	r3, r2
 800d02c:	d102      	bne.n	800d034 <_printf_float+0x264>
 800d02e:	6823      	ldr	r3, [r4, #0]
 800d030:	07d9      	lsls	r1, r3, #31
 800d032:	d5d8      	bpl.n	800cfe6 <_printf_float+0x216>
 800d034:	4653      	mov	r3, sl
 800d036:	465a      	mov	r2, fp
 800d038:	4631      	mov	r1, r6
 800d03a:	4628      	mov	r0, r5
 800d03c:	47b8      	blx	r7
 800d03e:	3001      	adds	r0, #1
 800d040:	f43f af12 	beq.w	800ce68 <_printf_float+0x98>
 800d044:	f04f 0900 	mov.w	r9, #0
 800d048:	f104 0a1a 	add.w	sl, r4, #26
 800d04c:	9b07      	ldr	r3, [sp, #28]
 800d04e:	425b      	negs	r3, r3
 800d050:	454b      	cmp	r3, r9
 800d052:	dc01      	bgt.n	800d058 <_printf_float+0x288>
 800d054:	9b08      	ldr	r3, [sp, #32]
 800d056:	e795      	b.n	800cf84 <_printf_float+0x1b4>
 800d058:	2301      	movs	r3, #1
 800d05a:	4652      	mov	r2, sl
 800d05c:	4631      	mov	r1, r6
 800d05e:	4628      	mov	r0, r5
 800d060:	47b8      	blx	r7
 800d062:	3001      	adds	r0, #1
 800d064:	f43f af00 	beq.w	800ce68 <_printf_float+0x98>
 800d068:	f109 0901 	add.w	r9, r9, #1
 800d06c:	e7ee      	b.n	800d04c <_printf_float+0x27c>
 800d06e:	bf00      	nop
 800d070:	ffffffff 	.word	0xffffffff
 800d074:	7fefffff 	.word	0x7fefffff
 800d078:	0800f690 	.word	0x0800f690
 800d07c:	0800f694 	.word	0x0800f694
 800d080:	0800f698 	.word	0x0800f698
 800d084:	0800f69c 	.word	0x0800f69c
 800d088:	0800f6a0 	.word	0x0800f6a0
 800d08c:	9a08      	ldr	r2, [sp, #32]
 800d08e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d090:	429a      	cmp	r2, r3
 800d092:	bfa8      	it	ge
 800d094:	461a      	movge	r2, r3
 800d096:	2a00      	cmp	r2, #0
 800d098:	4691      	mov	r9, r2
 800d09a:	dc38      	bgt.n	800d10e <_printf_float+0x33e>
 800d09c:	2300      	movs	r3, #0
 800d09e:	9305      	str	r3, [sp, #20]
 800d0a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d0a4:	f104 021a 	add.w	r2, r4, #26
 800d0a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d0aa:	9905      	ldr	r1, [sp, #20]
 800d0ac:	9304      	str	r3, [sp, #16]
 800d0ae:	eba3 0309 	sub.w	r3, r3, r9
 800d0b2:	428b      	cmp	r3, r1
 800d0b4:	dc33      	bgt.n	800d11e <_printf_float+0x34e>
 800d0b6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d0ba:	429a      	cmp	r2, r3
 800d0bc:	db3c      	blt.n	800d138 <_printf_float+0x368>
 800d0be:	6823      	ldr	r3, [r4, #0]
 800d0c0:	07da      	lsls	r2, r3, #31
 800d0c2:	d439      	bmi.n	800d138 <_printf_float+0x368>
 800d0c4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800d0c8:	eba2 0903 	sub.w	r9, r2, r3
 800d0cc:	9b04      	ldr	r3, [sp, #16]
 800d0ce:	1ad2      	subs	r2, r2, r3
 800d0d0:	4591      	cmp	r9, r2
 800d0d2:	bfa8      	it	ge
 800d0d4:	4691      	movge	r9, r2
 800d0d6:	f1b9 0f00 	cmp.w	r9, #0
 800d0da:	dc35      	bgt.n	800d148 <_printf_float+0x378>
 800d0dc:	f04f 0800 	mov.w	r8, #0
 800d0e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d0e4:	f104 0a1a 	add.w	sl, r4, #26
 800d0e8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d0ec:	1a9b      	subs	r3, r3, r2
 800d0ee:	eba3 0309 	sub.w	r3, r3, r9
 800d0f2:	4543      	cmp	r3, r8
 800d0f4:	f77f af77 	ble.w	800cfe6 <_printf_float+0x216>
 800d0f8:	2301      	movs	r3, #1
 800d0fa:	4652      	mov	r2, sl
 800d0fc:	4631      	mov	r1, r6
 800d0fe:	4628      	mov	r0, r5
 800d100:	47b8      	blx	r7
 800d102:	3001      	adds	r0, #1
 800d104:	f43f aeb0 	beq.w	800ce68 <_printf_float+0x98>
 800d108:	f108 0801 	add.w	r8, r8, #1
 800d10c:	e7ec      	b.n	800d0e8 <_printf_float+0x318>
 800d10e:	4613      	mov	r3, r2
 800d110:	4631      	mov	r1, r6
 800d112:	4642      	mov	r2, r8
 800d114:	4628      	mov	r0, r5
 800d116:	47b8      	blx	r7
 800d118:	3001      	adds	r0, #1
 800d11a:	d1bf      	bne.n	800d09c <_printf_float+0x2cc>
 800d11c:	e6a4      	b.n	800ce68 <_printf_float+0x98>
 800d11e:	2301      	movs	r3, #1
 800d120:	4631      	mov	r1, r6
 800d122:	4628      	mov	r0, r5
 800d124:	9204      	str	r2, [sp, #16]
 800d126:	47b8      	blx	r7
 800d128:	3001      	adds	r0, #1
 800d12a:	f43f ae9d 	beq.w	800ce68 <_printf_float+0x98>
 800d12e:	9b05      	ldr	r3, [sp, #20]
 800d130:	9a04      	ldr	r2, [sp, #16]
 800d132:	3301      	adds	r3, #1
 800d134:	9305      	str	r3, [sp, #20]
 800d136:	e7b7      	b.n	800d0a8 <_printf_float+0x2d8>
 800d138:	4653      	mov	r3, sl
 800d13a:	465a      	mov	r2, fp
 800d13c:	4631      	mov	r1, r6
 800d13e:	4628      	mov	r0, r5
 800d140:	47b8      	blx	r7
 800d142:	3001      	adds	r0, #1
 800d144:	d1be      	bne.n	800d0c4 <_printf_float+0x2f4>
 800d146:	e68f      	b.n	800ce68 <_printf_float+0x98>
 800d148:	9a04      	ldr	r2, [sp, #16]
 800d14a:	464b      	mov	r3, r9
 800d14c:	4442      	add	r2, r8
 800d14e:	4631      	mov	r1, r6
 800d150:	4628      	mov	r0, r5
 800d152:	47b8      	blx	r7
 800d154:	3001      	adds	r0, #1
 800d156:	d1c1      	bne.n	800d0dc <_printf_float+0x30c>
 800d158:	e686      	b.n	800ce68 <_printf_float+0x98>
 800d15a:	9a08      	ldr	r2, [sp, #32]
 800d15c:	2a01      	cmp	r2, #1
 800d15e:	dc01      	bgt.n	800d164 <_printf_float+0x394>
 800d160:	07db      	lsls	r3, r3, #31
 800d162:	d537      	bpl.n	800d1d4 <_printf_float+0x404>
 800d164:	2301      	movs	r3, #1
 800d166:	4642      	mov	r2, r8
 800d168:	4631      	mov	r1, r6
 800d16a:	4628      	mov	r0, r5
 800d16c:	47b8      	blx	r7
 800d16e:	3001      	adds	r0, #1
 800d170:	f43f ae7a 	beq.w	800ce68 <_printf_float+0x98>
 800d174:	4653      	mov	r3, sl
 800d176:	465a      	mov	r2, fp
 800d178:	4631      	mov	r1, r6
 800d17a:	4628      	mov	r0, r5
 800d17c:	47b8      	blx	r7
 800d17e:	3001      	adds	r0, #1
 800d180:	f43f ae72 	beq.w	800ce68 <_printf_float+0x98>
 800d184:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800d188:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d18c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d190:	9b08      	ldr	r3, [sp, #32]
 800d192:	d01a      	beq.n	800d1ca <_printf_float+0x3fa>
 800d194:	3b01      	subs	r3, #1
 800d196:	f108 0201 	add.w	r2, r8, #1
 800d19a:	4631      	mov	r1, r6
 800d19c:	4628      	mov	r0, r5
 800d19e:	47b8      	blx	r7
 800d1a0:	3001      	adds	r0, #1
 800d1a2:	d10e      	bne.n	800d1c2 <_printf_float+0x3f2>
 800d1a4:	e660      	b.n	800ce68 <_printf_float+0x98>
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	464a      	mov	r2, r9
 800d1aa:	4631      	mov	r1, r6
 800d1ac:	4628      	mov	r0, r5
 800d1ae:	47b8      	blx	r7
 800d1b0:	3001      	adds	r0, #1
 800d1b2:	f43f ae59 	beq.w	800ce68 <_printf_float+0x98>
 800d1b6:	f108 0801 	add.w	r8, r8, #1
 800d1ba:	9b08      	ldr	r3, [sp, #32]
 800d1bc:	3b01      	subs	r3, #1
 800d1be:	4543      	cmp	r3, r8
 800d1c0:	dcf1      	bgt.n	800d1a6 <_printf_float+0x3d6>
 800d1c2:	9b04      	ldr	r3, [sp, #16]
 800d1c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d1c8:	e6dd      	b.n	800cf86 <_printf_float+0x1b6>
 800d1ca:	f04f 0800 	mov.w	r8, #0
 800d1ce:	f104 091a 	add.w	r9, r4, #26
 800d1d2:	e7f2      	b.n	800d1ba <_printf_float+0x3ea>
 800d1d4:	2301      	movs	r3, #1
 800d1d6:	4642      	mov	r2, r8
 800d1d8:	e7df      	b.n	800d19a <_printf_float+0x3ca>
 800d1da:	2301      	movs	r3, #1
 800d1dc:	464a      	mov	r2, r9
 800d1de:	4631      	mov	r1, r6
 800d1e0:	4628      	mov	r0, r5
 800d1e2:	47b8      	blx	r7
 800d1e4:	3001      	adds	r0, #1
 800d1e6:	f43f ae3f 	beq.w	800ce68 <_printf_float+0x98>
 800d1ea:	f108 0801 	add.w	r8, r8, #1
 800d1ee:	68e3      	ldr	r3, [r4, #12]
 800d1f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d1f2:	1a5b      	subs	r3, r3, r1
 800d1f4:	4543      	cmp	r3, r8
 800d1f6:	dcf0      	bgt.n	800d1da <_printf_float+0x40a>
 800d1f8:	e6f9      	b.n	800cfee <_printf_float+0x21e>
 800d1fa:	f04f 0800 	mov.w	r8, #0
 800d1fe:	f104 0919 	add.w	r9, r4, #25
 800d202:	e7f4      	b.n	800d1ee <_printf_float+0x41e>

0800d204 <_printf_common>:
 800d204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d208:	4616      	mov	r6, r2
 800d20a:	4699      	mov	r9, r3
 800d20c:	688a      	ldr	r2, [r1, #8]
 800d20e:	690b      	ldr	r3, [r1, #16]
 800d210:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d214:	4293      	cmp	r3, r2
 800d216:	bfb8      	it	lt
 800d218:	4613      	movlt	r3, r2
 800d21a:	6033      	str	r3, [r6, #0]
 800d21c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d220:	4607      	mov	r7, r0
 800d222:	460c      	mov	r4, r1
 800d224:	b10a      	cbz	r2, 800d22a <_printf_common+0x26>
 800d226:	3301      	adds	r3, #1
 800d228:	6033      	str	r3, [r6, #0]
 800d22a:	6823      	ldr	r3, [r4, #0]
 800d22c:	0699      	lsls	r1, r3, #26
 800d22e:	bf42      	ittt	mi
 800d230:	6833      	ldrmi	r3, [r6, #0]
 800d232:	3302      	addmi	r3, #2
 800d234:	6033      	strmi	r3, [r6, #0]
 800d236:	6825      	ldr	r5, [r4, #0]
 800d238:	f015 0506 	ands.w	r5, r5, #6
 800d23c:	d106      	bne.n	800d24c <_printf_common+0x48>
 800d23e:	f104 0a19 	add.w	sl, r4, #25
 800d242:	68e3      	ldr	r3, [r4, #12]
 800d244:	6832      	ldr	r2, [r6, #0]
 800d246:	1a9b      	subs	r3, r3, r2
 800d248:	42ab      	cmp	r3, r5
 800d24a:	dc26      	bgt.n	800d29a <_printf_common+0x96>
 800d24c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d250:	1e13      	subs	r3, r2, #0
 800d252:	6822      	ldr	r2, [r4, #0]
 800d254:	bf18      	it	ne
 800d256:	2301      	movne	r3, #1
 800d258:	0692      	lsls	r2, r2, #26
 800d25a:	d42b      	bmi.n	800d2b4 <_printf_common+0xb0>
 800d25c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d260:	4649      	mov	r1, r9
 800d262:	4638      	mov	r0, r7
 800d264:	47c0      	blx	r8
 800d266:	3001      	adds	r0, #1
 800d268:	d01e      	beq.n	800d2a8 <_printf_common+0xa4>
 800d26a:	6823      	ldr	r3, [r4, #0]
 800d26c:	6922      	ldr	r2, [r4, #16]
 800d26e:	f003 0306 	and.w	r3, r3, #6
 800d272:	2b04      	cmp	r3, #4
 800d274:	bf02      	ittt	eq
 800d276:	68e5      	ldreq	r5, [r4, #12]
 800d278:	6833      	ldreq	r3, [r6, #0]
 800d27a:	1aed      	subeq	r5, r5, r3
 800d27c:	68a3      	ldr	r3, [r4, #8]
 800d27e:	bf0c      	ite	eq
 800d280:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d284:	2500      	movne	r5, #0
 800d286:	4293      	cmp	r3, r2
 800d288:	bfc4      	itt	gt
 800d28a:	1a9b      	subgt	r3, r3, r2
 800d28c:	18ed      	addgt	r5, r5, r3
 800d28e:	2600      	movs	r6, #0
 800d290:	341a      	adds	r4, #26
 800d292:	42b5      	cmp	r5, r6
 800d294:	d11a      	bne.n	800d2cc <_printf_common+0xc8>
 800d296:	2000      	movs	r0, #0
 800d298:	e008      	b.n	800d2ac <_printf_common+0xa8>
 800d29a:	2301      	movs	r3, #1
 800d29c:	4652      	mov	r2, sl
 800d29e:	4649      	mov	r1, r9
 800d2a0:	4638      	mov	r0, r7
 800d2a2:	47c0      	blx	r8
 800d2a4:	3001      	adds	r0, #1
 800d2a6:	d103      	bne.n	800d2b0 <_printf_common+0xac>
 800d2a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d2ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2b0:	3501      	adds	r5, #1
 800d2b2:	e7c6      	b.n	800d242 <_printf_common+0x3e>
 800d2b4:	18e1      	adds	r1, r4, r3
 800d2b6:	1c5a      	adds	r2, r3, #1
 800d2b8:	2030      	movs	r0, #48	; 0x30
 800d2ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d2be:	4422      	add	r2, r4
 800d2c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d2c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d2c8:	3302      	adds	r3, #2
 800d2ca:	e7c7      	b.n	800d25c <_printf_common+0x58>
 800d2cc:	2301      	movs	r3, #1
 800d2ce:	4622      	mov	r2, r4
 800d2d0:	4649      	mov	r1, r9
 800d2d2:	4638      	mov	r0, r7
 800d2d4:	47c0      	blx	r8
 800d2d6:	3001      	adds	r0, #1
 800d2d8:	d0e6      	beq.n	800d2a8 <_printf_common+0xa4>
 800d2da:	3601      	adds	r6, #1
 800d2dc:	e7d9      	b.n	800d292 <_printf_common+0x8e>
	...

0800d2e0 <_printf_i>:
 800d2e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d2e4:	7e0f      	ldrb	r7, [r1, #24]
 800d2e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d2e8:	2f78      	cmp	r7, #120	; 0x78
 800d2ea:	4691      	mov	r9, r2
 800d2ec:	4680      	mov	r8, r0
 800d2ee:	460c      	mov	r4, r1
 800d2f0:	469a      	mov	sl, r3
 800d2f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d2f6:	d807      	bhi.n	800d308 <_printf_i+0x28>
 800d2f8:	2f62      	cmp	r7, #98	; 0x62
 800d2fa:	d80a      	bhi.n	800d312 <_printf_i+0x32>
 800d2fc:	2f00      	cmp	r7, #0
 800d2fe:	f000 80d4 	beq.w	800d4aa <_printf_i+0x1ca>
 800d302:	2f58      	cmp	r7, #88	; 0x58
 800d304:	f000 80c0 	beq.w	800d488 <_printf_i+0x1a8>
 800d308:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d30c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d310:	e03a      	b.n	800d388 <_printf_i+0xa8>
 800d312:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d316:	2b15      	cmp	r3, #21
 800d318:	d8f6      	bhi.n	800d308 <_printf_i+0x28>
 800d31a:	a101      	add	r1, pc, #4	; (adr r1, 800d320 <_printf_i+0x40>)
 800d31c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d320:	0800d379 	.word	0x0800d379
 800d324:	0800d38d 	.word	0x0800d38d
 800d328:	0800d309 	.word	0x0800d309
 800d32c:	0800d309 	.word	0x0800d309
 800d330:	0800d309 	.word	0x0800d309
 800d334:	0800d309 	.word	0x0800d309
 800d338:	0800d38d 	.word	0x0800d38d
 800d33c:	0800d309 	.word	0x0800d309
 800d340:	0800d309 	.word	0x0800d309
 800d344:	0800d309 	.word	0x0800d309
 800d348:	0800d309 	.word	0x0800d309
 800d34c:	0800d491 	.word	0x0800d491
 800d350:	0800d3b9 	.word	0x0800d3b9
 800d354:	0800d44b 	.word	0x0800d44b
 800d358:	0800d309 	.word	0x0800d309
 800d35c:	0800d309 	.word	0x0800d309
 800d360:	0800d4b3 	.word	0x0800d4b3
 800d364:	0800d309 	.word	0x0800d309
 800d368:	0800d3b9 	.word	0x0800d3b9
 800d36c:	0800d309 	.word	0x0800d309
 800d370:	0800d309 	.word	0x0800d309
 800d374:	0800d453 	.word	0x0800d453
 800d378:	682b      	ldr	r3, [r5, #0]
 800d37a:	1d1a      	adds	r2, r3, #4
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	602a      	str	r2, [r5, #0]
 800d380:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d384:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d388:	2301      	movs	r3, #1
 800d38a:	e09f      	b.n	800d4cc <_printf_i+0x1ec>
 800d38c:	6820      	ldr	r0, [r4, #0]
 800d38e:	682b      	ldr	r3, [r5, #0]
 800d390:	0607      	lsls	r7, r0, #24
 800d392:	f103 0104 	add.w	r1, r3, #4
 800d396:	6029      	str	r1, [r5, #0]
 800d398:	d501      	bpl.n	800d39e <_printf_i+0xbe>
 800d39a:	681e      	ldr	r6, [r3, #0]
 800d39c:	e003      	b.n	800d3a6 <_printf_i+0xc6>
 800d39e:	0646      	lsls	r6, r0, #25
 800d3a0:	d5fb      	bpl.n	800d39a <_printf_i+0xba>
 800d3a2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800d3a6:	2e00      	cmp	r6, #0
 800d3a8:	da03      	bge.n	800d3b2 <_printf_i+0xd2>
 800d3aa:	232d      	movs	r3, #45	; 0x2d
 800d3ac:	4276      	negs	r6, r6
 800d3ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d3b2:	485a      	ldr	r0, [pc, #360]	; (800d51c <_printf_i+0x23c>)
 800d3b4:	230a      	movs	r3, #10
 800d3b6:	e012      	b.n	800d3de <_printf_i+0xfe>
 800d3b8:	682b      	ldr	r3, [r5, #0]
 800d3ba:	6820      	ldr	r0, [r4, #0]
 800d3bc:	1d19      	adds	r1, r3, #4
 800d3be:	6029      	str	r1, [r5, #0]
 800d3c0:	0605      	lsls	r5, r0, #24
 800d3c2:	d501      	bpl.n	800d3c8 <_printf_i+0xe8>
 800d3c4:	681e      	ldr	r6, [r3, #0]
 800d3c6:	e002      	b.n	800d3ce <_printf_i+0xee>
 800d3c8:	0641      	lsls	r1, r0, #25
 800d3ca:	d5fb      	bpl.n	800d3c4 <_printf_i+0xe4>
 800d3cc:	881e      	ldrh	r6, [r3, #0]
 800d3ce:	4853      	ldr	r0, [pc, #332]	; (800d51c <_printf_i+0x23c>)
 800d3d0:	2f6f      	cmp	r7, #111	; 0x6f
 800d3d2:	bf0c      	ite	eq
 800d3d4:	2308      	moveq	r3, #8
 800d3d6:	230a      	movne	r3, #10
 800d3d8:	2100      	movs	r1, #0
 800d3da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d3de:	6865      	ldr	r5, [r4, #4]
 800d3e0:	60a5      	str	r5, [r4, #8]
 800d3e2:	2d00      	cmp	r5, #0
 800d3e4:	bfa2      	ittt	ge
 800d3e6:	6821      	ldrge	r1, [r4, #0]
 800d3e8:	f021 0104 	bicge.w	r1, r1, #4
 800d3ec:	6021      	strge	r1, [r4, #0]
 800d3ee:	b90e      	cbnz	r6, 800d3f4 <_printf_i+0x114>
 800d3f0:	2d00      	cmp	r5, #0
 800d3f2:	d04b      	beq.n	800d48c <_printf_i+0x1ac>
 800d3f4:	4615      	mov	r5, r2
 800d3f6:	fbb6 f1f3 	udiv	r1, r6, r3
 800d3fa:	fb03 6711 	mls	r7, r3, r1, r6
 800d3fe:	5dc7      	ldrb	r7, [r0, r7]
 800d400:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d404:	4637      	mov	r7, r6
 800d406:	42bb      	cmp	r3, r7
 800d408:	460e      	mov	r6, r1
 800d40a:	d9f4      	bls.n	800d3f6 <_printf_i+0x116>
 800d40c:	2b08      	cmp	r3, #8
 800d40e:	d10b      	bne.n	800d428 <_printf_i+0x148>
 800d410:	6823      	ldr	r3, [r4, #0]
 800d412:	07de      	lsls	r6, r3, #31
 800d414:	d508      	bpl.n	800d428 <_printf_i+0x148>
 800d416:	6923      	ldr	r3, [r4, #16]
 800d418:	6861      	ldr	r1, [r4, #4]
 800d41a:	4299      	cmp	r1, r3
 800d41c:	bfde      	ittt	le
 800d41e:	2330      	movle	r3, #48	; 0x30
 800d420:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d424:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d428:	1b52      	subs	r2, r2, r5
 800d42a:	6122      	str	r2, [r4, #16]
 800d42c:	f8cd a000 	str.w	sl, [sp]
 800d430:	464b      	mov	r3, r9
 800d432:	aa03      	add	r2, sp, #12
 800d434:	4621      	mov	r1, r4
 800d436:	4640      	mov	r0, r8
 800d438:	f7ff fee4 	bl	800d204 <_printf_common>
 800d43c:	3001      	adds	r0, #1
 800d43e:	d14a      	bne.n	800d4d6 <_printf_i+0x1f6>
 800d440:	f04f 30ff 	mov.w	r0, #4294967295
 800d444:	b004      	add	sp, #16
 800d446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d44a:	6823      	ldr	r3, [r4, #0]
 800d44c:	f043 0320 	orr.w	r3, r3, #32
 800d450:	6023      	str	r3, [r4, #0]
 800d452:	4833      	ldr	r0, [pc, #204]	; (800d520 <_printf_i+0x240>)
 800d454:	2778      	movs	r7, #120	; 0x78
 800d456:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d45a:	6823      	ldr	r3, [r4, #0]
 800d45c:	6829      	ldr	r1, [r5, #0]
 800d45e:	061f      	lsls	r7, r3, #24
 800d460:	f851 6b04 	ldr.w	r6, [r1], #4
 800d464:	d402      	bmi.n	800d46c <_printf_i+0x18c>
 800d466:	065f      	lsls	r7, r3, #25
 800d468:	bf48      	it	mi
 800d46a:	b2b6      	uxthmi	r6, r6
 800d46c:	07df      	lsls	r7, r3, #31
 800d46e:	bf48      	it	mi
 800d470:	f043 0320 	orrmi.w	r3, r3, #32
 800d474:	6029      	str	r1, [r5, #0]
 800d476:	bf48      	it	mi
 800d478:	6023      	strmi	r3, [r4, #0]
 800d47a:	b91e      	cbnz	r6, 800d484 <_printf_i+0x1a4>
 800d47c:	6823      	ldr	r3, [r4, #0]
 800d47e:	f023 0320 	bic.w	r3, r3, #32
 800d482:	6023      	str	r3, [r4, #0]
 800d484:	2310      	movs	r3, #16
 800d486:	e7a7      	b.n	800d3d8 <_printf_i+0xf8>
 800d488:	4824      	ldr	r0, [pc, #144]	; (800d51c <_printf_i+0x23c>)
 800d48a:	e7e4      	b.n	800d456 <_printf_i+0x176>
 800d48c:	4615      	mov	r5, r2
 800d48e:	e7bd      	b.n	800d40c <_printf_i+0x12c>
 800d490:	682b      	ldr	r3, [r5, #0]
 800d492:	6826      	ldr	r6, [r4, #0]
 800d494:	6961      	ldr	r1, [r4, #20]
 800d496:	1d18      	adds	r0, r3, #4
 800d498:	6028      	str	r0, [r5, #0]
 800d49a:	0635      	lsls	r5, r6, #24
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	d501      	bpl.n	800d4a4 <_printf_i+0x1c4>
 800d4a0:	6019      	str	r1, [r3, #0]
 800d4a2:	e002      	b.n	800d4aa <_printf_i+0x1ca>
 800d4a4:	0670      	lsls	r0, r6, #25
 800d4a6:	d5fb      	bpl.n	800d4a0 <_printf_i+0x1c0>
 800d4a8:	8019      	strh	r1, [r3, #0]
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	6123      	str	r3, [r4, #16]
 800d4ae:	4615      	mov	r5, r2
 800d4b0:	e7bc      	b.n	800d42c <_printf_i+0x14c>
 800d4b2:	682b      	ldr	r3, [r5, #0]
 800d4b4:	1d1a      	adds	r2, r3, #4
 800d4b6:	602a      	str	r2, [r5, #0]
 800d4b8:	681d      	ldr	r5, [r3, #0]
 800d4ba:	6862      	ldr	r2, [r4, #4]
 800d4bc:	2100      	movs	r1, #0
 800d4be:	4628      	mov	r0, r5
 800d4c0:	f7f2 ff0e 	bl	80002e0 <memchr>
 800d4c4:	b108      	cbz	r0, 800d4ca <_printf_i+0x1ea>
 800d4c6:	1b40      	subs	r0, r0, r5
 800d4c8:	6060      	str	r0, [r4, #4]
 800d4ca:	6863      	ldr	r3, [r4, #4]
 800d4cc:	6123      	str	r3, [r4, #16]
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d4d4:	e7aa      	b.n	800d42c <_printf_i+0x14c>
 800d4d6:	6923      	ldr	r3, [r4, #16]
 800d4d8:	462a      	mov	r2, r5
 800d4da:	4649      	mov	r1, r9
 800d4dc:	4640      	mov	r0, r8
 800d4de:	47d0      	blx	sl
 800d4e0:	3001      	adds	r0, #1
 800d4e2:	d0ad      	beq.n	800d440 <_printf_i+0x160>
 800d4e4:	6823      	ldr	r3, [r4, #0]
 800d4e6:	079b      	lsls	r3, r3, #30
 800d4e8:	d413      	bmi.n	800d512 <_printf_i+0x232>
 800d4ea:	68e0      	ldr	r0, [r4, #12]
 800d4ec:	9b03      	ldr	r3, [sp, #12]
 800d4ee:	4298      	cmp	r0, r3
 800d4f0:	bfb8      	it	lt
 800d4f2:	4618      	movlt	r0, r3
 800d4f4:	e7a6      	b.n	800d444 <_printf_i+0x164>
 800d4f6:	2301      	movs	r3, #1
 800d4f8:	4632      	mov	r2, r6
 800d4fa:	4649      	mov	r1, r9
 800d4fc:	4640      	mov	r0, r8
 800d4fe:	47d0      	blx	sl
 800d500:	3001      	adds	r0, #1
 800d502:	d09d      	beq.n	800d440 <_printf_i+0x160>
 800d504:	3501      	adds	r5, #1
 800d506:	68e3      	ldr	r3, [r4, #12]
 800d508:	9903      	ldr	r1, [sp, #12]
 800d50a:	1a5b      	subs	r3, r3, r1
 800d50c:	42ab      	cmp	r3, r5
 800d50e:	dcf2      	bgt.n	800d4f6 <_printf_i+0x216>
 800d510:	e7eb      	b.n	800d4ea <_printf_i+0x20a>
 800d512:	2500      	movs	r5, #0
 800d514:	f104 0619 	add.w	r6, r4, #25
 800d518:	e7f5      	b.n	800d506 <_printf_i+0x226>
 800d51a:	bf00      	nop
 800d51c:	0800f6a2 	.word	0x0800f6a2
 800d520:	0800f6b3 	.word	0x0800f6b3

0800d524 <std>:
 800d524:	2300      	movs	r3, #0
 800d526:	b510      	push	{r4, lr}
 800d528:	4604      	mov	r4, r0
 800d52a:	e9c0 3300 	strd	r3, r3, [r0]
 800d52e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d532:	6083      	str	r3, [r0, #8]
 800d534:	8181      	strh	r1, [r0, #12]
 800d536:	6643      	str	r3, [r0, #100]	; 0x64
 800d538:	81c2      	strh	r2, [r0, #14]
 800d53a:	6183      	str	r3, [r0, #24]
 800d53c:	4619      	mov	r1, r3
 800d53e:	2208      	movs	r2, #8
 800d540:	305c      	adds	r0, #92	; 0x5c
 800d542:	f000 f906 	bl	800d752 <memset>
 800d546:	4b0d      	ldr	r3, [pc, #52]	; (800d57c <std+0x58>)
 800d548:	6263      	str	r3, [r4, #36]	; 0x24
 800d54a:	4b0d      	ldr	r3, [pc, #52]	; (800d580 <std+0x5c>)
 800d54c:	62a3      	str	r3, [r4, #40]	; 0x28
 800d54e:	4b0d      	ldr	r3, [pc, #52]	; (800d584 <std+0x60>)
 800d550:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d552:	4b0d      	ldr	r3, [pc, #52]	; (800d588 <std+0x64>)
 800d554:	6323      	str	r3, [r4, #48]	; 0x30
 800d556:	4b0d      	ldr	r3, [pc, #52]	; (800d58c <std+0x68>)
 800d558:	6224      	str	r4, [r4, #32]
 800d55a:	429c      	cmp	r4, r3
 800d55c:	d006      	beq.n	800d56c <std+0x48>
 800d55e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800d562:	4294      	cmp	r4, r2
 800d564:	d002      	beq.n	800d56c <std+0x48>
 800d566:	33d0      	adds	r3, #208	; 0xd0
 800d568:	429c      	cmp	r4, r3
 800d56a:	d105      	bne.n	800d578 <std+0x54>
 800d56c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d574:	f000 b96a 	b.w	800d84c <__retarget_lock_init_recursive>
 800d578:	bd10      	pop	{r4, pc}
 800d57a:	bf00      	nop
 800d57c:	0800d6cd 	.word	0x0800d6cd
 800d580:	0800d6ef 	.word	0x0800d6ef
 800d584:	0800d727 	.word	0x0800d727
 800d588:	0800d74b 	.word	0x0800d74b
 800d58c:	24005728 	.word	0x24005728

0800d590 <stdio_exit_handler>:
 800d590:	4a02      	ldr	r2, [pc, #8]	; (800d59c <stdio_exit_handler+0xc>)
 800d592:	4903      	ldr	r1, [pc, #12]	; (800d5a0 <stdio_exit_handler+0x10>)
 800d594:	4803      	ldr	r0, [pc, #12]	; (800d5a4 <stdio_exit_handler+0x14>)
 800d596:	f000 b869 	b.w	800d66c <_fwalk_sglue>
 800d59a:	bf00      	nop
 800d59c:	24000038 	.word	0x24000038
 800d5a0:	0800f0e5 	.word	0x0800f0e5
 800d5a4:	24000044 	.word	0x24000044

0800d5a8 <cleanup_stdio>:
 800d5a8:	6841      	ldr	r1, [r0, #4]
 800d5aa:	4b0c      	ldr	r3, [pc, #48]	; (800d5dc <cleanup_stdio+0x34>)
 800d5ac:	4299      	cmp	r1, r3
 800d5ae:	b510      	push	{r4, lr}
 800d5b0:	4604      	mov	r4, r0
 800d5b2:	d001      	beq.n	800d5b8 <cleanup_stdio+0x10>
 800d5b4:	f001 fd96 	bl	800f0e4 <_fflush_r>
 800d5b8:	68a1      	ldr	r1, [r4, #8]
 800d5ba:	4b09      	ldr	r3, [pc, #36]	; (800d5e0 <cleanup_stdio+0x38>)
 800d5bc:	4299      	cmp	r1, r3
 800d5be:	d002      	beq.n	800d5c6 <cleanup_stdio+0x1e>
 800d5c0:	4620      	mov	r0, r4
 800d5c2:	f001 fd8f 	bl	800f0e4 <_fflush_r>
 800d5c6:	68e1      	ldr	r1, [r4, #12]
 800d5c8:	4b06      	ldr	r3, [pc, #24]	; (800d5e4 <cleanup_stdio+0x3c>)
 800d5ca:	4299      	cmp	r1, r3
 800d5cc:	d004      	beq.n	800d5d8 <cleanup_stdio+0x30>
 800d5ce:	4620      	mov	r0, r4
 800d5d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5d4:	f001 bd86 	b.w	800f0e4 <_fflush_r>
 800d5d8:	bd10      	pop	{r4, pc}
 800d5da:	bf00      	nop
 800d5dc:	24005728 	.word	0x24005728
 800d5e0:	24005790 	.word	0x24005790
 800d5e4:	240057f8 	.word	0x240057f8

0800d5e8 <global_stdio_init.part.0>:
 800d5e8:	b510      	push	{r4, lr}
 800d5ea:	4b0b      	ldr	r3, [pc, #44]	; (800d618 <global_stdio_init.part.0+0x30>)
 800d5ec:	4c0b      	ldr	r4, [pc, #44]	; (800d61c <global_stdio_init.part.0+0x34>)
 800d5ee:	4a0c      	ldr	r2, [pc, #48]	; (800d620 <global_stdio_init.part.0+0x38>)
 800d5f0:	601a      	str	r2, [r3, #0]
 800d5f2:	4620      	mov	r0, r4
 800d5f4:	2200      	movs	r2, #0
 800d5f6:	2104      	movs	r1, #4
 800d5f8:	f7ff ff94 	bl	800d524 <std>
 800d5fc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800d600:	2201      	movs	r2, #1
 800d602:	2109      	movs	r1, #9
 800d604:	f7ff ff8e 	bl	800d524 <std>
 800d608:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800d60c:	2202      	movs	r2, #2
 800d60e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d612:	2112      	movs	r1, #18
 800d614:	f7ff bf86 	b.w	800d524 <std>
 800d618:	24005860 	.word	0x24005860
 800d61c:	24005728 	.word	0x24005728
 800d620:	0800d591 	.word	0x0800d591

0800d624 <__sfp_lock_acquire>:
 800d624:	4801      	ldr	r0, [pc, #4]	; (800d62c <__sfp_lock_acquire+0x8>)
 800d626:	f000 b912 	b.w	800d84e <__retarget_lock_acquire_recursive>
 800d62a:	bf00      	nop
 800d62c:	24005869 	.word	0x24005869

0800d630 <__sfp_lock_release>:
 800d630:	4801      	ldr	r0, [pc, #4]	; (800d638 <__sfp_lock_release+0x8>)
 800d632:	f000 b90d 	b.w	800d850 <__retarget_lock_release_recursive>
 800d636:	bf00      	nop
 800d638:	24005869 	.word	0x24005869

0800d63c <__sinit>:
 800d63c:	b510      	push	{r4, lr}
 800d63e:	4604      	mov	r4, r0
 800d640:	f7ff fff0 	bl	800d624 <__sfp_lock_acquire>
 800d644:	6a23      	ldr	r3, [r4, #32]
 800d646:	b11b      	cbz	r3, 800d650 <__sinit+0x14>
 800d648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d64c:	f7ff bff0 	b.w	800d630 <__sfp_lock_release>
 800d650:	4b04      	ldr	r3, [pc, #16]	; (800d664 <__sinit+0x28>)
 800d652:	6223      	str	r3, [r4, #32]
 800d654:	4b04      	ldr	r3, [pc, #16]	; (800d668 <__sinit+0x2c>)
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d1f5      	bne.n	800d648 <__sinit+0xc>
 800d65c:	f7ff ffc4 	bl	800d5e8 <global_stdio_init.part.0>
 800d660:	e7f2      	b.n	800d648 <__sinit+0xc>
 800d662:	bf00      	nop
 800d664:	0800d5a9 	.word	0x0800d5a9
 800d668:	24005860 	.word	0x24005860

0800d66c <_fwalk_sglue>:
 800d66c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d670:	4607      	mov	r7, r0
 800d672:	4688      	mov	r8, r1
 800d674:	4614      	mov	r4, r2
 800d676:	2600      	movs	r6, #0
 800d678:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d67c:	f1b9 0901 	subs.w	r9, r9, #1
 800d680:	d505      	bpl.n	800d68e <_fwalk_sglue+0x22>
 800d682:	6824      	ldr	r4, [r4, #0]
 800d684:	2c00      	cmp	r4, #0
 800d686:	d1f7      	bne.n	800d678 <_fwalk_sglue+0xc>
 800d688:	4630      	mov	r0, r6
 800d68a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d68e:	89ab      	ldrh	r3, [r5, #12]
 800d690:	2b01      	cmp	r3, #1
 800d692:	d907      	bls.n	800d6a4 <_fwalk_sglue+0x38>
 800d694:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d698:	3301      	adds	r3, #1
 800d69a:	d003      	beq.n	800d6a4 <_fwalk_sglue+0x38>
 800d69c:	4629      	mov	r1, r5
 800d69e:	4638      	mov	r0, r7
 800d6a0:	47c0      	blx	r8
 800d6a2:	4306      	orrs	r6, r0
 800d6a4:	3568      	adds	r5, #104	; 0x68
 800d6a6:	e7e9      	b.n	800d67c <_fwalk_sglue+0x10>

0800d6a8 <iprintf>:
 800d6a8:	b40f      	push	{r0, r1, r2, r3}
 800d6aa:	b507      	push	{r0, r1, r2, lr}
 800d6ac:	4906      	ldr	r1, [pc, #24]	; (800d6c8 <iprintf+0x20>)
 800d6ae:	ab04      	add	r3, sp, #16
 800d6b0:	6808      	ldr	r0, [r1, #0]
 800d6b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6b6:	6881      	ldr	r1, [r0, #8]
 800d6b8:	9301      	str	r3, [sp, #4]
 800d6ba:	f001 fb73 	bl	800eda4 <_vfiprintf_r>
 800d6be:	b003      	add	sp, #12
 800d6c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d6c4:	b004      	add	sp, #16
 800d6c6:	4770      	bx	lr
 800d6c8:	24000090 	.word	0x24000090

0800d6cc <__sread>:
 800d6cc:	b510      	push	{r4, lr}
 800d6ce:	460c      	mov	r4, r1
 800d6d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6d4:	f000 f86c 	bl	800d7b0 <_read_r>
 800d6d8:	2800      	cmp	r0, #0
 800d6da:	bfab      	itete	ge
 800d6dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d6de:	89a3      	ldrhlt	r3, [r4, #12]
 800d6e0:	181b      	addge	r3, r3, r0
 800d6e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d6e6:	bfac      	ite	ge
 800d6e8:	6563      	strge	r3, [r4, #84]	; 0x54
 800d6ea:	81a3      	strhlt	r3, [r4, #12]
 800d6ec:	bd10      	pop	{r4, pc}

0800d6ee <__swrite>:
 800d6ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6f2:	461f      	mov	r7, r3
 800d6f4:	898b      	ldrh	r3, [r1, #12]
 800d6f6:	05db      	lsls	r3, r3, #23
 800d6f8:	4605      	mov	r5, r0
 800d6fa:	460c      	mov	r4, r1
 800d6fc:	4616      	mov	r6, r2
 800d6fe:	d505      	bpl.n	800d70c <__swrite+0x1e>
 800d700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d704:	2302      	movs	r3, #2
 800d706:	2200      	movs	r2, #0
 800d708:	f000 f840 	bl	800d78c <_lseek_r>
 800d70c:	89a3      	ldrh	r3, [r4, #12]
 800d70e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d712:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d716:	81a3      	strh	r3, [r4, #12]
 800d718:	4632      	mov	r2, r6
 800d71a:	463b      	mov	r3, r7
 800d71c:	4628      	mov	r0, r5
 800d71e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d722:	f000 b857 	b.w	800d7d4 <_write_r>

0800d726 <__sseek>:
 800d726:	b510      	push	{r4, lr}
 800d728:	460c      	mov	r4, r1
 800d72a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d72e:	f000 f82d 	bl	800d78c <_lseek_r>
 800d732:	1c43      	adds	r3, r0, #1
 800d734:	89a3      	ldrh	r3, [r4, #12]
 800d736:	bf15      	itete	ne
 800d738:	6560      	strne	r0, [r4, #84]	; 0x54
 800d73a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d73e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d742:	81a3      	strheq	r3, [r4, #12]
 800d744:	bf18      	it	ne
 800d746:	81a3      	strhne	r3, [r4, #12]
 800d748:	bd10      	pop	{r4, pc}

0800d74a <__sclose>:
 800d74a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d74e:	f000 b80d 	b.w	800d76c <_close_r>

0800d752 <memset>:
 800d752:	4402      	add	r2, r0
 800d754:	4603      	mov	r3, r0
 800d756:	4293      	cmp	r3, r2
 800d758:	d100      	bne.n	800d75c <memset+0xa>
 800d75a:	4770      	bx	lr
 800d75c:	f803 1b01 	strb.w	r1, [r3], #1
 800d760:	e7f9      	b.n	800d756 <memset+0x4>
	...

0800d764 <_localeconv_r>:
 800d764:	4800      	ldr	r0, [pc, #0]	; (800d768 <_localeconv_r+0x4>)
 800d766:	4770      	bx	lr
 800d768:	24000184 	.word	0x24000184

0800d76c <_close_r>:
 800d76c:	b538      	push	{r3, r4, r5, lr}
 800d76e:	4d06      	ldr	r5, [pc, #24]	; (800d788 <_close_r+0x1c>)
 800d770:	2300      	movs	r3, #0
 800d772:	4604      	mov	r4, r0
 800d774:	4608      	mov	r0, r1
 800d776:	602b      	str	r3, [r5, #0]
 800d778:	f7f3 fc4f 	bl	800101a <_close>
 800d77c:	1c43      	adds	r3, r0, #1
 800d77e:	d102      	bne.n	800d786 <_close_r+0x1a>
 800d780:	682b      	ldr	r3, [r5, #0]
 800d782:	b103      	cbz	r3, 800d786 <_close_r+0x1a>
 800d784:	6023      	str	r3, [r4, #0]
 800d786:	bd38      	pop	{r3, r4, r5, pc}
 800d788:	24005864 	.word	0x24005864

0800d78c <_lseek_r>:
 800d78c:	b538      	push	{r3, r4, r5, lr}
 800d78e:	4d07      	ldr	r5, [pc, #28]	; (800d7ac <_lseek_r+0x20>)
 800d790:	4604      	mov	r4, r0
 800d792:	4608      	mov	r0, r1
 800d794:	4611      	mov	r1, r2
 800d796:	2200      	movs	r2, #0
 800d798:	602a      	str	r2, [r5, #0]
 800d79a:	461a      	mov	r2, r3
 800d79c:	f7f3 fc64 	bl	8001068 <_lseek>
 800d7a0:	1c43      	adds	r3, r0, #1
 800d7a2:	d102      	bne.n	800d7aa <_lseek_r+0x1e>
 800d7a4:	682b      	ldr	r3, [r5, #0]
 800d7a6:	b103      	cbz	r3, 800d7aa <_lseek_r+0x1e>
 800d7a8:	6023      	str	r3, [r4, #0]
 800d7aa:	bd38      	pop	{r3, r4, r5, pc}
 800d7ac:	24005864 	.word	0x24005864

0800d7b0 <_read_r>:
 800d7b0:	b538      	push	{r3, r4, r5, lr}
 800d7b2:	4d07      	ldr	r5, [pc, #28]	; (800d7d0 <_read_r+0x20>)
 800d7b4:	4604      	mov	r4, r0
 800d7b6:	4608      	mov	r0, r1
 800d7b8:	4611      	mov	r1, r2
 800d7ba:	2200      	movs	r2, #0
 800d7bc:	602a      	str	r2, [r5, #0]
 800d7be:	461a      	mov	r2, r3
 800d7c0:	f7f3 fbf2 	bl	8000fa8 <_read>
 800d7c4:	1c43      	adds	r3, r0, #1
 800d7c6:	d102      	bne.n	800d7ce <_read_r+0x1e>
 800d7c8:	682b      	ldr	r3, [r5, #0]
 800d7ca:	b103      	cbz	r3, 800d7ce <_read_r+0x1e>
 800d7cc:	6023      	str	r3, [r4, #0]
 800d7ce:	bd38      	pop	{r3, r4, r5, pc}
 800d7d0:	24005864 	.word	0x24005864

0800d7d4 <_write_r>:
 800d7d4:	b538      	push	{r3, r4, r5, lr}
 800d7d6:	4d07      	ldr	r5, [pc, #28]	; (800d7f4 <_write_r+0x20>)
 800d7d8:	4604      	mov	r4, r0
 800d7da:	4608      	mov	r0, r1
 800d7dc:	4611      	mov	r1, r2
 800d7de:	2200      	movs	r2, #0
 800d7e0:	602a      	str	r2, [r5, #0]
 800d7e2:	461a      	mov	r2, r3
 800d7e4:	f7f3 fbfd 	bl	8000fe2 <_write>
 800d7e8:	1c43      	adds	r3, r0, #1
 800d7ea:	d102      	bne.n	800d7f2 <_write_r+0x1e>
 800d7ec:	682b      	ldr	r3, [r5, #0]
 800d7ee:	b103      	cbz	r3, 800d7f2 <_write_r+0x1e>
 800d7f0:	6023      	str	r3, [r4, #0]
 800d7f2:	bd38      	pop	{r3, r4, r5, pc}
 800d7f4:	24005864 	.word	0x24005864

0800d7f8 <__errno>:
 800d7f8:	4b01      	ldr	r3, [pc, #4]	; (800d800 <__errno+0x8>)
 800d7fa:	6818      	ldr	r0, [r3, #0]
 800d7fc:	4770      	bx	lr
 800d7fe:	bf00      	nop
 800d800:	24000090 	.word	0x24000090

0800d804 <__libc_init_array>:
 800d804:	b570      	push	{r4, r5, r6, lr}
 800d806:	4d0d      	ldr	r5, [pc, #52]	; (800d83c <__libc_init_array+0x38>)
 800d808:	4c0d      	ldr	r4, [pc, #52]	; (800d840 <__libc_init_array+0x3c>)
 800d80a:	1b64      	subs	r4, r4, r5
 800d80c:	10a4      	asrs	r4, r4, #2
 800d80e:	2600      	movs	r6, #0
 800d810:	42a6      	cmp	r6, r4
 800d812:	d109      	bne.n	800d828 <__libc_init_array+0x24>
 800d814:	4d0b      	ldr	r5, [pc, #44]	; (800d844 <__libc_init_array+0x40>)
 800d816:	4c0c      	ldr	r4, [pc, #48]	; (800d848 <__libc_init_array+0x44>)
 800d818:	f001 fe68 	bl	800f4ec <_init>
 800d81c:	1b64      	subs	r4, r4, r5
 800d81e:	10a4      	asrs	r4, r4, #2
 800d820:	2600      	movs	r6, #0
 800d822:	42a6      	cmp	r6, r4
 800d824:	d105      	bne.n	800d832 <__libc_init_array+0x2e>
 800d826:	bd70      	pop	{r4, r5, r6, pc}
 800d828:	f855 3b04 	ldr.w	r3, [r5], #4
 800d82c:	4798      	blx	r3
 800d82e:	3601      	adds	r6, #1
 800d830:	e7ee      	b.n	800d810 <__libc_init_array+0xc>
 800d832:	f855 3b04 	ldr.w	r3, [r5], #4
 800d836:	4798      	blx	r3
 800d838:	3601      	adds	r6, #1
 800d83a:	e7f2      	b.n	800d822 <__libc_init_array+0x1e>
 800d83c:	0800fa0c 	.word	0x0800fa0c
 800d840:	0800fa0c 	.word	0x0800fa0c
 800d844:	0800fa0c 	.word	0x0800fa0c
 800d848:	0800fa18 	.word	0x0800fa18

0800d84c <__retarget_lock_init_recursive>:
 800d84c:	4770      	bx	lr

0800d84e <__retarget_lock_acquire_recursive>:
 800d84e:	4770      	bx	lr

0800d850 <__retarget_lock_release_recursive>:
 800d850:	4770      	bx	lr

0800d852 <memcpy>:
 800d852:	440a      	add	r2, r1
 800d854:	4291      	cmp	r1, r2
 800d856:	f100 33ff 	add.w	r3, r0, #4294967295
 800d85a:	d100      	bne.n	800d85e <memcpy+0xc>
 800d85c:	4770      	bx	lr
 800d85e:	b510      	push	{r4, lr}
 800d860:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d864:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d868:	4291      	cmp	r1, r2
 800d86a:	d1f9      	bne.n	800d860 <memcpy+0xe>
 800d86c:	bd10      	pop	{r4, pc}

0800d86e <quorem>:
 800d86e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d872:	6903      	ldr	r3, [r0, #16]
 800d874:	690c      	ldr	r4, [r1, #16]
 800d876:	42a3      	cmp	r3, r4
 800d878:	4607      	mov	r7, r0
 800d87a:	db7e      	blt.n	800d97a <quorem+0x10c>
 800d87c:	3c01      	subs	r4, #1
 800d87e:	f101 0814 	add.w	r8, r1, #20
 800d882:	f100 0514 	add.w	r5, r0, #20
 800d886:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d88a:	9301      	str	r3, [sp, #4]
 800d88c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d890:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d894:	3301      	adds	r3, #1
 800d896:	429a      	cmp	r2, r3
 800d898:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d89c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d8a0:	fbb2 f6f3 	udiv	r6, r2, r3
 800d8a4:	d331      	bcc.n	800d90a <quorem+0x9c>
 800d8a6:	f04f 0e00 	mov.w	lr, #0
 800d8aa:	4640      	mov	r0, r8
 800d8ac:	46ac      	mov	ip, r5
 800d8ae:	46f2      	mov	sl, lr
 800d8b0:	f850 2b04 	ldr.w	r2, [r0], #4
 800d8b4:	b293      	uxth	r3, r2
 800d8b6:	fb06 e303 	mla	r3, r6, r3, lr
 800d8ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d8be:	0c1a      	lsrs	r2, r3, #16
 800d8c0:	b29b      	uxth	r3, r3
 800d8c2:	ebaa 0303 	sub.w	r3, sl, r3
 800d8c6:	f8dc a000 	ldr.w	sl, [ip]
 800d8ca:	fa13 f38a 	uxtah	r3, r3, sl
 800d8ce:	fb06 220e 	mla	r2, r6, lr, r2
 800d8d2:	9300      	str	r3, [sp, #0]
 800d8d4:	9b00      	ldr	r3, [sp, #0]
 800d8d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d8da:	b292      	uxth	r2, r2
 800d8dc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d8e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d8e4:	f8bd 3000 	ldrh.w	r3, [sp]
 800d8e8:	4581      	cmp	r9, r0
 800d8ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8ee:	f84c 3b04 	str.w	r3, [ip], #4
 800d8f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d8f6:	d2db      	bcs.n	800d8b0 <quorem+0x42>
 800d8f8:	f855 300b 	ldr.w	r3, [r5, fp]
 800d8fc:	b92b      	cbnz	r3, 800d90a <quorem+0x9c>
 800d8fe:	9b01      	ldr	r3, [sp, #4]
 800d900:	3b04      	subs	r3, #4
 800d902:	429d      	cmp	r5, r3
 800d904:	461a      	mov	r2, r3
 800d906:	d32c      	bcc.n	800d962 <quorem+0xf4>
 800d908:	613c      	str	r4, [r7, #16]
 800d90a:	4638      	mov	r0, r7
 800d90c:	f001 f920 	bl	800eb50 <__mcmp>
 800d910:	2800      	cmp	r0, #0
 800d912:	db22      	blt.n	800d95a <quorem+0xec>
 800d914:	3601      	adds	r6, #1
 800d916:	4629      	mov	r1, r5
 800d918:	2000      	movs	r0, #0
 800d91a:	f858 2b04 	ldr.w	r2, [r8], #4
 800d91e:	f8d1 c000 	ldr.w	ip, [r1]
 800d922:	b293      	uxth	r3, r2
 800d924:	1ac3      	subs	r3, r0, r3
 800d926:	0c12      	lsrs	r2, r2, #16
 800d928:	fa13 f38c 	uxtah	r3, r3, ip
 800d92c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800d930:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d934:	b29b      	uxth	r3, r3
 800d936:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d93a:	45c1      	cmp	r9, r8
 800d93c:	f841 3b04 	str.w	r3, [r1], #4
 800d940:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d944:	d2e9      	bcs.n	800d91a <quorem+0xac>
 800d946:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d94a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d94e:	b922      	cbnz	r2, 800d95a <quorem+0xec>
 800d950:	3b04      	subs	r3, #4
 800d952:	429d      	cmp	r5, r3
 800d954:	461a      	mov	r2, r3
 800d956:	d30a      	bcc.n	800d96e <quorem+0x100>
 800d958:	613c      	str	r4, [r7, #16]
 800d95a:	4630      	mov	r0, r6
 800d95c:	b003      	add	sp, #12
 800d95e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d962:	6812      	ldr	r2, [r2, #0]
 800d964:	3b04      	subs	r3, #4
 800d966:	2a00      	cmp	r2, #0
 800d968:	d1ce      	bne.n	800d908 <quorem+0x9a>
 800d96a:	3c01      	subs	r4, #1
 800d96c:	e7c9      	b.n	800d902 <quorem+0x94>
 800d96e:	6812      	ldr	r2, [r2, #0]
 800d970:	3b04      	subs	r3, #4
 800d972:	2a00      	cmp	r2, #0
 800d974:	d1f0      	bne.n	800d958 <quorem+0xea>
 800d976:	3c01      	subs	r4, #1
 800d978:	e7eb      	b.n	800d952 <quorem+0xe4>
 800d97a:	2000      	movs	r0, #0
 800d97c:	e7ee      	b.n	800d95c <quorem+0xee>
	...

0800d980 <_dtoa_r>:
 800d980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d984:	ed2d 8b02 	vpush	{d8}
 800d988:	69c5      	ldr	r5, [r0, #28]
 800d98a:	b091      	sub	sp, #68	; 0x44
 800d98c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d990:	ec59 8b10 	vmov	r8, r9, d0
 800d994:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800d996:	9106      	str	r1, [sp, #24]
 800d998:	4606      	mov	r6, r0
 800d99a:	9208      	str	r2, [sp, #32]
 800d99c:	930c      	str	r3, [sp, #48]	; 0x30
 800d99e:	b975      	cbnz	r5, 800d9be <_dtoa_r+0x3e>
 800d9a0:	2010      	movs	r0, #16
 800d9a2:	f000 fda5 	bl	800e4f0 <malloc>
 800d9a6:	4602      	mov	r2, r0
 800d9a8:	61f0      	str	r0, [r6, #28]
 800d9aa:	b920      	cbnz	r0, 800d9b6 <_dtoa_r+0x36>
 800d9ac:	4ba6      	ldr	r3, [pc, #664]	; (800dc48 <_dtoa_r+0x2c8>)
 800d9ae:	21ef      	movs	r1, #239	; 0xef
 800d9b0:	48a6      	ldr	r0, [pc, #664]	; (800dc4c <_dtoa_r+0x2cc>)
 800d9b2:	f001 fc65 	bl	800f280 <__assert_func>
 800d9b6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d9ba:	6005      	str	r5, [r0, #0]
 800d9bc:	60c5      	str	r5, [r0, #12]
 800d9be:	69f3      	ldr	r3, [r6, #28]
 800d9c0:	6819      	ldr	r1, [r3, #0]
 800d9c2:	b151      	cbz	r1, 800d9da <_dtoa_r+0x5a>
 800d9c4:	685a      	ldr	r2, [r3, #4]
 800d9c6:	604a      	str	r2, [r1, #4]
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	4093      	lsls	r3, r2
 800d9cc:	608b      	str	r3, [r1, #8]
 800d9ce:	4630      	mov	r0, r6
 800d9d0:	f000 fe82 	bl	800e6d8 <_Bfree>
 800d9d4:	69f3      	ldr	r3, [r6, #28]
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	601a      	str	r2, [r3, #0]
 800d9da:	f1b9 0300 	subs.w	r3, r9, #0
 800d9de:	bfbb      	ittet	lt
 800d9e0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d9e4:	9303      	strlt	r3, [sp, #12]
 800d9e6:	2300      	movge	r3, #0
 800d9e8:	2201      	movlt	r2, #1
 800d9ea:	bfac      	ite	ge
 800d9ec:	6023      	strge	r3, [r4, #0]
 800d9ee:	6022      	strlt	r2, [r4, #0]
 800d9f0:	4b97      	ldr	r3, [pc, #604]	; (800dc50 <_dtoa_r+0x2d0>)
 800d9f2:	9c03      	ldr	r4, [sp, #12]
 800d9f4:	43a3      	bics	r3, r4
 800d9f6:	d11c      	bne.n	800da32 <_dtoa_r+0xb2>
 800d9f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d9fa:	f242 730f 	movw	r3, #9999	; 0x270f
 800d9fe:	6013      	str	r3, [r2, #0]
 800da00:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800da04:	ea53 0308 	orrs.w	r3, r3, r8
 800da08:	f000 84fb 	beq.w	800e402 <_dtoa_r+0xa82>
 800da0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800da0e:	b963      	cbnz	r3, 800da2a <_dtoa_r+0xaa>
 800da10:	4b90      	ldr	r3, [pc, #576]	; (800dc54 <_dtoa_r+0x2d4>)
 800da12:	e020      	b.n	800da56 <_dtoa_r+0xd6>
 800da14:	4b90      	ldr	r3, [pc, #576]	; (800dc58 <_dtoa_r+0x2d8>)
 800da16:	9301      	str	r3, [sp, #4]
 800da18:	3308      	adds	r3, #8
 800da1a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800da1c:	6013      	str	r3, [r2, #0]
 800da1e:	9801      	ldr	r0, [sp, #4]
 800da20:	b011      	add	sp, #68	; 0x44
 800da22:	ecbd 8b02 	vpop	{d8}
 800da26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da2a:	4b8a      	ldr	r3, [pc, #552]	; (800dc54 <_dtoa_r+0x2d4>)
 800da2c:	9301      	str	r3, [sp, #4]
 800da2e:	3303      	adds	r3, #3
 800da30:	e7f3      	b.n	800da1a <_dtoa_r+0x9a>
 800da32:	ed9d 8b02 	vldr	d8, [sp, #8]
 800da36:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800da3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da3e:	d10c      	bne.n	800da5a <_dtoa_r+0xda>
 800da40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800da42:	2301      	movs	r3, #1
 800da44:	6013      	str	r3, [r2, #0]
 800da46:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800da48:	2b00      	cmp	r3, #0
 800da4a:	f000 84d7 	beq.w	800e3fc <_dtoa_r+0xa7c>
 800da4e:	4b83      	ldr	r3, [pc, #524]	; (800dc5c <_dtoa_r+0x2dc>)
 800da50:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800da52:	6013      	str	r3, [r2, #0]
 800da54:	3b01      	subs	r3, #1
 800da56:	9301      	str	r3, [sp, #4]
 800da58:	e7e1      	b.n	800da1e <_dtoa_r+0x9e>
 800da5a:	aa0e      	add	r2, sp, #56	; 0x38
 800da5c:	a90f      	add	r1, sp, #60	; 0x3c
 800da5e:	4630      	mov	r0, r6
 800da60:	eeb0 0b48 	vmov.f64	d0, d8
 800da64:	f001 f91a 	bl	800ec9c <__d2b>
 800da68:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800da6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800da6e:	4605      	mov	r5, r0
 800da70:	2b00      	cmp	r3, #0
 800da72:	d046      	beq.n	800db02 <_dtoa_r+0x182>
 800da74:	eeb0 7b48 	vmov.f64	d7, d8
 800da78:	ee18 1a90 	vmov	r1, s17
 800da7c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800da80:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800da84:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800da88:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800da8c:	2000      	movs	r0, #0
 800da8e:	ee07 1a90 	vmov	s15, r1
 800da92:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800da96:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800dc30 <_dtoa_r+0x2b0>
 800da9a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800da9e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800dc38 <_dtoa_r+0x2b8>
 800daa2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800daa6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800dc40 <_dtoa_r+0x2c0>
 800daaa:	ee07 3a90 	vmov	s15, r3
 800daae:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800dab2:	eeb0 7b46 	vmov.f64	d7, d6
 800dab6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800daba:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800dabe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800dac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dac6:	ee16 ba90 	vmov	fp, s13
 800daca:	9009      	str	r0, [sp, #36]	; 0x24
 800dacc:	d508      	bpl.n	800dae0 <_dtoa_r+0x160>
 800dace:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800dad2:	eeb4 6b47 	vcmp.f64	d6, d7
 800dad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dada:	bf18      	it	ne
 800dadc:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800dae0:	f1bb 0f16 	cmp.w	fp, #22
 800dae4:	d82b      	bhi.n	800db3e <_dtoa_r+0x1be>
 800dae6:	495e      	ldr	r1, [pc, #376]	; (800dc60 <_dtoa_r+0x2e0>)
 800dae8:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800daec:	ed91 7b00 	vldr	d7, [r1]
 800daf0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800daf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daf8:	d501      	bpl.n	800dafe <_dtoa_r+0x17e>
 800dafa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dafe:	2100      	movs	r1, #0
 800db00:	e01e      	b.n	800db40 <_dtoa_r+0x1c0>
 800db02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db04:	4413      	add	r3, r2
 800db06:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800db0a:	2920      	cmp	r1, #32
 800db0c:	bfc1      	itttt	gt
 800db0e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800db12:	408c      	lslgt	r4, r1
 800db14:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 800db18:	fa28 f101 	lsrgt.w	r1, r8, r1
 800db1c:	bfd6      	itet	le
 800db1e:	f1c1 0120 	rsble	r1, r1, #32
 800db22:	4321      	orrgt	r1, r4
 800db24:	fa08 f101 	lslle.w	r1, r8, r1
 800db28:	ee07 1a90 	vmov	s15, r1
 800db2c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800db30:	3b01      	subs	r3, #1
 800db32:	ee17 1a90 	vmov	r1, s15
 800db36:	2001      	movs	r0, #1
 800db38:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800db3c:	e7a7      	b.n	800da8e <_dtoa_r+0x10e>
 800db3e:	2101      	movs	r1, #1
 800db40:	1ad2      	subs	r2, r2, r3
 800db42:	1e53      	subs	r3, r2, #1
 800db44:	9305      	str	r3, [sp, #20]
 800db46:	bf45      	ittet	mi
 800db48:	f1c2 0301 	rsbmi	r3, r2, #1
 800db4c:	9304      	strmi	r3, [sp, #16]
 800db4e:	2300      	movpl	r3, #0
 800db50:	2300      	movmi	r3, #0
 800db52:	bf4c      	ite	mi
 800db54:	9305      	strmi	r3, [sp, #20]
 800db56:	9304      	strpl	r3, [sp, #16]
 800db58:	f1bb 0f00 	cmp.w	fp, #0
 800db5c:	910b      	str	r1, [sp, #44]	; 0x2c
 800db5e:	db18      	blt.n	800db92 <_dtoa_r+0x212>
 800db60:	9b05      	ldr	r3, [sp, #20]
 800db62:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800db66:	445b      	add	r3, fp
 800db68:	9305      	str	r3, [sp, #20]
 800db6a:	2300      	movs	r3, #0
 800db6c:	9a06      	ldr	r2, [sp, #24]
 800db6e:	2a09      	cmp	r2, #9
 800db70:	d848      	bhi.n	800dc04 <_dtoa_r+0x284>
 800db72:	2a05      	cmp	r2, #5
 800db74:	bfc4      	itt	gt
 800db76:	3a04      	subgt	r2, #4
 800db78:	9206      	strgt	r2, [sp, #24]
 800db7a:	9a06      	ldr	r2, [sp, #24]
 800db7c:	f1a2 0202 	sub.w	r2, r2, #2
 800db80:	bfcc      	ite	gt
 800db82:	2400      	movgt	r4, #0
 800db84:	2401      	movle	r4, #1
 800db86:	2a03      	cmp	r2, #3
 800db88:	d847      	bhi.n	800dc1a <_dtoa_r+0x29a>
 800db8a:	e8df f002 	tbb	[pc, r2]
 800db8e:	2d0b      	.short	0x2d0b
 800db90:	392b      	.short	0x392b
 800db92:	9b04      	ldr	r3, [sp, #16]
 800db94:	2200      	movs	r2, #0
 800db96:	eba3 030b 	sub.w	r3, r3, fp
 800db9a:	9304      	str	r3, [sp, #16]
 800db9c:	920a      	str	r2, [sp, #40]	; 0x28
 800db9e:	f1cb 0300 	rsb	r3, fp, #0
 800dba2:	e7e3      	b.n	800db6c <_dtoa_r+0x1ec>
 800dba4:	2200      	movs	r2, #0
 800dba6:	9207      	str	r2, [sp, #28]
 800dba8:	9a08      	ldr	r2, [sp, #32]
 800dbaa:	2a00      	cmp	r2, #0
 800dbac:	dc38      	bgt.n	800dc20 <_dtoa_r+0x2a0>
 800dbae:	f04f 0a01 	mov.w	sl, #1
 800dbb2:	46d1      	mov	r9, sl
 800dbb4:	4652      	mov	r2, sl
 800dbb6:	f8cd a020 	str.w	sl, [sp, #32]
 800dbba:	69f7      	ldr	r7, [r6, #28]
 800dbbc:	2100      	movs	r1, #0
 800dbbe:	2004      	movs	r0, #4
 800dbc0:	f100 0c14 	add.w	ip, r0, #20
 800dbc4:	4594      	cmp	ip, r2
 800dbc6:	d930      	bls.n	800dc2a <_dtoa_r+0x2aa>
 800dbc8:	6079      	str	r1, [r7, #4]
 800dbca:	4630      	mov	r0, r6
 800dbcc:	930d      	str	r3, [sp, #52]	; 0x34
 800dbce:	f000 fd43 	bl	800e658 <_Balloc>
 800dbd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbd4:	9001      	str	r0, [sp, #4]
 800dbd6:	4602      	mov	r2, r0
 800dbd8:	2800      	cmp	r0, #0
 800dbda:	d145      	bne.n	800dc68 <_dtoa_r+0x2e8>
 800dbdc:	4b21      	ldr	r3, [pc, #132]	; (800dc64 <_dtoa_r+0x2e4>)
 800dbde:	f240 11af 	movw	r1, #431	; 0x1af
 800dbe2:	e6e5      	b.n	800d9b0 <_dtoa_r+0x30>
 800dbe4:	2201      	movs	r2, #1
 800dbe6:	e7de      	b.n	800dba6 <_dtoa_r+0x226>
 800dbe8:	2200      	movs	r2, #0
 800dbea:	9207      	str	r2, [sp, #28]
 800dbec:	9a08      	ldr	r2, [sp, #32]
 800dbee:	eb0b 0a02 	add.w	sl, fp, r2
 800dbf2:	f10a 0901 	add.w	r9, sl, #1
 800dbf6:	464a      	mov	r2, r9
 800dbf8:	2a01      	cmp	r2, #1
 800dbfa:	bfb8      	it	lt
 800dbfc:	2201      	movlt	r2, #1
 800dbfe:	e7dc      	b.n	800dbba <_dtoa_r+0x23a>
 800dc00:	2201      	movs	r2, #1
 800dc02:	e7f2      	b.n	800dbea <_dtoa_r+0x26a>
 800dc04:	2401      	movs	r4, #1
 800dc06:	2200      	movs	r2, #0
 800dc08:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800dc0c:	f04f 3aff 	mov.w	sl, #4294967295
 800dc10:	2100      	movs	r1, #0
 800dc12:	46d1      	mov	r9, sl
 800dc14:	2212      	movs	r2, #18
 800dc16:	9108      	str	r1, [sp, #32]
 800dc18:	e7cf      	b.n	800dbba <_dtoa_r+0x23a>
 800dc1a:	2201      	movs	r2, #1
 800dc1c:	9207      	str	r2, [sp, #28]
 800dc1e:	e7f5      	b.n	800dc0c <_dtoa_r+0x28c>
 800dc20:	f8dd a020 	ldr.w	sl, [sp, #32]
 800dc24:	46d1      	mov	r9, sl
 800dc26:	4652      	mov	r2, sl
 800dc28:	e7c7      	b.n	800dbba <_dtoa_r+0x23a>
 800dc2a:	3101      	adds	r1, #1
 800dc2c:	0040      	lsls	r0, r0, #1
 800dc2e:	e7c7      	b.n	800dbc0 <_dtoa_r+0x240>
 800dc30:	636f4361 	.word	0x636f4361
 800dc34:	3fd287a7 	.word	0x3fd287a7
 800dc38:	8b60c8b3 	.word	0x8b60c8b3
 800dc3c:	3fc68a28 	.word	0x3fc68a28
 800dc40:	509f79fb 	.word	0x509f79fb
 800dc44:	3fd34413 	.word	0x3fd34413
 800dc48:	0800f6d1 	.word	0x0800f6d1
 800dc4c:	0800f6e8 	.word	0x0800f6e8
 800dc50:	7ff00000 	.word	0x7ff00000
 800dc54:	0800f6cd 	.word	0x0800f6cd
 800dc58:	0800f6c4 	.word	0x0800f6c4
 800dc5c:	0800f6a1 	.word	0x0800f6a1
 800dc60:	0800f7d8 	.word	0x0800f7d8
 800dc64:	0800f740 	.word	0x0800f740
 800dc68:	69f2      	ldr	r2, [r6, #28]
 800dc6a:	9901      	ldr	r1, [sp, #4]
 800dc6c:	6011      	str	r1, [r2, #0]
 800dc6e:	f1b9 0f0e 	cmp.w	r9, #14
 800dc72:	d86c      	bhi.n	800dd4e <_dtoa_r+0x3ce>
 800dc74:	2c00      	cmp	r4, #0
 800dc76:	d06a      	beq.n	800dd4e <_dtoa_r+0x3ce>
 800dc78:	f1bb 0f00 	cmp.w	fp, #0
 800dc7c:	f340 80a0 	ble.w	800ddc0 <_dtoa_r+0x440>
 800dc80:	4ac1      	ldr	r2, [pc, #772]	; (800df88 <_dtoa_r+0x608>)
 800dc82:	f00b 010f 	and.w	r1, fp, #15
 800dc86:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800dc8a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800dc8e:	ed92 7b00 	vldr	d7, [r2]
 800dc92:	ea4f 122b 	mov.w	r2, fp, asr #4
 800dc96:	f000 8087 	beq.w	800dda8 <_dtoa_r+0x428>
 800dc9a:	49bc      	ldr	r1, [pc, #752]	; (800df8c <_dtoa_r+0x60c>)
 800dc9c:	ed91 6b08 	vldr	d6, [r1, #32]
 800dca0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800dca4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800dca8:	f002 020f 	and.w	r2, r2, #15
 800dcac:	2103      	movs	r1, #3
 800dcae:	48b7      	ldr	r0, [pc, #732]	; (800df8c <_dtoa_r+0x60c>)
 800dcb0:	2a00      	cmp	r2, #0
 800dcb2:	d17b      	bne.n	800ddac <_dtoa_r+0x42c>
 800dcb4:	ed9d 6b02 	vldr	d6, [sp, #8]
 800dcb8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800dcbc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dcc0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dcc2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dcc6:	2a00      	cmp	r2, #0
 800dcc8:	f000 80a0 	beq.w	800de0c <_dtoa_r+0x48c>
 800dccc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800dcd0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800dcd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcd8:	f140 8098 	bpl.w	800de0c <_dtoa_r+0x48c>
 800dcdc:	f1b9 0f00 	cmp.w	r9, #0
 800dce0:	f000 8094 	beq.w	800de0c <_dtoa_r+0x48c>
 800dce4:	f1ba 0f00 	cmp.w	sl, #0
 800dce8:	dd2f      	ble.n	800dd4a <_dtoa_r+0x3ca>
 800dcea:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800dcee:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dcf2:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dcf6:	f10b 32ff 	add.w	r2, fp, #4294967295
 800dcfa:	3101      	adds	r1, #1
 800dcfc:	4654      	mov	r4, sl
 800dcfe:	ed9d 6b02 	vldr	d6, [sp, #8]
 800dd02:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800dd06:	ee07 1a90 	vmov	s15, r1
 800dd0a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800dd0e:	eea7 5b06 	vfma.f64	d5, d7, d6
 800dd12:	ee15 7a90 	vmov	r7, s11
 800dd16:	ec51 0b15 	vmov	r0, r1, d5
 800dd1a:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800dd1e:	2c00      	cmp	r4, #0
 800dd20:	d177      	bne.n	800de12 <_dtoa_r+0x492>
 800dd22:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800dd26:	ee36 6b47 	vsub.f64	d6, d6, d7
 800dd2a:	ec41 0b17 	vmov	d7, r0, r1
 800dd2e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dd32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd36:	f300 826a 	bgt.w	800e20e <_dtoa_r+0x88e>
 800dd3a:	eeb1 7b47 	vneg.f64	d7, d7
 800dd3e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dd42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd46:	f100 8260 	bmi.w	800e20a <_dtoa_r+0x88a>
 800dd4a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800dd4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dd50:	2a00      	cmp	r2, #0
 800dd52:	f2c0 811d 	blt.w	800df90 <_dtoa_r+0x610>
 800dd56:	f1bb 0f0e 	cmp.w	fp, #14
 800dd5a:	f300 8119 	bgt.w	800df90 <_dtoa_r+0x610>
 800dd5e:	4b8a      	ldr	r3, [pc, #552]	; (800df88 <_dtoa_r+0x608>)
 800dd60:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800dd64:	ed93 6b00 	vldr	d6, [r3]
 800dd68:	9b08      	ldr	r3, [sp, #32]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	f280 80b7 	bge.w	800dede <_dtoa_r+0x55e>
 800dd70:	f1b9 0f00 	cmp.w	r9, #0
 800dd74:	f300 80b3 	bgt.w	800dede <_dtoa_r+0x55e>
 800dd78:	f040 8246 	bne.w	800e208 <_dtoa_r+0x888>
 800dd7c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800dd80:	ee26 6b07 	vmul.f64	d6, d6, d7
 800dd84:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dd88:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dd8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd90:	464c      	mov	r4, r9
 800dd92:	464f      	mov	r7, r9
 800dd94:	f280 821c 	bge.w	800e1d0 <_dtoa_r+0x850>
 800dd98:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800dd9c:	2331      	movs	r3, #49	; 0x31
 800dd9e:	f808 3b01 	strb.w	r3, [r8], #1
 800dda2:	f10b 0b01 	add.w	fp, fp, #1
 800dda6:	e218      	b.n	800e1da <_dtoa_r+0x85a>
 800dda8:	2102      	movs	r1, #2
 800ddaa:	e780      	b.n	800dcae <_dtoa_r+0x32e>
 800ddac:	07d4      	lsls	r4, r2, #31
 800ddae:	d504      	bpl.n	800ddba <_dtoa_r+0x43a>
 800ddb0:	ed90 6b00 	vldr	d6, [r0]
 800ddb4:	3101      	adds	r1, #1
 800ddb6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ddba:	1052      	asrs	r2, r2, #1
 800ddbc:	3008      	adds	r0, #8
 800ddbe:	e777      	b.n	800dcb0 <_dtoa_r+0x330>
 800ddc0:	d022      	beq.n	800de08 <_dtoa_r+0x488>
 800ddc2:	f1cb 0200 	rsb	r2, fp, #0
 800ddc6:	4970      	ldr	r1, [pc, #448]	; (800df88 <_dtoa_r+0x608>)
 800ddc8:	f002 000f 	and.w	r0, r2, #15
 800ddcc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800ddd0:	ed91 7b00 	vldr	d7, [r1]
 800ddd4:	ee28 7b07 	vmul.f64	d7, d8, d7
 800ddd8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dddc:	486b      	ldr	r0, [pc, #428]	; (800df8c <_dtoa_r+0x60c>)
 800ddde:	1112      	asrs	r2, r2, #4
 800dde0:	2400      	movs	r4, #0
 800dde2:	2102      	movs	r1, #2
 800dde4:	b92a      	cbnz	r2, 800ddf2 <_dtoa_r+0x472>
 800dde6:	2c00      	cmp	r4, #0
 800dde8:	f43f af6a 	beq.w	800dcc0 <_dtoa_r+0x340>
 800ddec:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ddf0:	e766      	b.n	800dcc0 <_dtoa_r+0x340>
 800ddf2:	07d7      	lsls	r7, r2, #31
 800ddf4:	d505      	bpl.n	800de02 <_dtoa_r+0x482>
 800ddf6:	ed90 6b00 	vldr	d6, [r0]
 800ddfa:	3101      	adds	r1, #1
 800ddfc:	2401      	movs	r4, #1
 800ddfe:	ee27 7b06 	vmul.f64	d7, d7, d6
 800de02:	1052      	asrs	r2, r2, #1
 800de04:	3008      	adds	r0, #8
 800de06:	e7ed      	b.n	800dde4 <_dtoa_r+0x464>
 800de08:	2102      	movs	r1, #2
 800de0a:	e759      	b.n	800dcc0 <_dtoa_r+0x340>
 800de0c:	465a      	mov	r2, fp
 800de0e:	464c      	mov	r4, r9
 800de10:	e775      	b.n	800dcfe <_dtoa_r+0x37e>
 800de12:	ec41 0b17 	vmov	d7, r0, r1
 800de16:	495c      	ldr	r1, [pc, #368]	; (800df88 <_dtoa_r+0x608>)
 800de18:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800de1c:	ed11 4b02 	vldr	d4, [r1, #-8]
 800de20:	9901      	ldr	r1, [sp, #4]
 800de22:	440c      	add	r4, r1
 800de24:	9907      	ldr	r1, [sp, #28]
 800de26:	b351      	cbz	r1, 800de7e <_dtoa_r+0x4fe>
 800de28:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800de2c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800de30:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800de34:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800de38:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800de3c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800de40:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800de44:	ee14 1a90 	vmov	r1, s9
 800de48:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800de4c:	3130      	adds	r1, #48	; 0x30
 800de4e:	ee36 6b45 	vsub.f64	d6, d6, d5
 800de52:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800de56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de5a:	f808 1b01 	strb.w	r1, [r8], #1
 800de5e:	d439      	bmi.n	800ded4 <_dtoa_r+0x554>
 800de60:	ee32 5b46 	vsub.f64	d5, d2, d6
 800de64:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800de68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de6c:	d472      	bmi.n	800df54 <_dtoa_r+0x5d4>
 800de6e:	45a0      	cmp	r8, r4
 800de70:	f43f af6b 	beq.w	800dd4a <_dtoa_r+0x3ca>
 800de74:	ee27 7b03 	vmul.f64	d7, d7, d3
 800de78:	ee26 6b03 	vmul.f64	d6, d6, d3
 800de7c:	e7e0      	b.n	800de40 <_dtoa_r+0x4c0>
 800de7e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800de82:	ee27 7b04 	vmul.f64	d7, d7, d4
 800de86:	4620      	mov	r0, r4
 800de88:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800de8c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800de90:	ee14 1a90 	vmov	r1, s9
 800de94:	3130      	adds	r1, #48	; 0x30
 800de96:	f808 1b01 	strb.w	r1, [r8], #1
 800de9a:	45a0      	cmp	r8, r4
 800de9c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800dea0:	ee36 6b45 	vsub.f64	d6, d6, d5
 800dea4:	d118      	bne.n	800ded8 <_dtoa_r+0x558>
 800dea6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800deaa:	ee37 4b05 	vadd.f64	d4, d7, d5
 800deae:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800deb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800deb6:	dc4d      	bgt.n	800df54 <_dtoa_r+0x5d4>
 800deb8:	ee35 5b47 	vsub.f64	d5, d5, d7
 800debc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800dec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dec4:	f57f af41 	bpl.w	800dd4a <_dtoa_r+0x3ca>
 800dec8:	4680      	mov	r8, r0
 800deca:	3801      	subs	r0, #1
 800decc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800ded0:	2b30      	cmp	r3, #48	; 0x30
 800ded2:	d0f9      	beq.n	800dec8 <_dtoa_r+0x548>
 800ded4:	4693      	mov	fp, r2
 800ded6:	e02a      	b.n	800df2e <_dtoa_r+0x5ae>
 800ded8:	ee26 6b03 	vmul.f64	d6, d6, d3
 800dedc:	e7d6      	b.n	800de8c <_dtoa_r+0x50c>
 800dede:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dee2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800dee6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800deea:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800deee:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800def2:	ee15 3a10 	vmov	r3, s10
 800def6:	3330      	adds	r3, #48	; 0x30
 800def8:	f808 3b01 	strb.w	r3, [r8], #1
 800defc:	9b01      	ldr	r3, [sp, #4]
 800defe:	eba8 0303 	sub.w	r3, r8, r3
 800df02:	4599      	cmp	r9, r3
 800df04:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800df08:	eea3 7b46 	vfms.f64	d7, d3, d6
 800df0c:	d133      	bne.n	800df76 <_dtoa_r+0x5f6>
 800df0e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800df12:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800df16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df1a:	dc1a      	bgt.n	800df52 <_dtoa_r+0x5d2>
 800df1c:	eeb4 7b46 	vcmp.f64	d7, d6
 800df20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df24:	d103      	bne.n	800df2e <_dtoa_r+0x5ae>
 800df26:	ee15 3a10 	vmov	r3, s10
 800df2a:	07d9      	lsls	r1, r3, #31
 800df2c:	d411      	bmi.n	800df52 <_dtoa_r+0x5d2>
 800df2e:	4629      	mov	r1, r5
 800df30:	4630      	mov	r0, r6
 800df32:	f000 fbd1 	bl	800e6d8 <_Bfree>
 800df36:	2300      	movs	r3, #0
 800df38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800df3a:	f888 3000 	strb.w	r3, [r8]
 800df3e:	f10b 0301 	add.w	r3, fp, #1
 800df42:	6013      	str	r3, [r2, #0]
 800df44:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800df46:	2b00      	cmp	r3, #0
 800df48:	f43f ad69 	beq.w	800da1e <_dtoa_r+0x9e>
 800df4c:	f8c3 8000 	str.w	r8, [r3]
 800df50:	e565      	b.n	800da1e <_dtoa_r+0x9e>
 800df52:	465a      	mov	r2, fp
 800df54:	4643      	mov	r3, r8
 800df56:	4698      	mov	r8, r3
 800df58:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800df5c:	2939      	cmp	r1, #57	; 0x39
 800df5e:	d106      	bne.n	800df6e <_dtoa_r+0x5ee>
 800df60:	9901      	ldr	r1, [sp, #4]
 800df62:	4299      	cmp	r1, r3
 800df64:	d1f7      	bne.n	800df56 <_dtoa_r+0x5d6>
 800df66:	9801      	ldr	r0, [sp, #4]
 800df68:	2130      	movs	r1, #48	; 0x30
 800df6a:	3201      	adds	r2, #1
 800df6c:	7001      	strb	r1, [r0, #0]
 800df6e:	7819      	ldrb	r1, [r3, #0]
 800df70:	3101      	adds	r1, #1
 800df72:	7019      	strb	r1, [r3, #0]
 800df74:	e7ae      	b.n	800ded4 <_dtoa_r+0x554>
 800df76:	ee27 7b04 	vmul.f64	d7, d7, d4
 800df7a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800df7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df82:	d1b2      	bne.n	800deea <_dtoa_r+0x56a>
 800df84:	e7d3      	b.n	800df2e <_dtoa_r+0x5ae>
 800df86:	bf00      	nop
 800df88:	0800f7d8 	.word	0x0800f7d8
 800df8c:	0800f7b0 	.word	0x0800f7b0
 800df90:	9907      	ldr	r1, [sp, #28]
 800df92:	2900      	cmp	r1, #0
 800df94:	f000 80d0 	beq.w	800e138 <_dtoa_r+0x7b8>
 800df98:	9906      	ldr	r1, [sp, #24]
 800df9a:	2901      	cmp	r1, #1
 800df9c:	f300 80b4 	bgt.w	800e108 <_dtoa_r+0x788>
 800dfa0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dfa2:	2900      	cmp	r1, #0
 800dfa4:	f000 80ac 	beq.w	800e100 <_dtoa_r+0x780>
 800dfa8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800dfac:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800dfb0:	461c      	mov	r4, r3
 800dfb2:	9309      	str	r3, [sp, #36]	; 0x24
 800dfb4:	9b04      	ldr	r3, [sp, #16]
 800dfb6:	4413      	add	r3, r2
 800dfb8:	9304      	str	r3, [sp, #16]
 800dfba:	9b05      	ldr	r3, [sp, #20]
 800dfbc:	2101      	movs	r1, #1
 800dfbe:	4413      	add	r3, r2
 800dfc0:	4630      	mov	r0, r6
 800dfc2:	9305      	str	r3, [sp, #20]
 800dfc4:	f000 fc3e 	bl	800e844 <__i2b>
 800dfc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfca:	4607      	mov	r7, r0
 800dfcc:	f1b8 0f00 	cmp.w	r8, #0
 800dfd0:	d00d      	beq.n	800dfee <_dtoa_r+0x66e>
 800dfd2:	9a05      	ldr	r2, [sp, #20]
 800dfd4:	2a00      	cmp	r2, #0
 800dfd6:	dd0a      	ble.n	800dfee <_dtoa_r+0x66e>
 800dfd8:	4542      	cmp	r2, r8
 800dfda:	9904      	ldr	r1, [sp, #16]
 800dfdc:	bfa8      	it	ge
 800dfde:	4642      	movge	r2, r8
 800dfe0:	1a89      	subs	r1, r1, r2
 800dfe2:	9104      	str	r1, [sp, #16]
 800dfe4:	9905      	ldr	r1, [sp, #20]
 800dfe6:	eba8 0802 	sub.w	r8, r8, r2
 800dfea:	1a8a      	subs	r2, r1, r2
 800dfec:	9205      	str	r2, [sp, #20]
 800dfee:	b303      	cbz	r3, 800e032 <_dtoa_r+0x6b2>
 800dff0:	9a07      	ldr	r2, [sp, #28]
 800dff2:	2a00      	cmp	r2, #0
 800dff4:	f000 80a5 	beq.w	800e142 <_dtoa_r+0x7c2>
 800dff8:	2c00      	cmp	r4, #0
 800dffa:	dd13      	ble.n	800e024 <_dtoa_r+0x6a4>
 800dffc:	4639      	mov	r1, r7
 800dffe:	4622      	mov	r2, r4
 800e000:	4630      	mov	r0, r6
 800e002:	930d      	str	r3, [sp, #52]	; 0x34
 800e004:	f000 fcde 	bl	800e9c4 <__pow5mult>
 800e008:	462a      	mov	r2, r5
 800e00a:	4601      	mov	r1, r0
 800e00c:	4607      	mov	r7, r0
 800e00e:	4630      	mov	r0, r6
 800e010:	f000 fc2e 	bl	800e870 <__multiply>
 800e014:	4629      	mov	r1, r5
 800e016:	9009      	str	r0, [sp, #36]	; 0x24
 800e018:	4630      	mov	r0, r6
 800e01a:	f000 fb5d 	bl	800e6d8 <_Bfree>
 800e01e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e020:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e022:	4615      	mov	r5, r2
 800e024:	1b1a      	subs	r2, r3, r4
 800e026:	d004      	beq.n	800e032 <_dtoa_r+0x6b2>
 800e028:	4629      	mov	r1, r5
 800e02a:	4630      	mov	r0, r6
 800e02c:	f000 fcca 	bl	800e9c4 <__pow5mult>
 800e030:	4605      	mov	r5, r0
 800e032:	2101      	movs	r1, #1
 800e034:	4630      	mov	r0, r6
 800e036:	f000 fc05 	bl	800e844 <__i2b>
 800e03a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	4604      	mov	r4, r0
 800e040:	f340 8081 	ble.w	800e146 <_dtoa_r+0x7c6>
 800e044:	461a      	mov	r2, r3
 800e046:	4601      	mov	r1, r0
 800e048:	4630      	mov	r0, r6
 800e04a:	f000 fcbb 	bl	800e9c4 <__pow5mult>
 800e04e:	9b06      	ldr	r3, [sp, #24]
 800e050:	2b01      	cmp	r3, #1
 800e052:	4604      	mov	r4, r0
 800e054:	dd7a      	ble.n	800e14c <_dtoa_r+0x7cc>
 800e056:	2300      	movs	r3, #0
 800e058:	9309      	str	r3, [sp, #36]	; 0x24
 800e05a:	6922      	ldr	r2, [r4, #16]
 800e05c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e060:	6910      	ldr	r0, [r2, #16]
 800e062:	f000 fba1 	bl	800e7a8 <__hi0bits>
 800e066:	f1c0 0020 	rsb	r0, r0, #32
 800e06a:	9b05      	ldr	r3, [sp, #20]
 800e06c:	4418      	add	r0, r3
 800e06e:	f010 001f 	ands.w	r0, r0, #31
 800e072:	f000 8093 	beq.w	800e19c <_dtoa_r+0x81c>
 800e076:	f1c0 0220 	rsb	r2, r0, #32
 800e07a:	2a04      	cmp	r2, #4
 800e07c:	f340 8085 	ble.w	800e18a <_dtoa_r+0x80a>
 800e080:	9b04      	ldr	r3, [sp, #16]
 800e082:	f1c0 001c 	rsb	r0, r0, #28
 800e086:	4403      	add	r3, r0
 800e088:	9304      	str	r3, [sp, #16]
 800e08a:	9b05      	ldr	r3, [sp, #20]
 800e08c:	4480      	add	r8, r0
 800e08e:	4403      	add	r3, r0
 800e090:	9305      	str	r3, [sp, #20]
 800e092:	9b04      	ldr	r3, [sp, #16]
 800e094:	2b00      	cmp	r3, #0
 800e096:	dd05      	ble.n	800e0a4 <_dtoa_r+0x724>
 800e098:	4629      	mov	r1, r5
 800e09a:	461a      	mov	r2, r3
 800e09c:	4630      	mov	r0, r6
 800e09e:	f000 fceb 	bl	800ea78 <__lshift>
 800e0a2:	4605      	mov	r5, r0
 800e0a4:	9b05      	ldr	r3, [sp, #20]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	dd05      	ble.n	800e0b6 <_dtoa_r+0x736>
 800e0aa:	4621      	mov	r1, r4
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	4630      	mov	r0, r6
 800e0b0:	f000 fce2 	bl	800ea78 <__lshift>
 800e0b4:	4604      	mov	r4, r0
 800e0b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d071      	beq.n	800e1a0 <_dtoa_r+0x820>
 800e0bc:	4621      	mov	r1, r4
 800e0be:	4628      	mov	r0, r5
 800e0c0:	f000 fd46 	bl	800eb50 <__mcmp>
 800e0c4:	2800      	cmp	r0, #0
 800e0c6:	da6b      	bge.n	800e1a0 <_dtoa_r+0x820>
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	4629      	mov	r1, r5
 800e0cc:	220a      	movs	r2, #10
 800e0ce:	4630      	mov	r0, r6
 800e0d0:	f000 fb24 	bl	800e71c <__multadd>
 800e0d4:	9b07      	ldr	r3, [sp, #28]
 800e0d6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e0da:	4605      	mov	r5, r0
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	f000 8197 	beq.w	800e410 <_dtoa_r+0xa90>
 800e0e2:	4639      	mov	r1, r7
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	220a      	movs	r2, #10
 800e0e8:	4630      	mov	r0, r6
 800e0ea:	f000 fb17 	bl	800e71c <__multadd>
 800e0ee:	f1ba 0f00 	cmp.w	sl, #0
 800e0f2:	4607      	mov	r7, r0
 800e0f4:	f300 8093 	bgt.w	800e21e <_dtoa_r+0x89e>
 800e0f8:	9b06      	ldr	r3, [sp, #24]
 800e0fa:	2b02      	cmp	r3, #2
 800e0fc:	dc57      	bgt.n	800e1ae <_dtoa_r+0x82e>
 800e0fe:	e08e      	b.n	800e21e <_dtoa_r+0x89e>
 800e100:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e102:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e106:	e751      	b.n	800dfac <_dtoa_r+0x62c>
 800e108:	f109 34ff 	add.w	r4, r9, #4294967295
 800e10c:	42a3      	cmp	r3, r4
 800e10e:	bfbf      	itttt	lt
 800e110:	1ae2      	sublt	r2, r4, r3
 800e112:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e114:	189b      	addlt	r3, r3, r2
 800e116:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e118:	bfae      	itee	ge
 800e11a:	1b1c      	subge	r4, r3, r4
 800e11c:	4623      	movlt	r3, r4
 800e11e:	2400      	movlt	r4, #0
 800e120:	f1b9 0f00 	cmp.w	r9, #0
 800e124:	bfb5      	itete	lt
 800e126:	9a04      	ldrlt	r2, [sp, #16]
 800e128:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800e12c:	eba2 0809 	sublt.w	r8, r2, r9
 800e130:	464a      	movge	r2, r9
 800e132:	bfb8      	it	lt
 800e134:	2200      	movlt	r2, #0
 800e136:	e73c      	b.n	800dfb2 <_dtoa_r+0x632>
 800e138:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800e13c:	9f07      	ldr	r7, [sp, #28]
 800e13e:	461c      	mov	r4, r3
 800e140:	e744      	b.n	800dfcc <_dtoa_r+0x64c>
 800e142:	461a      	mov	r2, r3
 800e144:	e770      	b.n	800e028 <_dtoa_r+0x6a8>
 800e146:	9b06      	ldr	r3, [sp, #24]
 800e148:	2b01      	cmp	r3, #1
 800e14a:	dc18      	bgt.n	800e17e <_dtoa_r+0x7fe>
 800e14c:	9b02      	ldr	r3, [sp, #8]
 800e14e:	b9b3      	cbnz	r3, 800e17e <_dtoa_r+0x7fe>
 800e150:	9b03      	ldr	r3, [sp, #12]
 800e152:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800e156:	b9a2      	cbnz	r2, 800e182 <_dtoa_r+0x802>
 800e158:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800e15c:	0d12      	lsrs	r2, r2, #20
 800e15e:	0512      	lsls	r2, r2, #20
 800e160:	b18a      	cbz	r2, 800e186 <_dtoa_r+0x806>
 800e162:	9b04      	ldr	r3, [sp, #16]
 800e164:	3301      	adds	r3, #1
 800e166:	9304      	str	r3, [sp, #16]
 800e168:	9b05      	ldr	r3, [sp, #20]
 800e16a:	3301      	adds	r3, #1
 800e16c:	9305      	str	r3, [sp, #20]
 800e16e:	2301      	movs	r3, #1
 800e170:	9309      	str	r3, [sp, #36]	; 0x24
 800e172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e174:	2b00      	cmp	r3, #0
 800e176:	f47f af70 	bne.w	800e05a <_dtoa_r+0x6da>
 800e17a:	2001      	movs	r0, #1
 800e17c:	e775      	b.n	800e06a <_dtoa_r+0x6ea>
 800e17e:	2300      	movs	r3, #0
 800e180:	e7f6      	b.n	800e170 <_dtoa_r+0x7f0>
 800e182:	9b02      	ldr	r3, [sp, #8]
 800e184:	e7f4      	b.n	800e170 <_dtoa_r+0x7f0>
 800e186:	9209      	str	r2, [sp, #36]	; 0x24
 800e188:	e7f3      	b.n	800e172 <_dtoa_r+0x7f2>
 800e18a:	d082      	beq.n	800e092 <_dtoa_r+0x712>
 800e18c:	9b04      	ldr	r3, [sp, #16]
 800e18e:	321c      	adds	r2, #28
 800e190:	4413      	add	r3, r2
 800e192:	9304      	str	r3, [sp, #16]
 800e194:	9b05      	ldr	r3, [sp, #20]
 800e196:	4490      	add	r8, r2
 800e198:	4413      	add	r3, r2
 800e19a:	e779      	b.n	800e090 <_dtoa_r+0x710>
 800e19c:	4602      	mov	r2, r0
 800e19e:	e7f5      	b.n	800e18c <_dtoa_r+0x80c>
 800e1a0:	f1b9 0f00 	cmp.w	r9, #0
 800e1a4:	dc36      	bgt.n	800e214 <_dtoa_r+0x894>
 800e1a6:	9b06      	ldr	r3, [sp, #24]
 800e1a8:	2b02      	cmp	r3, #2
 800e1aa:	dd33      	ble.n	800e214 <_dtoa_r+0x894>
 800e1ac:	46ca      	mov	sl, r9
 800e1ae:	f1ba 0f00 	cmp.w	sl, #0
 800e1b2:	d10d      	bne.n	800e1d0 <_dtoa_r+0x850>
 800e1b4:	4621      	mov	r1, r4
 800e1b6:	4653      	mov	r3, sl
 800e1b8:	2205      	movs	r2, #5
 800e1ba:	4630      	mov	r0, r6
 800e1bc:	f000 faae 	bl	800e71c <__multadd>
 800e1c0:	4601      	mov	r1, r0
 800e1c2:	4604      	mov	r4, r0
 800e1c4:	4628      	mov	r0, r5
 800e1c6:	f000 fcc3 	bl	800eb50 <__mcmp>
 800e1ca:	2800      	cmp	r0, #0
 800e1cc:	f73f ade4 	bgt.w	800dd98 <_dtoa_r+0x418>
 800e1d0:	9b08      	ldr	r3, [sp, #32]
 800e1d2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e1d6:	ea6f 0b03 	mvn.w	fp, r3
 800e1da:	f04f 0900 	mov.w	r9, #0
 800e1de:	4621      	mov	r1, r4
 800e1e0:	4630      	mov	r0, r6
 800e1e2:	f000 fa79 	bl	800e6d8 <_Bfree>
 800e1e6:	2f00      	cmp	r7, #0
 800e1e8:	f43f aea1 	beq.w	800df2e <_dtoa_r+0x5ae>
 800e1ec:	f1b9 0f00 	cmp.w	r9, #0
 800e1f0:	d005      	beq.n	800e1fe <_dtoa_r+0x87e>
 800e1f2:	45b9      	cmp	r9, r7
 800e1f4:	d003      	beq.n	800e1fe <_dtoa_r+0x87e>
 800e1f6:	4649      	mov	r1, r9
 800e1f8:	4630      	mov	r0, r6
 800e1fa:	f000 fa6d 	bl	800e6d8 <_Bfree>
 800e1fe:	4639      	mov	r1, r7
 800e200:	4630      	mov	r0, r6
 800e202:	f000 fa69 	bl	800e6d8 <_Bfree>
 800e206:	e692      	b.n	800df2e <_dtoa_r+0x5ae>
 800e208:	2400      	movs	r4, #0
 800e20a:	4627      	mov	r7, r4
 800e20c:	e7e0      	b.n	800e1d0 <_dtoa_r+0x850>
 800e20e:	4693      	mov	fp, r2
 800e210:	4627      	mov	r7, r4
 800e212:	e5c1      	b.n	800dd98 <_dtoa_r+0x418>
 800e214:	9b07      	ldr	r3, [sp, #28]
 800e216:	46ca      	mov	sl, r9
 800e218:	2b00      	cmp	r3, #0
 800e21a:	f000 8100 	beq.w	800e41e <_dtoa_r+0xa9e>
 800e21e:	f1b8 0f00 	cmp.w	r8, #0
 800e222:	dd05      	ble.n	800e230 <_dtoa_r+0x8b0>
 800e224:	4639      	mov	r1, r7
 800e226:	4642      	mov	r2, r8
 800e228:	4630      	mov	r0, r6
 800e22a:	f000 fc25 	bl	800ea78 <__lshift>
 800e22e:	4607      	mov	r7, r0
 800e230:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e232:	2b00      	cmp	r3, #0
 800e234:	d05d      	beq.n	800e2f2 <_dtoa_r+0x972>
 800e236:	6879      	ldr	r1, [r7, #4]
 800e238:	4630      	mov	r0, r6
 800e23a:	f000 fa0d 	bl	800e658 <_Balloc>
 800e23e:	4680      	mov	r8, r0
 800e240:	b928      	cbnz	r0, 800e24e <_dtoa_r+0x8ce>
 800e242:	4b82      	ldr	r3, [pc, #520]	; (800e44c <_dtoa_r+0xacc>)
 800e244:	4602      	mov	r2, r0
 800e246:	f240 21ef 	movw	r1, #751	; 0x2ef
 800e24a:	f7ff bbb1 	b.w	800d9b0 <_dtoa_r+0x30>
 800e24e:	693a      	ldr	r2, [r7, #16]
 800e250:	3202      	adds	r2, #2
 800e252:	0092      	lsls	r2, r2, #2
 800e254:	f107 010c 	add.w	r1, r7, #12
 800e258:	300c      	adds	r0, #12
 800e25a:	f7ff fafa 	bl	800d852 <memcpy>
 800e25e:	2201      	movs	r2, #1
 800e260:	4641      	mov	r1, r8
 800e262:	4630      	mov	r0, r6
 800e264:	f000 fc08 	bl	800ea78 <__lshift>
 800e268:	9b01      	ldr	r3, [sp, #4]
 800e26a:	3301      	adds	r3, #1
 800e26c:	9304      	str	r3, [sp, #16]
 800e26e:	9b01      	ldr	r3, [sp, #4]
 800e270:	4453      	add	r3, sl
 800e272:	9308      	str	r3, [sp, #32]
 800e274:	9b02      	ldr	r3, [sp, #8]
 800e276:	f003 0301 	and.w	r3, r3, #1
 800e27a:	46b9      	mov	r9, r7
 800e27c:	9307      	str	r3, [sp, #28]
 800e27e:	4607      	mov	r7, r0
 800e280:	9b04      	ldr	r3, [sp, #16]
 800e282:	4621      	mov	r1, r4
 800e284:	3b01      	subs	r3, #1
 800e286:	4628      	mov	r0, r5
 800e288:	9302      	str	r3, [sp, #8]
 800e28a:	f7ff faf0 	bl	800d86e <quorem>
 800e28e:	4603      	mov	r3, r0
 800e290:	3330      	adds	r3, #48	; 0x30
 800e292:	9005      	str	r0, [sp, #20]
 800e294:	4649      	mov	r1, r9
 800e296:	4628      	mov	r0, r5
 800e298:	9309      	str	r3, [sp, #36]	; 0x24
 800e29a:	f000 fc59 	bl	800eb50 <__mcmp>
 800e29e:	463a      	mov	r2, r7
 800e2a0:	4682      	mov	sl, r0
 800e2a2:	4621      	mov	r1, r4
 800e2a4:	4630      	mov	r0, r6
 800e2a6:	f000 fc6f 	bl	800eb88 <__mdiff>
 800e2aa:	68c2      	ldr	r2, [r0, #12]
 800e2ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2ae:	4680      	mov	r8, r0
 800e2b0:	bb0a      	cbnz	r2, 800e2f6 <_dtoa_r+0x976>
 800e2b2:	4601      	mov	r1, r0
 800e2b4:	4628      	mov	r0, r5
 800e2b6:	f000 fc4b 	bl	800eb50 <__mcmp>
 800e2ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2bc:	4602      	mov	r2, r0
 800e2be:	4641      	mov	r1, r8
 800e2c0:	4630      	mov	r0, r6
 800e2c2:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800e2c6:	f000 fa07 	bl	800e6d8 <_Bfree>
 800e2ca:	9b06      	ldr	r3, [sp, #24]
 800e2cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e2ce:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800e2d2:	ea43 0102 	orr.w	r1, r3, r2
 800e2d6:	9b07      	ldr	r3, [sp, #28]
 800e2d8:	4319      	orrs	r1, r3
 800e2da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2dc:	d10d      	bne.n	800e2fa <_dtoa_r+0x97a>
 800e2de:	2b39      	cmp	r3, #57	; 0x39
 800e2e0:	d029      	beq.n	800e336 <_dtoa_r+0x9b6>
 800e2e2:	f1ba 0f00 	cmp.w	sl, #0
 800e2e6:	dd01      	ble.n	800e2ec <_dtoa_r+0x96c>
 800e2e8:	9b05      	ldr	r3, [sp, #20]
 800e2ea:	3331      	adds	r3, #49	; 0x31
 800e2ec:	9a02      	ldr	r2, [sp, #8]
 800e2ee:	7013      	strb	r3, [r2, #0]
 800e2f0:	e775      	b.n	800e1de <_dtoa_r+0x85e>
 800e2f2:	4638      	mov	r0, r7
 800e2f4:	e7b8      	b.n	800e268 <_dtoa_r+0x8e8>
 800e2f6:	2201      	movs	r2, #1
 800e2f8:	e7e1      	b.n	800e2be <_dtoa_r+0x93e>
 800e2fa:	f1ba 0f00 	cmp.w	sl, #0
 800e2fe:	db06      	blt.n	800e30e <_dtoa_r+0x98e>
 800e300:	9906      	ldr	r1, [sp, #24]
 800e302:	ea41 0a0a 	orr.w	sl, r1, sl
 800e306:	9907      	ldr	r1, [sp, #28]
 800e308:	ea5a 0a01 	orrs.w	sl, sl, r1
 800e30c:	d120      	bne.n	800e350 <_dtoa_r+0x9d0>
 800e30e:	2a00      	cmp	r2, #0
 800e310:	ddec      	ble.n	800e2ec <_dtoa_r+0x96c>
 800e312:	4629      	mov	r1, r5
 800e314:	2201      	movs	r2, #1
 800e316:	4630      	mov	r0, r6
 800e318:	9304      	str	r3, [sp, #16]
 800e31a:	f000 fbad 	bl	800ea78 <__lshift>
 800e31e:	4621      	mov	r1, r4
 800e320:	4605      	mov	r5, r0
 800e322:	f000 fc15 	bl	800eb50 <__mcmp>
 800e326:	2800      	cmp	r0, #0
 800e328:	9b04      	ldr	r3, [sp, #16]
 800e32a:	dc02      	bgt.n	800e332 <_dtoa_r+0x9b2>
 800e32c:	d1de      	bne.n	800e2ec <_dtoa_r+0x96c>
 800e32e:	07da      	lsls	r2, r3, #31
 800e330:	d5dc      	bpl.n	800e2ec <_dtoa_r+0x96c>
 800e332:	2b39      	cmp	r3, #57	; 0x39
 800e334:	d1d8      	bne.n	800e2e8 <_dtoa_r+0x968>
 800e336:	9a02      	ldr	r2, [sp, #8]
 800e338:	2339      	movs	r3, #57	; 0x39
 800e33a:	7013      	strb	r3, [r2, #0]
 800e33c:	4643      	mov	r3, r8
 800e33e:	4698      	mov	r8, r3
 800e340:	3b01      	subs	r3, #1
 800e342:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800e346:	2a39      	cmp	r2, #57	; 0x39
 800e348:	d051      	beq.n	800e3ee <_dtoa_r+0xa6e>
 800e34a:	3201      	adds	r2, #1
 800e34c:	701a      	strb	r2, [r3, #0]
 800e34e:	e746      	b.n	800e1de <_dtoa_r+0x85e>
 800e350:	2a00      	cmp	r2, #0
 800e352:	dd03      	ble.n	800e35c <_dtoa_r+0x9dc>
 800e354:	2b39      	cmp	r3, #57	; 0x39
 800e356:	d0ee      	beq.n	800e336 <_dtoa_r+0x9b6>
 800e358:	3301      	adds	r3, #1
 800e35a:	e7c7      	b.n	800e2ec <_dtoa_r+0x96c>
 800e35c:	9a04      	ldr	r2, [sp, #16]
 800e35e:	9908      	ldr	r1, [sp, #32]
 800e360:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e364:	428a      	cmp	r2, r1
 800e366:	d02b      	beq.n	800e3c0 <_dtoa_r+0xa40>
 800e368:	4629      	mov	r1, r5
 800e36a:	2300      	movs	r3, #0
 800e36c:	220a      	movs	r2, #10
 800e36e:	4630      	mov	r0, r6
 800e370:	f000 f9d4 	bl	800e71c <__multadd>
 800e374:	45b9      	cmp	r9, r7
 800e376:	4605      	mov	r5, r0
 800e378:	f04f 0300 	mov.w	r3, #0
 800e37c:	f04f 020a 	mov.w	r2, #10
 800e380:	4649      	mov	r1, r9
 800e382:	4630      	mov	r0, r6
 800e384:	d107      	bne.n	800e396 <_dtoa_r+0xa16>
 800e386:	f000 f9c9 	bl	800e71c <__multadd>
 800e38a:	4681      	mov	r9, r0
 800e38c:	4607      	mov	r7, r0
 800e38e:	9b04      	ldr	r3, [sp, #16]
 800e390:	3301      	adds	r3, #1
 800e392:	9304      	str	r3, [sp, #16]
 800e394:	e774      	b.n	800e280 <_dtoa_r+0x900>
 800e396:	f000 f9c1 	bl	800e71c <__multadd>
 800e39a:	4639      	mov	r1, r7
 800e39c:	4681      	mov	r9, r0
 800e39e:	2300      	movs	r3, #0
 800e3a0:	220a      	movs	r2, #10
 800e3a2:	4630      	mov	r0, r6
 800e3a4:	f000 f9ba 	bl	800e71c <__multadd>
 800e3a8:	4607      	mov	r7, r0
 800e3aa:	e7f0      	b.n	800e38e <_dtoa_r+0xa0e>
 800e3ac:	f1ba 0f00 	cmp.w	sl, #0
 800e3b0:	9a01      	ldr	r2, [sp, #4]
 800e3b2:	bfcc      	ite	gt
 800e3b4:	46d0      	movgt	r8, sl
 800e3b6:	f04f 0801 	movle.w	r8, #1
 800e3ba:	4490      	add	r8, r2
 800e3bc:	f04f 0900 	mov.w	r9, #0
 800e3c0:	4629      	mov	r1, r5
 800e3c2:	2201      	movs	r2, #1
 800e3c4:	4630      	mov	r0, r6
 800e3c6:	9302      	str	r3, [sp, #8]
 800e3c8:	f000 fb56 	bl	800ea78 <__lshift>
 800e3cc:	4621      	mov	r1, r4
 800e3ce:	4605      	mov	r5, r0
 800e3d0:	f000 fbbe 	bl	800eb50 <__mcmp>
 800e3d4:	2800      	cmp	r0, #0
 800e3d6:	dcb1      	bgt.n	800e33c <_dtoa_r+0x9bc>
 800e3d8:	d102      	bne.n	800e3e0 <_dtoa_r+0xa60>
 800e3da:	9b02      	ldr	r3, [sp, #8]
 800e3dc:	07db      	lsls	r3, r3, #31
 800e3de:	d4ad      	bmi.n	800e33c <_dtoa_r+0x9bc>
 800e3e0:	4643      	mov	r3, r8
 800e3e2:	4698      	mov	r8, r3
 800e3e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e3e8:	2a30      	cmp	r2, #48	; 0x30
 800e3ea:	d0fa      	beq.n	800e3e2 <_dtoa_r+0xa62>
 800e3ec:	e6f7      	b.n	800e1de <_dtoa_r+0x85e>
 800e3ee:	9a01      	ldr	r2, [sp, #4]
 800e3f0:	429a      	cmp	r2, r3
 800e3f2:	d1a4      	bne.n	800e33e <_dtoa_r+0x9be>
 800e3f4:	f10b 0b01 	add.w	fp, fp, #1
 800e3f8:	2331      	movs	r3, #49	; 0x31
 800e3fa:	e778      	b.n	800e2ee <_dtoa_r+0x96e>
 800e3fc:	4b14      	ldr	r3, [pc, #80]	; (800e450 <_dtoa_r+0xad0>)
 800e3fe:	f7ff bb2a 	b.w	800da56 <_dtoa_r+0xd6>
 800e402:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e404:	2b00      	cmp	r3, #0
 800e406:	f47f ab05 	bne.w	800da14 <_dtoa_r+0x94>
 800e40a:	4b12      	ldr	r3, [pc, #72]	; (800e454 <_dtoa_r+0xad4>)
 800e40c:	f7ff bb23 	b.w	800da56 <_dtoa_r+0xd6>
 800e410:	f1ba 0f00 	cmp.w	sl, #0
 800e414:	dc03      	bgt.n	800e41e <_dtoa_r+0xa9e>
 800e416:	9b06      	ldr	r3, [sp, #24]
 800e418:	2b02      	cmp	r3, #2
 800e41a:	f73f aec8 	bgt.w	800e1ae <_dtoa_r+0x82e>
 800e41e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e422:	4621      	mov	r1, r4
 800e424:	4628      	mov	r0, r5
 800e426:	f7ff fa22 	bl	800d86e <quorem>
 800e42a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e42e:	f808 3b01 	strb.w	r3, [r8], #1
 800e432:	9a01      	ldr	r2, [sp, #4]
 800e434:	eba8 0202 	sub.w	r2, r8, r2
 800e438:	4592      	cmp	sl, r2
 800e43a:	ddb7      	ble.n	800e3ac <_dtoa_r+0xa2c>
 800e43c:	4629      	mov	r1, r5
 800e43e:	2300      	movs	r3, #0
 800e440:	220a      	movs	r2, #10
 800e442:	4630      	mov	r0, r6
 800e444:	f000 f96a 	bl	800e71c <__multadd>
 800e448:	4605      	mov	r5, r0
 800e44a:	e7ea      	b.n	800e422 <_dtoa_r+0xaa2>
 800e44c:	0800f740 	.word	0x0800f740
 800e450:	0800f6a0 	.word	0x0800f6a0
 800e454:	0800f6c4 	.word	0x0800f6c4

0800e458 <_free_r>:
 800e458:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e45a:	2900      	cmp	r1, #0
 800e45c:	d044      	beq.n	800e4e8 <_free_r+0x90>
 800e45e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e462:	9001      	str	r0, [sp, #4]
 800e464:	2b00      	cmp	r3, #0
 800e466:	f1a1 0404 	sub.w	r4, r1, #4
 800e46a:	bfb8      	it	lt
 800e46c:	18e4      	addlt	r4, r4, r3
 800e46e:	f000 f8e7 	bl	800e640 <__malloc_lock>
 800e472:	4a1e      	ldr	r2, [pc, #120]	; (800e4ec <_free_r+0x94>)
 800e474:	9801      	ldr	r0, [sp, #4]
 800e476:	6813      	ldr	r3, [r2, #0]
 800e478:	b933      	cbnz	r3, 800e488 <_free_r+0x30>
 800e47a:	6063      	str	r3, [r4, #4]
 800e47c:	6014      	str	r4, [r2, #0]
 800e47e:	b003      	add	sp, #12
 800e480:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e484:	f000 b8e2 	b.w	800e64c <__malloc_unlock>
 800e488:	42a3      	cmp	r3, r4
 800e48a:	d908      	bls.n	800e49e <_free_r+0x46>
 800e48c:	6825      	ldr	r5, [r4, #0]
 800e48e:	1961      	adds	r1, r4, r5
 800e490:	428b      	cmp	r3, r1
 800e492:	bf01      	itttt	eq
 800e494:	6819      	ldreq	r1, [r3, #0]
 800e496:	685b      	ldreq	r3, [r3, #4]
 800e498:	1949      	addeq	r1, r1, r5
 800e49a:	6021      	streq	r1, [r4, #0]
 800e49c:	e7ed      	b.n	800e47a <_free_r+0x22>
 800e49e:	461a      	mov	r2, r3
 800e4a0:	685b      	ldr	r3, [r3, #4]
 800e4a2:	b10b      	cbz	r3, 800e4a8 <_free_r+0x50>
 800e4a4:	42a3      	cmp	r3, r4
 800e4a6:	d9fa      	bls.n	800e49e <_free_r+0x46>
 800e4a8:	6811      	ldr	r1, [r2, #0]
 800e4aa:	1855      	adds	r5, r2, r1
 800e4ac:	42a5      	cmp	r5, r4
 800e4ae:	d10b      	bne.n	800e4c8 <_free_r+0x70>
 800e4b0:	6824      	ldr	r4, [r4, #0]
 800e4b2:	4421      	add	r1, r4
 800e4b4:	1854      	adds	r4, r2, r1
 800e4b6:	42a3      	cmp	r3, r4
 800e4b8:	6011      	str	r1, [r2, #0]
 800e4ba:	d1e0      	bne.n	800e47e <_free_r+0x26>
 800e4bc:	681c      	ldr	r4, [r3, #0]
 800e4be:	685b      	ldr	r3, [r3, #4]
 800e4c0:	6053      	str	r3, [r2, #4]
 800e4c2:	440c      	add	r4, r1
 800e4c4:	6014      	str	r4, [r2, #0]
 800e4c6:	e7da      	b.n	800e47e <_free_r+0x26>
 800e4c8:	d902      	bls.n	800e4d0 <_free_r+0x78>
 800e4ca:	230c      	movs	r3, #12
 800e4cc:	6003      	str	r3, [r0, #0]
 800e4ce:	e7d6      	b.n	800e47e <_free_r+0x26>
 800e4d0:	6825      	ldr	r5, [r4, #0]
 800e4d2:	1961      	adds	r1, r4, r5
 800e4d4:	428b      	cmp	r3, r1
 800e4d6:	bf04      	itt	eq
 800e4d8:	6819      	ldreq	r1, [r3, #0]
 800e4da:	685b      	ldreq	r3, [r3, #4]
 800e4dc:	6063      	str	r3, [r4, #4]
 800e4de:	bf04      	itt	eq
 800e4e0:	1949      	addeq	r1, r1, r5
 800e4e2:	6021      	streq	r1, [r4, #0]
 800e4e4:	6054      	str	r4, [r2, #4]
 800e4e6:	e7ca      	b.n	800e47e <_free_r+0x26>
 800e4e8:	b003      	add	sp, #12
 800e4ea:	bd30      	pop	{r4, r5, pc}
 800e4ec:	2400586c 	.word	0x2400586c

0800e4f0 <malloc>:
 800e4f0:	4b02      	ldr	r3, [pc, #8]	; (800e4fc <malloc+0xc>)
 800e4f2:	4601      	mov	r1, r0
 800e4f4:	6818      	ldr	r0, [r3, #0]
 800e4f6:	f000 b823 	b.w	800e540 <_malloc_r>
 800e4fa:	bf00      	nop
 800e4fc:	24000090 	.word	0x24000090

0800e500 <sbrk_aligned>:
 800e500:	b570      	push	{r4, r5, r6, lr}
 800e502:	4e0e      	ldr	r6, [pc, #56]	; (800e53c <sbrk_aligned+0x3c>)
 800e504:	460c      	mov	r4, r1
 800e506:	6831      	ldr	r1, [r6, #0]
 800e508:	4605      	mov	r5, r0
 800e50a:	b911      	cbnz	r1, 800e512 <sbrk_aligned+0x12>
 800e50c:	f000 fea8 	bl	800f260 <_sbrk_r>
 800e510:	6030      	str	r0, [r6, #0]
 800e512:	4621      	mov	r1, r4
 800e514:	4628      	mov	r0, r5
 800e516:	f000 fea3 	bl	800f260 <_sbrk_r>
 800e51a:	1c43      	adds	r3, r0, #1
 800e51c:	d00a      	beq.n	800e534 <sbrk_aligned+0x34>
 800e51e:	1cc4      	adds	r4, r0, #3
 800e520:	f024 0403 	bic.w	r4, r4, #3
 800e524:	42a0      	cmp	r0, r4
 800e526:	d007      	beq.n	800e538 <sbrk_aligned+0x38>
 800e528:	1a21      	subs	r1, r4, r0
 800e52a:	4628      	mov	r0, r5
 800e52c:	f000 fe98 	bl	800f260 <_sbrk_r>
 800e530:	3001      	adds	r0, #1
 800e532:	d101      	bne.n	800e538 <sbrk_aligned+0x38>
 800e534:	f04f 34ff 	mov.w	r4, #4294967295
 800e538:	4620      	mov	r0, r4
 800e53a:	bd70      	pop	{r4, r5, r6, pc}
 800e53c:	24005870 	.word	0x24005870

0800e540 <_malloc_r>:
 800e540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e544:	1ccd      	adds	r5, r1, #3
 800e546:	f025 0503 	bic.w	r5, r5, #3
 800e54a:	3508      	adds	r5, #8
 800e54c:	2d0c      	cmp	r5, #12
 800e54e:	bf38      	it	cc
 800e550:	250c      	movcc	r5, #12
 800e552:	2d00      	cmp	r5, #0
 800e554:	4607      	mov	r7, r0
 800e556:	db01      	blt.n	800e55c <_malloc_r+0x1c>
 800e558:	42a9      	cmp	r1, r5
 800e55a:	d905      	bls.n	800e568 <_malloc_r+0x28>
 800e55c:	230c      	movs	r3, #12
 800e55e:	603b      	str	r3, [r7, #0]
 800e560:	2600      	movs	r6, #0
 800e562:	4630      	mov	r0, r6
 800e564:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e568:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800e63c <_malloc_r+0xfc>
 800e56c:	f000 f868 	bl	800e640 <__malloc_lock>
 800e570:	f8d8 3000 	ldr.w	r3, [r8]
 800e574:	461c      	mov	r4, r3
 800e576:	bb5c      	cbnz	r4, 800e5d0 <_malloc_r+0x90>
 800e578:	4629      	mov	r1, r5
 800e57a:	4638      	mov	r0, r7
 800e57c:	f7ff ffc0 	bl	800e500 <sbrk_aligned>
 800e580:	1c43      	adds	r3, r0, #1
 800e582:	4604      	mov	r4, r0
 800e584:	d155      	bne.n	800e632 <_malloc_r+0xf2>
 800e586:	f8d8 4000 	ldr.w	r4, [r8]
 800e58a:	4626      	mov	r6, r4
 800e58c:	2e00      	cmp	r6, #0
 800e58e:	d145      	bne.n	800e61c <_malloc_r+0xdc>
 800e590:	2c00      	cmp	r4, #0
 800e592:	d048      	beq.n	800e626 <_malloc_r+0xe6>
 800e594:	6823      	ldr	r3, [r4, #0]
 800e596:	4631      	mov	r1, r6
 800e598:	4638      	mov	r0, r7
 800e59a:	eb04 0903 	add.w	r9, r4, r3
 800e59e:	f000 fe5f 	bl	800f260 <_sbrk_r>
 800e5a2:	4581      	cmp	r9, r0
 800e5a4:	d13f      	bne.n	800e626 <_malloc_r+0xe6>
 800e5a6:	6821      	ldr	r1, [r4, #0]
 800e5a8:	1a6d      	subs	r5, r5, r1
 800e5aa:	4629      	mov	r1, r5
 800e5ac:	4638      	mov	r0, r7
 800e5ae:	f7ff ffa7 	bl	800e500 <sbrk_aligned>
 800e5b2:	3001      	adds	r0, #1
 800e5b4:	d037      	beq.n	800e626 <_malloc_r+0xe6>
 800e5b6:	6823      	ldr	r3, [r4, #0]
 800e5b8:	442b      	add	r3, r5
 800e5ba:	6023      	str	r3, [r4, #0]
 800e5bc:	f8d8 3000 	ldr.w	r3, [r8]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d038      	beq.n	800e636 <_malloc_r+0xf6>
 800e5c4:	685a      	ldr	r2, [r3, #4]
 800e5c6:	42a2      	cmp	r2, r4
 800e5c8:	d12b      	bne.n	800e622 <_malloc_r+0xe2>
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	605a      	str	r2, [r3, #4]
 800e5ce:	e00f      	b.n	800e5f0 <_malloc_r+0xb0>
 800e5d0:	6822      	ldr	r2, [r4, #0]
 800e5d2:	1b52      	subs	r2, r2, r5
 800e5d4:	d41f      	bmi.n	800e616 <_malloc_r+0xd6>
 800e5d6:	2a0b      	cmp	r2, #11
 800e5d8:	d917      	bls.n	800e60a <_malloc_r+0xca>
 800e5da:	1961      	adds	r1, r4, r5
 800e5dc:	42a3      	cmp	r3, r4
 800e5de:	6025      	str	r5, [r4, #0]
 800e5e0:	bf18      	it	ne
 800e5e2:	6059      	strne	r1, [r3, #4]
 800e5e4:	6863      	ldr	r3, [r4, #4]
 800e5e6:	bf08      	it	eq
 800e5e8:	f8c8 1000 	streq.w	r1, [r8]
 800e5ec:	5162      	str	r2, [r4, r5]
 800e5ee:	604b      	str	r3, [r1, #4]
 800e5f0:	4638      	mov	r0, r7
 800e5f2:	f104 060b 	add.w	r6, r4, #11
 800e5f6:	f000 f829 	bl	800e64c <__malloc_unlock>
 800e5fa:	f026 0607 	bic.w	r6, r6, #7
 800e5fe:	1d23      	adds	r3, r4, #4
 800e600:	1af2      	subs	r2, r6, r3
 800e602:	d0ae      	beq.n	800e562 <_malloc_r+0x22>
 800e604:	1b9b      	subs	r3, r3, r6
 800e606:	50a3      	str	r3, [r4, r2]
 800e608:	e7ab      	b.n	800e562 <_malloc_r+0x22>
 800e60a:	42a3      	cmp	r3, r4
 800e60c:	6862      	ldr	r2, [r4, #4]
 800e60e:	d1dd      	bne.n	800e5cc <_malloc_r+0x8c>
 800e610:	f8c8 2000 	str.w	r2, [r8]
 800e614:	e7ec      	b.n	800e5f0 <_malloc_r+0xb0>
 800e616:	4623      	mov	r3, r4
 800e618:	6864      	ldr	r4, [r4, #4]
 800e61a:	e7ac      	b.n	800e576 <_malloc_r+0x36>
 800e61c:	4634      	mov	r4, r6
 800e61e:	6876      	ldr	r6, [r6, #4]
 800e620:	e7b4      	b.n	800e58c <_malloc_r+0x4c>
 800e622:	4613      	mov	r3, r2
 800e624:	e7cc      	b.n	800e5c0 <_malloc_r+0x80>
 800e626:	230c      	movs	r3, #12
 800e628:	603b      	str	r3, [r7, #0]
 800e62a:	4638      	mov	r0, r7
 800e62c:	f000 f80e 	bl	800e64c <__malloc_unlock>
 800e630:	e797      	b.n	800e562 <_malloc_r+0x22>
 800e632:	6025      	str	r5, [r4, #0]
 800e634:	e7dc      	b.n	800e5f0 <_malloc_r+0xb0>
 800e636:	605b      	str	r3, [r3, #4]
 800e638:	deff      	udf	#255	; 0xff
 800e63a:	bf00      	nop
 800e63c:	2400586c 	.word	0x2400586c

0800e640 <__malloc_lock>:
 800e640:	4801      	ldr	r0, [pc, #4]	; (800e648 <__malloc_lock+0x8>)
 800e642:	f7ff b904 	b.w	800d84e <__retarget_lock_acquire_recursive>
 800e646:	bf00      	nop
 800e648:	24005868 	.word	0x24005868

0800e64c <__malloc_unlock>:
 800e64c:	4801      	ldr	r0, [pc, #4]	; (800e654 <__malloc_unlock+0x8>)
 800e64e:	f7ff b8ff 	b.w	800d850 <__retarget_lock_release_recursive>
 800e652:	bf00      	nop
 800e654:	24005868 	.word	0x24005868

0800e658 <_Balloc>:
 800e658:	b570      	push	{r4, r5, r6, lr}
 800e65a:	69c6      	ldr	r6, [r0, #28]
 800e65c:	4604      	mov	r4, r0
 800e65e:	460d      	mov	r5, r1
 800e660:	b976      	cbnz	r6, 800e680 <_Balloc+0x28>
 800e662:	2010      	movs	r0, #16
 800e664:	f7ff ff44 	bl	800e4f0 <malloc>
 800e668:	4602      	mov	r2, r0
 800e66a:	61e0      	str	r0, [r4, #28]
 800e66c:	b920      	cbnz	r0, 800e678 <_Balloc+0x20>
 800e66e:	4b18      	ldr	r3, [pc, #96]	; (800e6d0 <_Balloc+0x78>)
 800e670:	4818      	ldr	r0, [pc, #96]	; (800e6d4 <_Balloc+0x7c>)
 800e672:	216b      	movs	r1, #107	; 0x6b
 800e674:	f000 fe04 	bl	800f280 <__assert_func>
 800e678:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e67c:	6006      	str	r6, [r0, #0]
 800e67e:	60c6      	str	r6, [r0, #12]
 800e680:	69e6      	ldr	r6, [r4, #28]
 800e682:	68f3      	ldr	r3, [r6, #12]
 800e684:	b183      	cbz	r3, 800e6a8 <_Balloc+0x50>
 800e686:	69e3      	ldr	r3, [r4, #28]
 800e688:	68db      	ldr	r3, [r3, #12]
 800e68a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e68e:	b9b8      	cbnz	r0, 800e6c0 <_Balloc+0x68>
 800e690:	2101      	movs	r1, #1
 800e692:	fa01 f605 	lsl.w	r6, r1, r5
 800e696:	1d72      	adds	r2, r6, #5
 800e698:	0092      	lsls	r2, r2, #2
 800e69a:	4620      	mov	r0, r4
 800e69c:	f000 fe0e 	bl	800f2bc <_calloc_r>
 800e6a0:	b160      	cbz	r0, 800e6bc <_Balloc+0x64>
 800e6a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e6a6:	e00e      	b.n	800e6c6 <_Balloc+0x6e>
 800e6a8:	2221      	movs	r2, #33	; 0x21
 800e6aa:	2104      	movs	r1, #4
 800e6ac:	4620      	mov	r0, r4
 800e6ae:	f000 fe05 	bl	800f2bc <_calloc_r>
 800e6b2:	69e3      	ldr	r3, [r4, #28]
 800e6b4:	60f0      	str	r0, [r6, #12]
 800e6b6:	68db      	ldr	r3, [r3, #12]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d1e4      	bne.n	800e686 <_Balloc+0x2e>
 800e6bc:	2000      	movs	r0, #0
 800e6be:	bd70      	pop	{r4, r5, r6, pc}
 800e6c0:	6802      	ldr	r2, [r0, #0]
 800e6c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e6cc:	e7f7      	b.n	800e6be <_Balloc+0x66>
 800e6ce:	bf00      	nop
 800e6d0:	0800f6d1 	.word	0x0800f6d1
 800e6d4:	0800f751 	.word	0x0800f751

0800e6d8 <_Bfree>:
 800e6d8:	b570      	push	{r4, r5, r6, lr}
 800e6da:	69c6      	ldr	r6, [r0, #28]
 800e6dc:	4605      	mov	r5, r0
 800e6de:	460c      	mov	r4, r1
 800e6e0:	b976      	cbnz	r6, 800e700 <_Bfree+0x28>
 800e6e2:	2010      	movs	r0, #16
 800e6e4:	f7ff ff04 	bl	800e4f0 <malloc>
 800e6e8:	4602      	mov	r2, r0
 800e6ea:	61e8      	str	r0, [r5, #28]
 800e6ec:	b920      	cbnz	r0, 800e6f8 <_Bfree+0x20>
 800e6ee:	4b09      	ldr	r3, [pc, #36]	; (800e714 <_Bfree+0x3c>)
 800e6f0:	4809      	ldr	r0, [pc, #36]	; (800e718 <_Bfree+0x40>)
 800e6f2:	218f      	movs	r1, #143	; 0x8f
 800e6f4:	f000 fdc4 	bl	800f280 <__assert_func>
 800e6f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e6fc:	6006      	str	r6, [r0, #0]
 800e6fe:	60c6      	str	r6, [r0, #12]
 800e700:	b13c      	cbz	r4, 800e712 <_Bfree+0x3a>
 800e702:	69eb      	ldr	r3, [r5, #28]
 800e704:	6862      	ldr	r2, [r4, #4]
 800e706:	68db      	ldr	r3, [r3, #12]
 800e708:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e70c:	6021      	str	r1, [r4, #0]
 800e70e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e712:	bd70      	pop	{r4, r5, r6, pc}
 800e714:	0800f6d1 	.word	0x0800f6d1
 800e718:	0800f751 	.word	0x0800f751

0800e71c <__multadd>:
 800e71c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e720:	690d      	ldr	r5, [r1, #16]
 800e722:	4607      	mov	r7, r0
 800e724:	460c      	mov	r4, r1
 800e726:	461e      	mov	r6, r3
 800e728:	f101 0c14 	add.w	ip, r1, #20
 800e72c:	2000      	movs	r0, #0
 800e72e:	f8dc 3000 	ldr.w	r3, [ip]
 800e732:	b299      	uxth	r1, r3
 800e734:	fb02 6101 	mla	r1, r2, r1, r6
 800e738:	0c1e      	lsrs	r6, r3, #16
 800e73a:	0c0b      	lsrs	r3, r1, #16
 800e73c:	fb02 3306 	mla	r3, r2, r6, r3
 800e740:	b289      	uxth	r1, r1
 800e742:	3001      	adds	r0, #1
 800e744:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e748:	4285      	cmp	r5, r0
 800e74a:	f84c 1b04 	str.w	r1, [ip], #4
 800e74e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e752:	dcec      	bgt.n	800e72e <__multadd+0x12>
 800e754:	b30e      	cbz	r6, 800e79a <__multadd+0x7e>
 800e756:	68a3      	ldr	r3, [r4, #8]
 800e758:	42ab      	cmp	r3, r5
 800e75a:	dc19      	bgt.n	800e790 <__multadd+0x74>
 800e75c:	6861      	ldr	r1, [r4, #4]
 800e75e:	4638      	mov	r0, r7
 800e760:	3101      	adds	r1, #1
 800e762:	f7ff ff79 	bl	800e658 <_Balloc>
 800e766:	4680      	mov	r8, r0
 800e768:	b928      	cbnz	r0, 800e776 <__multadd+0x5a>
 800e76a:	4602      	mov	r2, r0
 800e76c:	4b0c      	ldr	r3, [pc, #48]	; (800e7a0 <__multadd+0x84>)
 800e76e:	480d      	ldr	r0, [pc, #52]	; (800e7a4 <__multadd+0x88>)
 800e770:	21ba      	movs	r1, #186	; 0xba
 800e772:	f000 fd85 	bl	800f280 <__assert_func>
 800e776:	6922      	ldr	r2, [r4, #16]
 800e778:	3202      	adds	r2, #2
 800e77a:	f104 010c 	add.w	r1, r4, #12
 800e77e:	0092      	lsls	r2, r2, #2
 800e780:	300c      	adds	r0, #12
 800e782:	f7ff f866 	bl	800d852 <memcpy>
 800e786:	4621      	mov	r1, r4
 800e788:	4638      	mov	r0, r7
 800e78a:	f7ff ffa5 	bl	800e6d8 <_Bfree>
 800e78e:	4644      	mov	r4, r8
 800e790:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e794:	3501      	adds	r5, #1
 800e796:	615e      	str	r6, [r3, #20]
 800e798:	6125      	str	r5, [r4, #16]
 800e79a:	4620      	mov	r0, r4
 800e79c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7a0:	0800f740 	.word	0x0800f740
 800e7a4:	0800f751 	.word	0x0800f751

0800e7a8 <__hi0bits>:
 800e7a8:	0c03      	lsrs	r3, r0, #16
 800e7aa:	041b      	lsls	r3, r3, #16
 800e7ac:	b9d3      	cbnz	r3, 800e7e4 <__hi0bits+0x3c>
 800e7ae:	0400      	lsls	r0, r0, #16
 800e7b0:	2310      	movs	r3, #16
 800e7b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e7b6:	bf04      	itt	eq
 800e7b8:	0200      	lsleq	r0, r0, #8
 800e7ba:	3308      	addeq	r3, #8
 800e7bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e7c0:	bf04      	itt	eq
 800e7c2:	0100      	lsleq	r0, r0, #4
 800e7c4:	3304      	addeq	r3, #4
 800e7c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e7ca:	bf04      	itt	eq
 800e7cc:	0080      	lsleq	r0, r0, #2
 800e7ce:	3302      	addeq	r3, #2
 800e7d0:	2800      	cmp	r0, #0
 800e7d2:	db05      	blt.n	800e7e0 <__hi0bits+0x38>
 800e7d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e7d8:	f103 0301 	add.w	r3, r3, #1
 800e7dc:	bf08      	it	eq
 800e7de:	2320      	moveq	r3, #32
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	4770      	bx	lr
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	e7e4      	b.n	800e7b2 <__hi0bits+0xa>

0800e7e8 <__lo0bits>:
 800e7e8:	6803      	ldr	r3, [r0, #0]
 800e7ea:	f013 0207 	ands.w	r2, r3, #7
 800e7ee:	d00c      	beq.n	800e80a <__lo0bits+0x22>
 800e7f0:	07d9      	lsls	r1, r3, #31
 800e7f2:	d422      	bmi.n	800e83a <__lo0bits+0x52>
 800e7f4:	079a      	lsls	r2, r3, #30
 800e7f6:	bf49      	itett	mi
 800e7f8:	085b      	lsrmi	r3, r3, #1
 800e7fa:	089b      	lsrpl	r3, r3, #2
 800e7fc:	6003      	strmi	r3, [r0, #0]
 800e7fe:	2201      	movmi	r2, #1
 800e800:	bf5c      	itt	pl
 800e802:	6003      	strpl	r3, [r0, #0]
 800e804:	2202      	movpl	r2, #2
 800e806:	4610      	mov	r0, r2
 800e808:	4770      	bx	lr
 800e80a:	b299      	uxth	r1, r3
 800e80c:	b909      	cbnz	r1, 800e812 <__lo0bits+0x2a>
 800e80e:	0c1b      	lsrs	r3, r3, #16
 800e810:	2210      	movs	r2, #16
 800e812:	b2d9      	uxtb	r1, r3
 800e814:	b909      	cbnz	r1, 800e81a <__lo0bits+0x32>
 800e816:	3208      	adds	r2, #8
 800e818:	0a1b      	lsrs	r3, r3, #8
 800e81a:	0719      	lsls	r1, r3, #28
 800e81c:	bf04      	itt	eq
 800e81e:	091b      	lsreq	r3, r3, #4
 800e820:	3204      	addeq	r2, #4
 800e822:	0799      	lsls	r1, r3, #30
 800e824:	bf04      	itt	eq
 800e826:	089b      	lsreq	r3, r3, #2
 800e828:	3202      	addeq	r2, #2
 800e82a:	07d9      	lsls	r1, r3, #31
 800e82c:	d403      	bmi.n	800e836 <__lo0bits+0x4e>
 800e82e:	085b      	lsrs	r3, r3, #1
 800e830:	f102 0201 	add.w	r2, r2, #1
 800e834:	d003      	beq.n	800e83e <__lo0bits+0x56>
 800e836:	6003      	str	r3, [r0, #0]
 800e838:	e7e5      	b.n	800e806 <__lo0bits+0x1e>
 800e83a:	2200      	movs	r2, #0
 800e83c:	e7e3      	b.n	800e806 <__lo0bits+0x1e>
 800e83e:	2220      	movs	r2, #32
 800e840:	e7e1      	b.n	800e806 <__lo0bits+0x1e>
	...

0800e844 <__i2b>:
 800e844:	b510      	push	{r4, lr}
 800e846:	460c      	mov	r4, r1
 800e848:	2101      	movs	r1, #1
 800e84a:	f7ff ff05 	bl	800e658 <_Balloc>
 800e84e:	4602      	mov	r2, r0
 800e850:	b928      	cbnz	r0, 800e85e <__i2b+0x1a>
 800e852:	4b05      	ldr	r3, [pc, #20]	; (800e868 <__i2b+0x24>)
 800e854:	4805      	ldr	r0, [pc, #20]	; (800e86c <__i2b+0x28>)
 800e856:	f240 1145 	movw	r1, #325	; 0x145
 800e85a:	f000 fd11 	bl	800f280 <__assert_func>
 800e85e:	2301      	movs	r3, #1
 800e860:	6144      	str	r4, [r0, #20]
 800e862:	6103      	str	r3, [r0, #16]
 800e864:	bd10      	pop	{r4, pc}
 800e866:	bf00      	nop
 800e868:	0800f740 	.word	0x0800f740
 800e86c:	0800f751 	.word	0x0800f751

0800e870 <__multiply>:
 800e870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e874:	4691      	mov	r9, r2
 800e876:	690a      	ldr	r2, [r1, #16]
 800e878:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e87c:	429a      	cmp	r2, r3
 800e87e:	bfb8      	it	lt
 800e880:	460b      	movlt	r3, r1
 800e882:	460c      	mov	r4, r1
 800e884:	bfbc      	itt	lt
 800e886:	464c      	movlt	r4, r9
 800e888:	4699      	movlt	r9, r3
 800e88a:	6927      	ldr	r7, [r4, #16]
 800e88c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e890:	68a3      	ldr	r3, [r4, #8]
 800e892:	6861      	ldr	r1, [r4, #4]
 800e894:	eb07 060a 	add.w	r6, r7, sl
 800e898:	42b3      	cmp	r3, r6
 800e89a:	b085      	sub	sp, #20
 800e89c:	bfb8      	it	lt
 800e89e:	3101      	addlt	r1, #1
 800e8a0:	f7ff feda 	bl	800e658 <_Balloc>
 800e8a4:	b930      	cbnz	r0, 800e8b4 <__multiply+0x44>
 800e8a6:	4602      	mov	r2, r0
 800e8a8:	4b44      	ldr	r3, [pc, #272]	; (800e9bc <__multiply+0x14c>)
 800e8aa:	4845      	ldr	r0, [pc, #276]	; (800e9c0 <__multiply+0x150>)
 800e8ac:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800e8b0:	f000 fce6 	bl	800f280 <__assert_func>
 800e8b4:	f100 0514 	add.w	r5, r0, #20
 800e8b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e8bc:	462b      	mov	r3, r5
 800e8be:	2200      	movs	r2, #0
 800e8c0:	4543      	cmp	r3, r8
 800e8c2:	d321      	bcc.n	800e908 <__multiply+0x98>
 800e8c4:	f104 0314 	add.w	r3, r4, #20
 800e8c8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e8cc:	f109 0314 	add.w	r3, r9, #20
 800e8d0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e8d4:	9202      	str	r2, [sp, #8]
 800e8d6:	1b3a      	subs	r2, r7, r4
 800e8d8:	3a15      	subs	r2, #21
 800e8da:	f022 0203 	bic.w	r2, r2, #3
 800e8de:	3204      	adds	r2, #4
 800e8e0:	f104 0115 	add.w	r1, r4, #21
 800e8e4:	428f      	cmp	r7, r1
 800e8e6:	bf38      	it	cc
 800e8e8:	2204      	movcc	r2, #4
 800e8ea:	9201      	str	r2, [sp, #4]
 800e8ec:	9a02      	ldr	r2, [sp, #8]
 800e8ee:	9303      	str	r3, [sp, #12]
 800e8f0:	429a      	cmp	r2, r3
 800e8f2:	d80c      	bhi.n	800e90e <__multiply+0x9e>
 800e8f4:	2e00      	cmp	r6, #0
 800e8f6:	dd03      	ble.n	800e900 <__multiply+0x90>
 800e8f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d05b      	beq.n	800e9b8 <__multiply+0x148>
 800e900:	6106      	str	r6, [r0, #16]
 800e902:	b005      	add	sp, #20
 800e904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e908:	f843 2b04 	str.w	r2, [r3], #4
 800e90c:	e7d8      	b.n	800e8c0 <__multiply+0x50>
 800e90e:	f8b3 a000 	ldrh.w	sl, [r3]
 800e912:	f1ba 0f00 	cmp.w	sl, #0
 800e916:	d024      	beq.n	800e962 <__multiply+0xf2>
 800e918:	f104 0e14 	add.w	lr, r4, #20
 800e91c:	46a9      	mov	r9, r5
 800e91e:	f04f 0c00 	mov.w	ip, #0
 800e922:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e926:	f8d9 1000 	ldr.w	r1, [r9]
 800e92a:	fa1f fb82 	uxth.w	fp, r2
 800e92e:	b289      	uxth	r1, r1
 800e930:	fb0a 110b 	mla	r1, sl, fp, r1
 800e934:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e938:	f8d9 2000 	ldr.w	r2, [r9]
 800e93c:	4461      	add	r1, ip
 800e93e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e942:	fb0a c20b 	mla	r2, sl, fp, ip
 800e946:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e94a:	b289      	uxth	r1, r1
 800e94c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e950:	4577      	cmp	r7, lr
 800e952:	f849 1b04 	str.w	r1, [r9], #4
 800e956:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e95a:	d8e2      	bhi.n	800e922 <__multiply+0xb2>
 800e95c:	9a01      	ldr	r2, [sp, #4]
 800e95e:	f845 c002 	str.w	ip, [r5, r2]
 800e962:	9a03      	ldr	r2, [sp, #12]
 800e964:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e968:	3304      	adds	r3, #4
 800e96a:	f1b9 0f00 	cmp.w	r9, #0
 800e96e:	d021      	beq.n	800e9b4 <__multiply+0x144>
 800e970:	6829      	ldr	r1, [r5, #0]
 800e972:	f104 0c14 	add.w	ip, r4, #20
 800e976:	46ae      	mov	lr, r5
 800e978:	f04f 0a00 	mov.w	sl, #0
 800e97c:	f8bc b000 	ldrh.w	fp, [ip]
 800e980:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e984:	fb09 220b 	mla	r2, r9, fp, r2
 800e988:	4452      	add	r2, sl
 800e98a:	b289      	uxth	r1, r1
 800e98c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e990:	f84e 1b04 	str.w	r1, [lr], #4
 800e994:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e998:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e99c:	f8be 1000 	ldrh.w	r1, [lr]
 800e9a0:	fb09 110a 	mla	r1, r9, sl, r1
 800e9a4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800e9a8:	4567      	cmp	r7, ip
 800e9aa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e9ae:	d8e5      	bhi.n	800e97c <__multiply+0x10c>
 800e9b0:	9a01      	ldr	r2, [sp, #4]
 800e9b2:	50a9      	str	r1, [r5, r2]
 800e9b4:	3504      	adds	r5, #4
 800e9b6:	e799      	b.n	800e8ec <__multiply+0x7c>
 800e9b8:	3e01      	subs	r6, #1
 800e9ba:	e79b      	b.n	800e8f4 <__multiply+0x84>
 800e9bc:	0800f740 	.word	0x0800f740
 800e9c0:	0800f751 	.word	0x0800f751

0800e9c4 <__pow5mult>:
 800e9c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9c8:	4615      	mov	r5, r2
 800e9ca:	f012 0203 	ands.w	r2, r2, #3
 800e9ce:	4606      	mov	r6, r0
 800e9d0:	460f      	mov	r7, r1
 800e9d2:	d007      	beq.n	800e9e4 <__pow5mult+0x20>
 800e9d4:	4c25      	ldr	r4, [pc, #148]	; (800ea6c <__pow5mult+0xa8>)
 800e9d6:	3a01      	subs	r2, #1
 800e9d8:	2300      	movs	r3, #0
 800e9da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e9de:	f7ff fe9d 	bl	800e71c <__multadd>
 800e9e2:	4607      	mov	r7, r0
 800e9e4:	10ad      	asrs	r5, r5, #2
 800e9e6:	d03d      	beq.n	800ea64 <__pow5mult+0xa0>
 800e9e8:	69f4      	ldr	r4, [r6, #28]
 800e9ea:	b97c      	cbnz	r4, 800ea0c <__pow5mult+0x48>
 800e9ec:	2010      	movs	r0, #16
 800e9ee:	f7ff fd7f 	bl	800e4f0 <malloc>
 800e9f2:	4602      	mov	r2, r0
 800e9f4:	61f0      	str	r0, [r6, #28]
 800e9f6:	b928      	cbnz	r0, 800ea04 <__pow5mult+0x40>
 800e9f8:	4b1d      	ldr	r3, [pc, #116]	; (800ea70 <__pow5mult+0xac>)
 800e9fa:	481e      	ldr	r0, [pc, #120]	; (800ea74 <__pow5mult+0xb0>)
 800e9fc:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ea00:	f000 fc3e 	bl	800f280 <__assert_func>
 800ea04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ea08:	6004      	str	r4, [r0, #0]
 800ea0a:	60c4      	str	r4, [r0, #12]
 800ea0c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ea10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ea14:	b94c      	cbnz	r4, 800ea2a <__pow5mult+0x66>
 800ea16:	f240 2171 	movw	r1, #625	; 0x271
 800ea1a:	4630      	mov	r0, r6
 800ea1c:	f7ff ff12 	bl	800e844 <__i2b>
 800ea20:	2300      	movs	r3, #0
 800ea22:	f8c8 0008 	str.w	r0, [r8, #8]
 800ea26:	4604      	mov	r4, r0
 800ea28:	6003      	str	r3, [r0, #0]
 800ea2a:	f04f 0900 	mov.w	r9, #0
 800ea2e:	07eb      	lsls	r3, r5, #31
 800ea30:	d50a      	bpl.n	800ea48 <__pow5mult+0x84>
 800ea32:	4639      	mov	r1, r7
 800ea34:	4622      	mov	r2, r4
 800ea36:	4630      	mov	r0, r6
 800ea38:	f7ff ff1a 	bl	800e870 <__multiply>
 800ea3c:	4639      	mov	r1, r7
 800ea3e:	4680      	mov	r8, r0
 800ea40:	4630      	mov	r0, r6
 800ea42:	f7ff fe49 	bl	800e6d8 <_Bfree>
 800ea46:	4647      	mov	r7, r8
 800ea48:	106d      	asrs	r5, r5, #1
 800ea4a:	d00b      	beq.n	800ea64 <__pow5mult+0xa0>
 800ea4c:	6820      	ldr	r0, [r4, #0]
 800ea4e:	b938      	cbnz	r0, 800ea60 <__pow5mult+0x9c>
 800ea50:	4622      	mov	r2, r4
 800ea52:	4621      	mov	r1, r4
 800ea54:	4630      	mov	r0, r6
 800ea56:	f7ff ff0b 	bl	800e870 <__multiply>
 800ea5a:	6020      	str	r0, [r4, #0]
 800ea5c:	f8c0 9000 	str.w	r9, [r0]
 800ea60:	4604      	mov	r4, r0
 800ea62:	e7e4      	b.n	800ea2e <__pow5mult+0x6a>
 800ea64:	4638      	mov	r0, r7
 800ea66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea6a:	bf00      	nop
 800ea6c:	0800f8a0 	.word	0x0800f8a0
 800ea70:	0800f6d1 	.word	0x0800f6d1
 800ea74:	0800f751 	.word	0x0800f751

0800ea78 <__lshift>:
 800ea78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea7c:	460c      	mov	r4, r1
 800ea7e:	6849      	ldr	r1, [r1, #4]
 800ea80:	6923      	ldr	r3, [r4, #16]
 800ea82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ea86:	68a3      	ldr	r3, [r4, #8]
 800ea88:	4607      	mov	r7, r0
 800ea8a:	4691      	mov	r9, r2
 800ea8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ea90:	f108 0601 	add.w	r6, r8, #1
 800ea94:	42b3      	cmp	r3, r6
 800ea96:	db0b      	blt.n	800eab0 <__lshift+0x38>
 800ea98:	4638      	mov	r0, r7
 800ea9a:	f7ff fddd 	bl	800e658 <_Balloc>
 800ea9e:	4605      	mov	r5, r0
 800eaa0:	b948      	cbnz	r0, 800eab6 <__lshift+0x3e>
 800eaa2:	4602      	mov	r2, r0
 800eaa4:	4b28      	ldr	r3, [pc, #160]	; (800eb48 <__lshift+0xd0>)
 800eaa6:	4829      	ldr	r0, [pc, #164]	; (800eb4c <__lshift+0xd4>)
 800eaa8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800eaac:	f000 fbe8 	bl	800f280 <__assert_func>
 800eab0:	3101      	adds	r1, #1
 800eab2:	005b      	lsls	r3, r3, #1
 800eab4:	e7ee      	b.n	800ea94 <__lshift+0x1c>
 800eab6:	2300      	movs	r3, #0
 800eab8:	f100 0114 	add.w	r1, r0, #20
 800eabc:	f100 0210 	add.w	r2, r0, #16
 800eac0:	4618      	mov	r0, r3
 800eac2:	4553      	cmp	r3, sl
 800eac4:	db33      	blt.n	800eb2e <__lshift+0xb6>
 800eac6:	6920      	ldr	r0, [r4, #16]
 800eac8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eacc:	f104 0314 	add.w	r3, r4, #20
 800ead0:	f019 091f 	ands.w	r9, r9, #31
 800ead4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ead8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800eadc:	d02b      	beq.n	800eb36 <__lshift+0xbe>
 800eade:	f1c9 0e20 	rsb	lr, r9, #32
 800eae2:	468a      	mov	sl, r1
 800eae4:	2200      	movs	r2, #0
 800eae6:	6818      	ldr	r0, [r3, #0]
 800eae8:	fa00 f009 	lsl.w	r0, r0, r9
 800eaec:	4310      	orrs	r0, r2
 800eaee:	f84a 0b04 	str.w	r0, [sl], #4
 800eaf2:	f853 2b04 	ldr.w	r2, [r3], #4
 800eaf6:	459c      	cmp	ip, r3
 800eaf8:	fa22 f20e 	lsr.w	r2, r2, lr
 800eafc:	d8f3      	bhi.n	800eae6 <__lshift+0x6e>
 800eafe:	ebac 0304 	sub.w	r3, ip, r4
 800eb02:	3b15      	subs	r3, #21
 800eb04:	f023 0303 	bic.w	r3, r3, #3
 800eb08:	3304      	adds	r3, #4
 800eb0a:	f104 0015 	add.w	r0, r4, #21
 800eb0e:	4584      	cmp	ip, r0
 800eb10:	bf38      	it	cc
 800eb12:	2304      	movcc	r3, #4
 800eb14:	50ca      	str	r2, [r1, r3]
 800eb16:	b10a      	cbz	r2, 800eb1c <__lshift+0xa4>
 800eb18:	f108 0602 	add.w	r6, r8, #2
 800eb1c:	3e01      	subs	r6, #1
 800eb1e:	4638      	mov	r0, r7
 800eb20:	612e      	str	r6, [r5, #16]
 800eb22:	4621      	mov	r1, r4
 800eb24:	f7ff fdd8 	bl	800e6d8 <_Bfree>
 800eb28:	4628      	mov	r0, r5
 800eb2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb2e:	f842 0f04 	str.w	r0, [r2, #4]!
 800eb32:	3301      	adds	r3, #1
 800eb34:	e7c5      	b.n	800eac2 <__lshift+0x4a>
 800eb36:	3904      	subs	r1, #4
 800eb38:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb3c:	f841 2f04 	str.w	r2, [r1, #4]!
 800eb40:	459c      	cmp	ip, r3
 800eb42:	d8f9      	bhi.n	800eb38 <__lshift+0xc0>
 800eb44:	e7ea      	b.n	800eb1c <__lshift+0xa4>
 800eb46:	bf00      	nop
 800eb48:	0800f740 	.word	0x0800f740
 800eb4c:	0800f751 	.word	0x0800f751

0800eb50 <__mcmp>:
 800eb50:	b530      	push	{r4, r5, lr}
 800eb52:	6902      	ldr	r2, [r0, #16]
 800eb54:	690c      	ldr	r4, [r1, #16]
 800eb56:	1b12      	subs	r2, r2, r4
 800eb58:	d10e      	bne.n	800eb78 <__mcmp+0x28>
 800eb5a:	f100 0314 	add.w	r3, r0, #20
 800eb5e:	3114      	adds	r1, #20
 800eb60:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800eb64:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800eb68:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800eb6c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800eb70:	42a5      	cmp	r5, r4
 800eb72:	d003      	beq.n	800eb7c <__mcmp+0x2c>
 800eb74:	d305      	bcc.n	800eb82 <__mcmp+0x32>
 800eb76:	2201      	movs	r2, #1
 800eb78:	4610      	mov	r0, r2
 800eb7a:	bd30      	pop	{r4, r5, pc}
 800eb7c:	4283      	cmp	r3, r0
 800eb7e:	d3f3      	bcc.n	800eb68 <__mcmp+0x18>
 800eb80:	e7fa      	b.n	800eb78 <__mcmp+0x28>
 800eb82:	f04f 32ff 	mov.w	r2, #4294967295
 800eb86:	e7f7      	b.n	800eb78 <__mcmp+0x28>

0800eb88 <__mdiff>:
 800eb88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb8c:	460c      	mov	r4, r1
 800eb8e:	4606      	mov	r6, r0
 800eb90:	4611      	mov	r1, r2
 800eb92:	4620      	mov	r0, r4
 800eb94:	4690      	mov	r8, r2
 800eb96:	f7ff ffdb 	bl	800eb50 <__mcmp>
 800eb9a:	1e05      	subs	r5, r0, #0
 800eb9c:	d110      	bne.n	800ebc0 <__mdiff+0x38>
 800eb9e:	4629      	mov	r1, r5
 800eba0:	4630      	mov	r0, r6
 800eba2:	f7ff fd59 	bl	800e658 <_Balloc>
 800eba6:	b930      	cbnz	r0, 800ebb6 <__mdiff+0x2e>
 800eba8:	4b3a      	ldr	r3, [pc, #232]	; (800ec94 <__mdiff+0x10c>)
 800ebaa:	4602      	mov	r2, r0
 800ebac:	f240 2137 	movw	r1, #567	; 0x237
 800ebb0:	4839      	ldr	r0, [pc, #228]	; (800ec98 <__mdiff+0x110>)
 800ebb2:	f000 fb65 	bl	800f280 <__assert_func>
 800ebb6:	2301      	movs	r3, #1
 800ebb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ebbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebc0:	bfa4      	itt	ge
 800ebc2:	4643      	movge	r3, r8
 800ebc4:	46a0      	movge	r8, r4
 800ebc6:	4630      	mov	r0, r6
 800ebc8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ebcc:	bfa6      	itte	ge
 800ebce:	461c      	movge	r4, r3
 800ebd0:	2500      	movge	r5, #0
 800ebd2:	2501      	movlt	r5, #1
 800ebd4:	f7ff fd40 	bl	800e658 <_Balloc>
 800ebd8:	b920      	cbnz	r0, 800ebe4 <__mdiff+0x5c>
 800ebda:	4b2e      	ldr	r3, [pc, #184]	; (800ec94 <__mdiff+0x10c>)
 800ebdc:	4602      	mov	r2, r0
 800ebde:	f240 2145 	movw	r1, #581	; 0x245
 800ebe2:	e7e5      	b.n	800ebb0 <__mdiff+0x28>
 800ebe4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ebe8:	6926      	ldr	r6, [r4, #16]
 800ebea:	60c5      	str	r5, [r0, #12]
 800ebec:	f104 0914 	add.w	r9, r4, #20
 800ebf0:	f108 0514 	add.w	r5, r8, #20
 800ebf4:	f100 0e14 	add.w	lr, r0, #20
 800ebf8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ebfc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ec00:	f108 0210 	add.w	r2, r8, #16
 800ec04:	46f2      	mov	sl, lr
 800ec06:	2100      	movs	r1, #0
 800ec08:	f859 3b04 	ldr.w	r3, [r9], #4
 800ec0c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ec10:	fa11 f88b 	uxtah	r8, r1, fp
 800ec14:	b299      	uxth	r1, r3
 800ec16:	0c1b      	lsrs	r3, r3, #16
 800ec18:	eba8 0801 	sub.w	r8, r8, r1
 800ec1c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ec20:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ec24:	fa1f f888 	uxth.w	r8, r8
 800ec28:	1419      	asrs	r1, r3, #16
 800ec2a:	454e      	cmp	r6, r9
 800ec2c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ec30:	f84a 3b04 	str.w	r3, [sl], #4
 800ec34:	d8e8      	bhi.n	800ec08 <__mdiff+0x80>
 800ec36:	1b33      	subs	r3, r6, r4
 800ec38:	3b15      	subs	r3, #21
 800ec3a:	f023 0303 	bic.w	r3, r3, #3
 800ec3e:	3304      	adds	r3, #4
 800ec40:	3415      	adds	r4, #21
 800ec42:	42a6      	cmp	r6, r4
 800ec44:	bf38      	it	cc
 800ec46:	2304      	movcc	r3, #4
 800ec48:	441d      	add	r5, r3
 800ec4a:	4473      	add	r3, lr
 800ec4c:	469e      	mov	lr, r3
 800ec4e:	462e      	mov	r6, r5
 800ec50:	4566      	cmp	r6, ip
 800ec52:	d30e      	bcc.n	800ec72 <__mdiff+0xea>
 800ec54:	f10c 0203 	add.w	r2, ip, #3
 800ec58:	1b52      	subs	r2, r2, r5
 800ec5a:	f022 0203 	bic.w	r2, r2, #3
 800ec5e:	3d03      	subs	r5, #3
 800ec60:	45ac      	cmp	ip, r5
 800ec62:	bf38      	it	cc
 800ec64:	2200      	movcc	r2, #0
 800ec66:	4413      	add	r3, r2
 800ec68:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ec6c:	b17a      	cbz	r2, 800ec8e <__mdiff+0x106>
 800ec6e:	6107      	str	r7, [r0, #16]
 800ec70:	e7a4      	b.n	800ebbc <__mdiff+0x34>
 800ec72:	f856 8b04 	ldr.w	r8, [r6], #4
 800ec76:	fa11 f288 	uxtah	r2, r1, r8
 800ec7a:	1414      	asrs	r4, r2, #16
 800ec7c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ec80:	b292      	uxth	r2, r2
 800ec82:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ec86:	f84e 2b04 	str.w	r2, [lr], #4
 800ec8a:	1421      	asrs	r1, r4, #16
 800ec8c:	e7e0      	b.n	800ec50 <__mdiff+0xc8>
 800ec8e:	3f01      	subs	r7, #1
 800ec90:	e7ea      	b.n	800ec68 <__mdiff+0xe0>
 800ec92:	bf00      	nop
 800ec94:	0800f740 	.word	0x0800f740
 800ec98:	0800f751 	.word	0x0800f751

0800ec9c <__d2b>:
 800ec9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eca0:	460f      	mov	r7, r1
 800eca2:	2101      	movs	r1, #1
 800eca4:	ec59 8b10 	vmov	r8, r9, d0
 800eca8:	4616      	mov	r6, r2
 800ecaa:	f7ff fcd5 	bl	800e658 <_Balloc>
 800ecae:	4604      	mov	r4, r0
 800ecb0:	b930      	cbnz	r0, 800ecc0 <__d2b+0x24>
 800ecb2:	4602      	mov	r2, r0
 800ecb4:	4b24      	ldr	r3, [pc, #144]	; (800ed48 <__d2b+0xac>)
 800ecb6:	4825      	ldr	r0, [pc, #148]	; (800ed4c <__d2b+0xb0>)
 800ecb8:	f240 310f 	movw	r1, #783	; 0x30f
 800ecbc:	f000 fae0 	bl	800f280 <__assert_func>
 800ecc0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ecc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ecc8:	bb2d      	cbnz	r5, 800ed16 <__d2b+0x7a>
 800ecca:	9301      	str	r3, [sp, #4]
 800eccc:	f1b8 0300 	subs.w	r3, r8, #0
 800ecd0:	d026      	beq.n	800ed20 <__d2b+0x84>
 800ecd2:	4668      	mov	r0, sp
 800ecd4:	9300      	str	r3, [sp, #0]
 800ecd6:	f7ff fd87 	bl	800e7e8 <__lo0bits>
 800ecda:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ecde:	b1e8      	cbz	r0, 800ed1c <__d2b+0x80>
 800ece0:	f1c0 0320 	rsb	r3, r0, #32
 800ece4:	fa02 f303 	lsl.w	r3, r2, r3
 800ece8:	430b      	orrs	r3, r1
 800ecea:	40c2      	lsrs	r2, r0
 800ecec:	6163      	str	r3, [r4, #20]
 800ecee:	9201      	str	r2, [sp, #4]
 800ecf0:	9b01      	ldr	r3, [sp, #4]
 800ecf2:	61a3      	str	r3, [r4, #24]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	bf14      	ite	ne
 800ecf8:	2202      	movne	r2, #2
 800ecfa:	2201      	moveq	r2, #1
 800ecfc:	6122      	str	r2, [r4, #16]
 800ecfe:	b1bd      	cbz	r5, 800ed30 <__d2b+0x94>
 800ed00:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ed04:	4405      	add	r5, r0
 800ed06:	603d      	str	r5, [r7, #0]
 800ed08:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ed0c:	6030      	str	r0, [r6, #0]
 800ed0e:	4620      	mov	r0, r4
 800ed10:	b003      	add	sp, #12
 800ed12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ed1a:	e7d6      	b.n	800ecca <__d2b+0x2e>
 800ed1c:	6161      	str	r1, [r4, #20]
 800ed1e:	e7e7      	b.n	800ecf0 <__d2b+0x54>
 800ed20:	a801      	add	r0, sp, #4
 800ed22:	f7ff fd61 	bl	800e7e8 <__lo0bits>
 800ed26:	9b01      	ldr	r3, [sp, #4]
 800ed28:	6163      	str	r3, [r4, #20]
 800ed2a:	3020      	adds	r0, #32
 800ed2c:	2201      	movs	r2, #1
 800ed2e:	e7e5      	b.n	800ecfc <__d2b+0x60>
 800ed30:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ed34:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ed38:	6038      	str	r0, [r7, #0]
 800ed3a:	6918      	ldr	r0, [r3, #16]
 800ed3c:	f7ff fd34 	bl	800e7a8 <__hi0bits>
 800ed40:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ed44:	e7e2      	b.n	800ed0c <__d2b+0x70>
 800ed46:	bf00      	nop
 800ed48:	0800f740 	.word	0x0800f740
 800ed4c:	0800f751 	.word	0x0800f751

0800ed50 <__sfputc_r>:
 800ed50:	6893      	ldr	r3, [r2, #8]
 800ed52:	3b01      	subs	r3, #1
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	b410      	push	{r4}
 800ed58:	6093      	str	r3, [r2, #8]
 800ed5a:	da08      	bge.n	800ed6e <__sfputc_r+0x1e>
 800ed5c:	6994      	ldr	r4, [r2, #24]
 800ed5e:	42a3      	cmp	r3, r4
 800ed60:	db01      	blt.n	800ed66 <__sfputc_r+0x16>
 800ed62:	290a      	cmp	r1, #10
 800ed64:	d103      	bne.n	800ed6e <__sfputc_r+0x1e>
 800ed66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed6a:	f000 b9e3 	b.w	800f134 <__swbuf_r>
 800ed6e:	6813      	ldr	r3, [r2, #0]
 800ed70:	1c58      	adds	r0, r3, #1
 800ed72:	6010      	str	r0, [r2, #0]
 800ed74:	7019      	strb	r1, [r3, #0]
 800ed76:	4608      	mov	r0, r1
 800ed78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed7c:	4770      	bx	lr

0800ed7e <__sfputs_r>:
 800ed7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed80:	4606      	mov	r6, r0
 800ed82:	460f      	mov	r7, r1
 800ed84:	4614      	mov	r4, r2
 800ed86:	18d5      	adds	r5, r2, r3
 800ed88:	42ac      	cmp	r4, r5
 800ed8a:	d101      	bne.n	800ed90 <__sfputs_r+0x12>
 800ed8c:	2000      	movs	r0, #0
 800ed8e:	e007      	b.n	800eda0 <__sfputs_r+0x22>
 800ed90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed94:	463a      	mov	r2, r7
 800ed96:	4630      	mov	r0, r6
 800ed98:	f7ff ffda 	bl	800ed50 <__sfputc_r>
 800ed9c:	1c43      	adds	r3, r0, #1
 800ed9e:	d1f3      	bne.n	800ed88 <__sfputs_r+0xa>
 800eda0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800eda4 <_vfiprintf_r>:
 800eda4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eda8:	460d      	mov	r5, r1
 800edaa:	b09d      	sub	sp, #116	; 0x74
 800edac:	4614      	mov	r4, r2
 800edae:	4698      	mov	r8, r3
 800edb0:	4606      	mov	r6, r0
 800edb2:	b118      	cbz	r0, 800edbc <_vfiprintf_r+0x18>
 800edb4:	6a03      	ldr	r3, [r0, #32]
 800edb6:	b90b      	cbnz	r3, 800edbc <_vfiprintf_r+0x18>
 800edb8:	f7fe fc40 	bl	800d63c <__sinit>
 800edbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800edbe:	07d9      	lsls	r1, r3, #31
 800edc0:	d405      	bmi.n	800edce <_vfiprintf_r+0x2a>
 800edc2:	89ab      	ldrh	r3, [r5, #12]
 800edc4:	059a      	lsls	r2, r3, #22
 800edc6:	d402      	bmi.n	800edce <_vfiprintf_r+0x2a>
 800edc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edca:	f7fe fd40 	bl	800d84e <__retarget_lock_acquire_recursive>
 800edce:	89ab      	ldrh	r3, [r5, #12]
 800edd0:	071b      	lsls	r3, r3, #28
 800edd2:	d501      	bpl.n	800edd8 <_vfiprintf_r+0x34>
 800edd4:	692b      	ldr	r3, [r5, #16]
 800edd6:	b99b      	cbnz	r3, 800ee00 <_vfiprintf_r+0x5c>
 800edd8:	4629      	mov	r1, r5
 800edda:	4630      	mov	r0, r6
 800eddc:	f000 f9e8 	bl	800f1b0 <__swsetup_r>
 800ede0:	b170      	cbz	r0, 800ee00 <_vfiprintf_r+0x5c>
 800ede2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ede4:	07dc      	lsls	r4, r3, #31
 800ede6:	d504      	bpl.n	800edf2 <_vfiprintf_r+0x4e>
 800ede8:	f04f 30ff 	mov.w	r0, #4294967295
 800edec:	b01d      	add	sp, #116	; 0x74
 800edee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edf2:	89ab      	ldrh	r3, [r5, #12]
 800edf4:	0598      	lsls	r0, r3, #22
 800edf6:	d4f7      	bmi.n	800ede8 <_vfiprintf_r+0x44>
 800edf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edfa:	f7fe fd29 	bl	800d850 <__retarget_lock_release_recursive>
 800edfe:	e7f3      	b.n	800ede8 <_vfiprintf_r+0x44>
 800ee00:	2300      	movs	r3, #0
 800ee02:	9309      	str	r3, [sp, #36]	; 0x24
 800ee04:	2320      	movs	r3, #32
 800ee06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ee0a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee0e:	2330      	movs	r3, #48	; 0x30
 800ee10:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800efc4 <_vfiprintf_r+0x220>
 800ee14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ee18:	f04f 0901 	mov.w	r9, #1
 800ee1c:	4623      	mov	r3, r4
 800ee1e:	469a      	mov	sl, r3
 800ee20:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee24:	b10a      	cbz	r2, 800ee2a <_vfiprintf_r+0x86>
 800ee26:	2a25      	cmp	r2, #37	; 0x25
 800ee28:	d1f9      	bne.n	800ee1e <_vfiprintf_r+0x7a>
 800ee2a:	ebba 0b04 	subs.w	fp, sl, r4
 800ee2e:	d00b      	beq.n	800ee48 <_vfiprintf_r+0xa4>
 800ee30:	465b      	mov	r3, fp
 800ee32:	4622      	mov	r2, r4
 800ee34:	4629      	mov	r1, r5
 800ee36:	4630      	mov	r0, r6
 800ee38:	f7ff ffa1 	bl	800ed7e <__sfputs_r>
 800ee3c:	3001      	adds	r0, #1
 800ee3e:	f000 80a9 	beq.w	800ef94 <_vfiprintf_r+0x1f0>
 800ee42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee44:	445a      	add	r2, fp
 800ee46:	9209      	str	r2, [sp, #36]	; 0x24
 800ee48:	f89a 3000 	ldrb.w	r3, [sl]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	f000 80a1 	beq.w	800ef94 <_vfiprintf_r+0x1f0>
 800ee52:	2300      	movs	r3, #0
 800ee54:	f04f 32ff 	mov.w	r2, #4294967295
 800ee58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee5c:	f10a 0a01 	add.w	sl, sl, #1
 800ee60:	9304      	str	r3, [sp, #16]
 800ee62:	9307      	str	r3, [sp, #28]
 800ee64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ee68:	931a      	str	r3, [sp, #104]	; 0x68
 800ee6a:	4654      	mov	r4, sl
 800ee6c:	2205      	movs	r2, #5
 800ee6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee72:	4854      	ldr	r0, [pc, #336]	; (800efc4 <_vfiprintf_r+0x220>)
 800ee74:	f7f1 fa34 	bl	80002e0 <memchr>
 800ee78:	9a04      	ldr	r2, [sp, #16]
 800ee7a:	b9d8      	cbnz	r0, 800eeb4 <_vfiprintf_r+0x110>
 800ee7c:	06d1      	lsls	r1, r2, #27
 800ee7e:	bf44      	itt	mi
 800ee80:	2320      	movmi	r3, #32
 800ee82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee86:	0713      	lsls	r3, r2, #28
 800ee88:	bf44      	itt	mi
 800ee8a:	232b      	movmi	r3, #43	; 0x2b
 800ee8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee90:	f89a 3000 	ldrb.w	r3, [sl]
 800ee94:	2b2a      	cmp	r3, #42	; 0x2a
 800ee96:	d015      	beq.n	800eec4 <_vfiprintf_r+0x120>
 800ee98:	9a07      	ldr	r2, [sp, #28]
 800ee9a:	4654      	mov	r4, sl
 800ee9c:	2000      	movs	r0, #0
 800ee9e:	f04f 0c0a 	mov.w	ip, #10
 800eea2:	4621      	mov	r1, r4
 800eea4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eea8:	3b30      	subs	r3, #48	; 0x30
 800eeaa:	2b09      	cmp	r3, #9
 800eeac:	d94d      	bls.n	800ef4a <_vfiprintf_r+0x1a6>
 800eeae:	b1b0      	cbz	r0, 800eede <_vfiprintf_r+0x13a>
 800eeb0:	9207      	str	r2, [sp, #28]
 800eeb2:	e014      	b.n	800eede <_vfiprintf_r+0x13a>
 800eeb4:	eba0 0308 	sub.w	r3, r0, r8
 800eeb8:	fa09 f303 	lsl.w	r3, r9, r3
 800eebc:	4313      	orrs	r3, r2
 800eebe:	9304      	str	r3, [sp, #16]
 800eec0:	46a2      	mov	sl, r4
 800eec2:	e7d2      	b.n	800ee6a <_vfiprintf_r+0xc6>
 800eec4:	9b03      	ldr	r3, [sp, #12]
 800eec6:	1d19      	adds	r1, r3, #4
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	9103      	str	r1, [sp, #12]
 800eecc:	2b00      	cmp	r3, #0
 800eece:	bfbb      	ittet	lt
 800eed0:	425b      	neglt	r3, r3
 800eed2:	f042 0202 	orrlt.w	r2, r2, #2
 800eed6:	9307      	strge	r3, [sp, #28]
 800eed8:	9307      	strlt	r3, [sp, #28]
 800eeda:	bfb8      	it	lt
 800eedc:	9204      	strlt	r2, [sp, #16]
 800eede:	7823      	ldrb	r3, [r4, #0]
 800eee0:	2b2e      	cmp	r3, #46	; 0x2e
 800eee2:	d10c      	bne.n	800eefe <_vfiprintf_r+0x15a>
 800eee4:	7863      	ldrb	r3, [r4, #1]
 800eee6:	2b2a      	cmp	r3, #42	; 0x2a
 800eee8:	d134      	bne.n	800ef54 <_vfiprintf_r+0x1b0>
 800eeea:	9b03      	ldr	r3, [sp, #12]
 800eeec:	1d1a      	adds	r2, r3, #4
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	9203      	str	r2, [sp, #12]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	bfb8      	it	lt
 800eef6:	f04f 33ff 	movlt.w	r3, #4294967295
 800eefa:	3402      	adds	r4, #2
 800eefc:	9305      	str	r3, [sp, #20]
 800eefe:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800efd4 <_vfiprintf_r+0x230>
 800ef02:	7821      	ldrb	r1, [r4, #0]
 800ef04:	2203      	movs	r2, #3
 800ef06:	4650      	mov	r0, sl
 800ef08:	f7f1 f9ea 	bl	80002e0 <memchr>
 800ef0c:	b138      	cbz	r0, 800ef1e <_vfiprintf_r+0x17a>
 800ef0e:	9b04      	ldr	r3, [sp, #16]
 800ef10:	eba0 000a 	sub.w	r0, r0, sl
 800ef14:	2240      	movs	r2, #64	; 0x40
 800ef16:	4082      	lsls	r2, r0
 800ef18:	4313      	orrs	r3, r2
 800ef1a:	3401      	adds	r4, #1
 800ef1c:	9304      	str	r3, [sp, #16]
 800ef1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef22:	4829      	ldr	r0, [pc, #164]	; (800efc8 <_vfiprintf_r+0x224>)
 800ef24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ef28:	2206      	movs	r2, #6
 800ef2a:	f7f1 f9d9 	bl	80002e0 <memchr>
 800ef2e:	2800      	cmp	r0, #0
 800ef30:	d03f      	beq.n	800efb2 <_vfiprintf_r+0x20e>
 800ef32:	4b26      	ldr	r3, [pc, #152]	; (800efcc <_vfiprintf_r+0x228>)
 800ef34:	bb1b      	cbnz	r3, 800ef7e <_vfiprintf_r+0x1da>
 800ef36:	9b03      	ldr	r3, [sp, #12]
 800ef38:	3307      	adds	r3, #7
 800ef3a:	f023 0307 	bic.w	r3, r3, #7
 800ef3e:	3308      	adds	r3, #8
 800ef40:	9303      	str	r3, [sp, #12]
 800ef42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef44:	443b      	add	r3, r7
 800ef46:	9309      	str	r3, [sp, #36]	; 0x24
 800ef48:	e768      	b.n	800ee1c <_vfiprintf_r+0x78>
 800ef4a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef4e:	460c      	mov	r4, r1
 800ef50:	2001      	movs	r0, #1
 800ef52:	e7a6      	b.n	800eea2 <_vfiprintf_r+0xfe>
 800ef54:	2300      	movs	r3, #0
 800ef56:	3401      	adds	r4, #1
 800ef58:	9305      	str	r3, [sp, #20]
 800ef5a:	4619      	mov	r1, r3
 800ef5c:	f04f 0c0a 	mov.w	ip, #10
 800ef60:	4620      	mov	r0, r4
 800ef62:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef66:	3a30      	subs	r2, #48	; 0x30
 800ef68:	2a09      	cmp	r2, #9
 800ef6a:	d903      	bls.n	800ef74 <_vfiprintf_r+0x1d0>
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d0c6      	beq.n	800eefe <_vfiprintf_r+0x15a>
 800ef70:	9105      	str	r1, [sp, #20]
 800ef72:	e7c4      	b.n	800eefe <_vfiprintf_r+0x15a>
 800ef74:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef78:	4604      	mov	r4, r0
 800ef7a:	2301      	movs	r3, #1
 800ef7c:	e7f0      	b.n	800ef60 <_vfiprintf_r+0x1bc>
 800ef7e:	ab03      	add	r3, sp, #12
 800ef80:	9300      	str	r3, [sp, #0]
 800ef82:	462a      	mov	r2, r5
 800ef84:	4b12      	ldr	r3, [pc, #72]	; (800efd0 <_vfiprintf_r+0x22c>)
 800ef86:	a904      	add	r1, sp, #16
 800ef88:	4630      	mov	r0, r6
 800ef8a:	f7fd ff21 	bl	800cdd0 <_printf_float>
 800ef8e:	4607      	mov	r7, r0
 800ef90:	1c78      	adds	r0, r7, #1
 800ef92:	d1d6      	bne.n	800ef42 <_vfiprintf_r+0x19e>
 800ef94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ef96:	07d9      	lsls	r1, r3, #31
 800ef98:	d405      	bmi.n	800efa6 <_vfiprintf_r+0x202>
 800ef9a:	89ab      	ldrh	r3, [r5, #12]
 800ef9c:	059a      	lsls	r2, r3, #22
 800ef9e:	d402      	bmi.n	800efa6 <_vfiprintf_r+0x202>
 800efa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800efa2:	f7fe fc55 	bl	800d850 <__retarget_lock_release_recursive>
 800efa6:	89ab      	ldrh	r3, [r5, #12]
 800efa8:	065b      	lsls	r3, r3, #25
 800efaa:	f53f af1d 	bmi.w	800ede8 <_vfiprintf_r+0x44>
 800efae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800efb0:	e71c      	b.n	800edec <_vfiprintf_r+0x48>
 800efb2:	ab03      	add	r3, sp, #12
 800efb4:	9300      	str	r3, [sp, #0]
 800efb6:	462a      	mov	r2, r5
 800efb8:	4b05      	ldr	r3, [pc, #20]	; (800efd0 <_vfiprintf_r+0x22c>)
 800efba:	a904      	add	r1, sp, #16
 800efbc:	4630      	mov	r0, r6
 800efbe:	f7fe f98f 	bl	800d2e0 <_printf_i>
 800efc2:	e7e4      	b.n	800ef8e <_vfiprintf_r+0x1ea>
 800efc4:	0800f8ac 	.word	0x0800f8ac
 800efc8:	0800f8b6 	.word	0x0800f8b6
 800efcc:	0800cdd1 	.word	0x0800cdd1
 800efd0:	0800ed7f 	.word	0x0800ed7f
 800efd4:	0800f8b2 	.word	0x0800f8b2

0800efd8 <__sflush_r>:
 800efd8:	898a      	ldrh	r2, [r1, #12]
 800efda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efde:	4605      	mov	r5, r0
 800efe0:	0710      	lsls	r0, r2, #28
 800efe2:	460c      	mov	r4, r1
 800efe4:	d458      	bmi.n	800f098 <__sflush_r+0xc0>
 800efe6:	684b      	ldr	r3, [r1, #4]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	dc05      	bgt.n	800eff8 <__sflush_r+0x20>
 800efec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800efee:	2b00      	cmp	r3, #0
 800eff0:	dc02      	bgt.n	800eff8 <__sflush_r+0x20>
 800eff2:	2000      	movs	r0, #0
 800eff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eff8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800effa:	2e00      	cmp	r6, #0
 800effc:	d0f9      	beq.n	800eff2 <__sflush_r+0x1a>
 800effe:	2300      	movs	r3, #0
 800f000:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f004:	682f      	ldr	r7, [r5, #0]
 800f006:	6a21      	ldr	r1, [r4, #32]
 800f008:	602b      	str	r3, [r5, #0]
 800f00a:	d032      	beq.n	800f072 <__sflush_r+0x9a>
 800f00c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f00e:	89a3      	ldrh	r3, [r4, #12]
 800f010:	075a      	lsls	r2, r3, #29
 800f012:	d505      	bpl.n	800f020 <__sflush_r+0x48>
 800f014:	6863      	ldr	r3, [r4, #4]
 800f016:	1ac0      	subs	r0, r0, r3
 800f018:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f01a:	b10b      	cbz	r3, 800f020 <__sflush_r+0x48>
 800f01c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f01e:	1ac0      	subs	r0, r0, r3
 800f020:	2300      	movs	r3, #0
 800f022:	4602      	mov	r2, r0
 800f024:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f026:	6a21      	ldr	r1, [r4, #32]
 800f028:	4628      	mov	r0, r5
 800f02a:	47b0      	blx	r6
 800f02c:	1c43      	adds	r3, r0, #1
 800f02e:	89a3      	ldrh	r3, [r4, #12]
 800f030:	d106      	bne.n	800f040 <__sflush_r+0x68>
 800f032:	6829      	ldr	r1, [r5, #0]
 800f034:	291d      	cmp	r1, #29
 800f036:	d82b      	bhi.n	800f090 <__sflush_r+0xb8>
 800f038:	4a29      	ldr	r2, [pc, #164]	; (800f0e0 <__sflush_r+0x108>)
 800f03a:	410a      	asrs	r2, r1
 800f03c:	07d6      	lsls	r6, r2, #31
 800f03e:	d427      	bmi.n	800f090 <__sflush_r+0xb8>
 800f040:	2200      	movs	r2, #0
 800f042:	6062      	str	r2, [r4, #4]
 800f044:	04d9      	lsls	r1, r3, #19
 800f046:	6922      	ldr	r2, [r4, #16]
 800f048:	6022      	str	r2, [r4, #0]
 800f04a:	d504      	bpl.n	800f056 <__sflush_r+0x7e>
 800f04c:	1c42      	adds	r2, r0, #1
 800f04e:	d101      	bne.n	800f054 <__sflush_r+0x7c>
 800f050:	682b      	ldr	r3, [r5, #0]
 800f052:	b903      	cbnz	r3, 800f056 <__sflush_r+0x7e>
 800f054:	6560      	str	r0, [r4, #84]	; 0x54
 800f056:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f058:	602f      	str	r7, [r5, #0]
 800f05a:	2900      	cmp	r1, #0
 800f05c:	d0c9      	beq.n	800eff2 <__sflush_r+0x1a>
 800f05e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f062:	4299      	cmp	r1, r3
 800f064:	d002      	beq.n	800f06c <__sflush_r+0x94>
 800f066:	4628      	mov	r0, r5
 800f068:	f7ff f9f6 	bl	800e458 <_free_r>
 800f06c:	2000      	movs	r0, #0
 800f06e:	6360      	str	r0, [r4, #52]	; 0x34
 800f070:	e7c0      	b.n	800eff4 <__sflush_r+0x1c>
 800f072:	2301      	movs	r3, #1
 800f074:	4628      	mov	r0, r5
 800f076:	47b0      	blx	r6
 800f078:	1c41      	adds	r1, r0, #1
 800f07a:	d1c8      	bne.n	800f00e <__sflush_r+0x36>
 800f07c:	682b      	ldr	r3, [r5, #0]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d0c5      	beq.n	800f00e <__sflush_r+0x36>
 800f082:	2b1d      	cmp	r3, #29
 800f084:	d001      	beq.n	800f08a <__sflush_r+0xb2>
 800f086:	2b16      	cmp	r3, #22
 800f088:	d101      	bne.n	800f08e <__sflush_r+0xb6>
 800f08a:	602f      	str	r7, [r5, #0]
 800f08c:	e7b1      	b.n	800eff2 <__sflush_r+0x1a>
 800f08e:	89a3      	ldrh	r3, [r4, #12]
 800f090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f094:	81a3      	strh	r3, [r4, #12]
 800f096:	e7ad      	b.n	800eff4 <__sflush_r+0x1c>
 800f098:	690f      	ldr	r7, [r1, #16]
 800f09a:	2f00      	cmp	r7, #0
 800f09c:	d0a9      	beq.n	800eff2 <__sflush_r+0x1a>
 800f09e:	0793      	lsls	r3, r2, #30
 800f0a0:	680e      	ldr	r6, [r1, #0]
 800f0a2:	bf08      	it	eq
 800f0a4:	694b      	ldreq	r3, [r1, #20]
 800f0a6:	600f      	str	r7, [r1, #0]
 800f0a8:	bf18      	it	ne
 800f0aa:	2300      	movne	r3, #0
 800f0ac:	eba6 0807 	sub.w	r8, r6, r7
 800f0b0:	608b      	str	r3, [r1, #8]
 800f0b2:	f1b8 0f00 	cmp.w	r8, #0
 800f0b6:	dd9c      	ble.n	800eff2 <__sflush_r+0x1a>
 800f0b8:	6a21      	ldr	r1, [r4, #32]
 800f0ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f0bc:	4643      	mov	r3, r8
 800f0be:	463a      	mov	r2, r7
 800f0c0:	4628      	mov	r0, r5
 800f0c2:	47b0      	blx	r6
 800f0c4:	2800      	cmp	r0, #0
 800f0c6:	dc06      	bgt.n	800f0d6 <__sflush_r+0xfe>
 800f0c8:	89a3      	ldrh	r3, [r4, #12]
 800f0ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0ce:	81a3      	strh	r3, [r4, #12]
 800f0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800f0d4:	e78e      	b.n	800eff4 <__sflush_r+0x1c>
 800f0d6:	4407      	add	r7, r0
 800f0d8:	eba8 0800 	sub.w	r8, r8, r0
 800f0dc:	e7e9      	b.n	800f0b2 <__sflush_r+0xda>
 800f0de:	bf00      	nop
 800f0e0:	dfbffffe 	.word	0xdfbffffe

0800f0e4 <_fflush_r>:
 800f0e4:	b538      	push	{r3, r4, r5, lr}
 800f0e6:	690b      	ldr	r3, [r1, #16]
 800f0e8:	4605      	mov	r5, r0
 800f0ea:	460c      	mov	r4, r1
 800f0ec:	b913      	cbnz	r3, 800f0f4 <_fflush_r+0x10>
 800f0ee:	2500      	movs	r5, #0
 800f0f0:	4628      	mov	r0, r5
 800f0f2:	bd38      	pop	{r3, r4, r5, pc}
 800f0f4:	b118      	cbz	r0, 800f0fe <_fflush_r+0x1a>
 800f0f6:	6a03      	ldr	r3, [r0, #32]
 800f0f8:	b90b      	cbnz	r3, 800f0fe <_fflush_r+0x1a>
 800f0fa:	f7fe fa9f 	bl	800d63c <__sinit>
 800f0fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d0f3      	beq.n	800f0ee <_fflush_r+0xa>
 800f106:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f108:	07d0      	lsls	r0, r2, #31
 800f10a:	d404      	bmi.n	800f116 <_fflush_r+0x32>
 800f10c:	0599      	lsls	r1, r3, #22
 800f10e:	d402      	bmi.n	800f116 <_fflush_r+0x32>
 800f110:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f112:	f7fe fb9c 	bl	800d84e <__retarget_lock_acquire_recursive>
 800f116:	4628      	mov	r0, r5
 800f118:	4621      	mov	r1, r4
 800f11a:	f7ff ff5d 	bl	800efd8 <__sflush_r>
 800f11e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f120:	07da      	lsls	r2, r3, #31
 800f122:	4605      	mov	r5, r0
 800f124:	d4e4      	bmi.n	800f0f0 <_fflush_r+0xc>
 800f126:	89a3      	ldrh	r3, [r4, #12]
 800f128:	059b      	lsls	r3, r3, #22
 800f12a:	d4e1      	bmi.n	800f0f0 <_fflush_r+0xc>
 800f12c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f12e:	f7fe fb8f 	bl	800d850 <__retarget_lock_release_recursive>
 800f132:	e7dd      	b.n	800f0f0 <_fflush_r+0xc>

0800f134 <__swbuf_r>:
 800f134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f136:	460e      	mov	r6, r1
 800f138:	4614      	mov	r4, r2
 800f13a:	4605      	mov	r5, r0
 800f13c:	b118      	cbz	r0, 800f146 <__swbuf_r+0x12>
 800f13e:	6a03      	ldr	r3, [r0, #32]
 800f140:	b90b      	cbnz	r3, 800f146 <__swbuf_r+0x12>
 800f142:	f7fe fa7b 	bl	800d63c <__sinit>
 800f146:	69a3      	ldr	r3, [r4, #24]
 800f148:	60a3      	str	r3, [r4, #8]
 800f14a:	89a3      	ldrh	r3, [r4, #12]
 800f14c:	071a      	lsls	r2, r3, #28
 800f14e:	d525      	bpl.n	800f19c <__swbuf_r+0x68>
 800f150:	6923      	ldr	r3, [r4, #16]
 800f152:	b31b      	cbz	r3, 800f19c <__swbuf_r+0x68>
 800f154:	6823      	ldr	r3, [r4, #0]
 800f156:	6922      	ldr	r2, [r4, #16]
 800f158:	1a98      	subs	r0, r3, r2
 800f15a:	6963      	ldr	r3, [r4, #20]
 800f15c:	b2f6      	uxtb	r6, r6
 800f15e:	4283      	cmp	r3, r0
 800f160:	4637      	mov	r7, r6
 800f162:	dc04      	bgt.n	800f16e <__swbuf_r+0x3a>
 800f164:	4621      	mov	r1, r4
 800f166:	4628      	mov	r0, r5
 800f168:	f7ff ffbc 	bl	800f0e4 <_fflush_r>
 800f16c:	b9e0      	cbnz	r0, 800f1a8 <__swbuf_r+0x74>
 800f16e:	68a3      	ldr	r3, [r4, #8]
 800f170:	3b01      	subs	r3, #1
 800f172:	60a3      	str	r3, [r4, #8]
 800f174:	6823      	ldr	r3, [r4, #0]
 800f176:	1c5a      	adds	r2, r3, #1
 800f178:	6022      	str	r2, [r4, #0]
 800f17a:	701e      	strb	r6, [r3, #0]
 800f17c:	6962      	ldr	r2, [r4, #20]
 800f17e:	1c43      	adds	r3, r0, #1
 800f180:	429a      	cmp	r2, r3
 800f182:	d004      	beq.n	800f18e <__swbuf_r+0x5a>
 800f184:	89a3      	ldrh	r3, [r4, #12]
 800f186:	07db      	lsls	r3, r3, #31
 800f188:	d506      	bpl.n	800f198 <__swbuf_r+0x64>
 800f18a:	2e0a      	cmp	r6, #10
 800f18c:	d104      	bne.n	800f198 <__swbuf_r+0x64>
 800f18e:	4621      	mov	r1, r4
 800f190:	4628      	mov	r0, r5
 800f192:	f7ff ffa7 	bl	800f0e4 <_fflush_r>
 800f196:	b938      	cbnz	r0, 800f1a8 <__swbuf_r+0x74>
 800f198:	4638      	mov	r0, r7
 800f19a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f19c:	4621      	mov	r1, r4
 800f19e:	4628      	mov	r0, r5
 800f1a0:	f000 f806 	bl	800f1b0 <__swsetup_r>
 800f1a4:	2800      	cmp	r0, #0
 800f1a6:	d0d5      	beq.n	800f154 <__swbuf_r+0x20>
 800f1a8:	f04f 37ff 	mov.w	r7, #4294967295
 800f1ac:	e7f4      	b.n	800f198 <__swbuf_r+0x64>
	...

0800f1b0 <__swsetup_r>:
 800f1b0:	b538      	push	{r3, r4, r5, lr}
 800f1b2:	4b2a      	ldr	r3, [pc, #168]	; (800f25c <__swsetup_r+0xac>)
 800f1b4:	4605      	mov	r5, r0
 800f1b6:	6818      	ldr	r0, [r3, #0]
 800f1b8:	460c      	mov	r4, r1
 800f1ba:	b118      	cbz	r0, 800f1c4 <__swsetup_r+0x14>
 800f1bc:	6a03      	ldr	r3, [r0, #32]
 800f1be:	b90b      	cbnz	r3, 800f1c4 <__swsetup_r+0x14>
 800f1c0:	f7fe fa3c 	bl	800d63c <__sinit>
 800f1c4:	89a3      	ldrh	r3, [r4, #12]
 800f1c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f1ca:	0718      	lsls	r0, r3, #28
 800f1cc:	d422      	bmi.n	800f214 <__swsetup_r+0x64>
 800f1ce:	06d9      	lsls	r1, r3, #27
 800f1d0:	d407      	bmi.n	800f1e2 <__swsetup_r+0x32>
 800f1d2:	2309      	movs	r3, #9
 800f1d4:	602b      	str	r3, [r5, #0]
 800f1d6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f1da:	81a3      	strh	r3, [r4, #12]
 800f1dc:	f04f 30ff 	mov.w	r0, #4294967295
 800f1e0:	e034      	b.n	800f24c <__swsetup_r+0x9c>
 800f1e2:	0758      	lsls	r0, r3, #29
 800f1e4:	d512      	bpl.n	800f20c <__swsetup_r+0x5c>
 800f1e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f1e8:	b141      	cbz	r1, 800f1fc <__swsetup_r+0x4c>
 800f1ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f1ee:	4299      	cmp	r1, r3
 800f1f0:	d002      	beq.n	800f1f8 <__swsetup_r+0x48>
 800f1f2:	4628      	mov	r0, r5
 800f1f4:	f7ff f930 	bl	800e458 <_free_r>
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	6363      	str	r3, [r4, #52]	; 0x34
 800f1fc:	89a3      	ldrh	r3, [r4, #12]
 800f1fe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f202:	81a3      	strh	r3, [r4, #12]
 800f204:	2300      	movs	r3, #0
 800f206:	6063      	str	r3, [r4, #4]
 800f208:	6923      	ldr	r3, [r4, #16]
 800f20a:	6023      	str	r3, [r4, #0]
 800f20c:	89a3      	ldrh	r3, [r4, #12]
 800f20e:	f043 0308 	orr.w	r3, r3, #8
 800f212:	81a3      	strh	r3, [r4, #12]
 800f214:	6923      	ldr	r3, [r4, #16]
 800f216:	b94b      	cbnz	r3, 800f22c <__swsetup_r+0x7c>
 800f218:	89a3      	ldrh	r3, [r4, #12]
 800f21a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f21e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f222:	d003      	beq.n	800f22c <__swsetup_r+0x7c>
 800f224:	4621      	mov	r1, r4
 800f226:	4628      	mov	r0, r5
 800f228:	f000 f8b6 	bl	800f398 <__smakebuf_r>
 800f22c:	89a0      	ldrh	r0, [r4, #12]
 800f22e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f232:	f010 0301 	ands.w	r3, r0, #1
 800f236:	d00a      	beq.n	800f24e <__swsetup_r+0x9e>
 800f238:	2300      	movs	r3, #0
 800f23a:	60a3      	str	r3, [r4, #8]
 800f23c:	6963      	ldr	r3, [r4, #20]
 800f23e:	425b      	negs	r3, r3
 800f240:	61a3      	str	r3, [r4, #24]
 800f242:	6923      	ldr	r3, [r4, #16]
 800f244:	b943      	cbnz	r3, 800f258 <__swsetup_r+0xa8>
 800f246:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f24a:	d1c4      	bne.n	800f1d6 <__swsetup_r+0x26>
 800f24c:	bd38      	pop	{r3, r4, r5, pc}
 800f24e:	0781      	lsls	r1, r0, #30
 800f250:	bf58      	it	pl
 800f252:	6963      	ldrpl	r3, [r4, #20]
 800f254:	60a3      	str	r3, [r4, #8]
 800f256:	e7f4      	b.n	800f242 <__swsetup_r+0x92>
 800f258:	2000      	movs	r0, #0
 800f25a:	e7f7      	b.n	800f24c <__swsetup_r+0x9c>
 800f25c:	24000090 	.word	0x24000090

0800f260 <_sbrk_r>:
 800f260:	b538      	push	{r3, r4, r5, lr}
 800f262:	4d06      	ldr	r5, [pc, #24]	; (800f27c <_sbrk_r+0x1c>)
 800f264:	2300      	movs	r3, #0
 800f266:	4604      	mov	r4, r0
 800f268:	4608      	mov	r0, r1
 800f26a:	602b      	str	r3, [r5, #0]
 800f26c:	f7f1 ff0a 	bl	8001084 <_sbrk>
 800f270:	1c43      	adds	r3, r0, #1
 800f272:	d102      	bne.n	800f27a <_sbrk_r+0x1a>
 800f274:	682b      	ldr	r3, [r5, #0]
 800f276:	b103      	cbz	r3, 800f27a <_sbrk_r+0x1a>
 800f278:	6023      	str	r3, [r4, #0]
 800f27a:	bd38      	pop	{r3, r4, r5, pc}
 800f27c:	24005864 	.word	0x24005864

0800f280 <__assert_func>:
 800f280:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f282:	4614      	mov	r4, r2
 800f284:	461a      	mov	r2, r3
 800f286:	4b09      	ldr	r3, [pc, #36]	; (800f2ac <__assert_func+0x2c>)
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	4605      	mov	r5, r0
 800f28c:	68d8      	ldr	r0, [r3, #12]
 800f28e:	b14c      	cbz	r4, 800f2a4 <__assert_func+0x24>
 800f290:	4b07      	ldr	r3, [pc, #28]	; (800f2b0 <__assert_func+0x30>)
 800f292:	9100      	str	r1, [sp, #0]
 800f294:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f298:	4906      	ldr	r1, [pc, #24]	; (800f2b4 <__assert_func+0x34>)
 800f29a:	462b      	mov	r3, r5
 800f29c:	f000 f844 	bl	800f328 <fiprintf>
 800f2a0:	f000 f8d8 	bl	800f454 <abort>
 800f2a4:	4b04      	ldr	r3, [pc, #16]	; (800f2b8 <__assert_func+0x38>)
 800f2a6:	461c      	mov	r4, r3
 800f2a8:	e7f3      	b.n	800f292 <__assert_func+0x12>
 800f2aa:	bf00      	nop
 800f2ac:	24000090 	.word	0x24000090
 800f2b0:	0800f8c7 	.word	0x0800f8c7
 800f2b4:	0800f8d4 	.word	0x0800f8d4
 800f2b8:	0800f902 	.word	0x0800f902

0800f2bc <_calloc_r>:
 800f2bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f2be:	fba1 2402 	umull	r2, r4, r1, r2
 800f2c2:	b94c      	cbnz	r4, 800f2d8 <_calloc_r+0x1c>
 800f2c4:	4611      	mov	r1, r2
 800f2c6:	9201      	str	r2, [sp, #4]
 800f2c8:	f7ff f93a 	bl	800e540 <_malloc_r>
 800f2cc:	9a01      	ldr	r2, [sp, #4]
 800f2ce:	4605      	mov	r5, r0
 800f2d0:	b930      	cbnz	r0, 800f2e0 <_calloc_r+0x24>
 800f2d2:	4628      	mov	r0, r5
 800f2d4:	b003      	add	sp, #12
 800f2d6:	bd30      	pop	{r4, r5, pc}
 800f2d8:	220c      	movs	r2, #12
 800f2da:	6002      	str	r2, [r0, #0]
 800f2dc:	2500      	movs	r5, #0
 800f2de:	e7f8      	b.n	800f2d2 <_calloc_r+0x16>
 800f2e0:	4621      	mov	r1, r4
 800f2e2:	f7fe fa36 	bl	800d752 <memset>
 800f2e6:	e7f4      	b.n	800f2d2 <_calloc_r+0x16>

0800f2e8 <__ascii_mbtowc>:
 800f2e8:	b082      	sub	sp, #8
 800f2ea:	b901      	cbnz	r1, 800f2ee <__ascii_mbtowc+0x6>
 800f2ec:	a901      	add	r1, sp, #4
 800f2ee:	b142      	cbz	r2, 800f302 <__ascii_mbtowc+0x1a>
 800f2f0:	b14b      	cbz	r3, 800f306 <__ascii_mbtowc+0x1e>
 800f2f2:	7813      	ldrb	r3, [r2, #0]
 800f2f4:	600b      	str	r3, [r1, #0]
 800f2f6:	7812      	ldrb	r2, [r2, #0]
 800f2f8:	1e10      	subs	r0, r2, #0
 800f2fa:	bf18      	it	ne
 800f2fc:	2001      	movne	r0, #1
 800f2fe:	b002      	add	sp, #8
 800f300:	4770      	bx	lr
 800f302:	4610      	mov	r0, r2
 800f304:	e7fb      	b.n	800f2fe <__ascii_mbtowc+0x16>
 800f306:	f06f 0001 	mvn.w	r0, #1
 800f30a:	e7f8      	b.n	800f2fe <__ascii_mbtowc+0x16>

0800f30c <__ascii_wctomb>:
 800f30c:	b149      	cbz	r1, 800f322 <__ascii_wctomb+0x16>
 800f30e:	2aff      	cmp	r2, #255	; 0xff
 800f310:	bf85      	ittet	hi
 800f312:	238a      	movhi	r3, #138	; 0x8a
 800f314:	6003      	strhi	r3, [r0, #0]
 800f316:	700a      	strbls	r2, [r1, #0]
 800f318:	f04f 30ff 	movhi.w	r0, #4294967295
 800f31c:	bf98      	it	ls
 800f31e:	2001      	movls	r0, #1
 800f320:	4770      	bx	lr
 800f322:	4608      	mov	r0, r1
 800f324:	4770      	bx	lr
	...

0800f328 <fiprintf>:
 800f328:	b40e      	push	{r1, r2, r3}
 800f32a:	b503      	push	{r0, r1, lr}
 800f32c:	4601      	mov	r1, r0
 800f32e:	ab03      	add	r3, sp, #12
 800f330:	4805      	ldr	r0, [pc, #20]	; (800f348 <fiprintf+0x20>)
 800f332:	f853 2b04 	ldr.w	r2, [r3], #4
 800f336:	6800      	ldr	r0, [r0, #0]
 800f338:	9301      	str	r3, [sp, #4]
 800f33a:	f7ff fd33 	bl	800eda4 <_vfiprintf_r>
 800f33e:	b002      	add	sp, #8
 800f340:	f85d eb04 	ldr.w	lr, [sp], #4
 800f344:	b003      	add	sp, #12
 800f346:	4770      	bx	lr
 800f348:	24000090 	.word	0x24000090

0800f34c <__swhatbuf_r>:
 800f34c:	b570      	push	{r4, r5, r6, lr}
 800f34e:	460c      	mov	r4, r1
 800f350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f354:	2900      	cmp	r1, #0
 800f356:	b096      	sub	sp, #88	; 0x58
 800f358:	4615      	mov	r5, r2
 800f35a:	461e      	mov	r6, r3
 800f35c:	da0d      	bge.n	800f37a <__swhatbuf_r+0x2e>
 800f35e:	89a3      	ldrh	r3, [r4, #12]
 800f360:	f013 0f80 	tst.w	r3, #128	; 0x80
 800f364:	f04f 0100 	mov.w	r1, #0
 800f368:	bf0c      	ite	eq
 800f36a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800f36e:	2340      	movne	r3, #64	; 0x40
 800f370:	2000      	movs	r0, #0
 800f372:	6031      	str	r1, [r6, #0]
 800f374:	602b      	str	r3, [r5, #0]
 800f376:	b016      	add	sp, #88	; 0x58
 800f378:	bd70      	pop	{r4, r5, r6, pc}
 800f37a:	466a      	mov	r2, sp
 800f37c:	f000 f848 	bl	800f410 <_fstat_r>
 800f380:	2800      	cmp	r0, #0
 800f382:	dbec      	blt.n	800f35e <__swhatbuf_r+0x12>
 800f384:	9901      	ldr	r1, [sp, #4]
 800f386:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800f38a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800f38e:	4259      	negs	r1, r3
 800f390:	4159      	adcs	r1, r3
 800f392:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f396:	e7eb      	b.n	800f370 <__swhatbuf_r+0x24>

0800f398 <__smakebuf_r>:
 800f398:	898b      	ldrh	r3, [r1, #12]
 800f39a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f39c:	079d      	lsls	r5, r3, #30
 800f39e:	4606      	mov	r6, r0
 800f3a0:	460c      	mov	r4, r1
 800f3a2:	d507      	bpl.n	800f3b4 <__smakebuf_r+0x1c>
 800f3a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f3a8:	6023      	str	r3, [r4, #0]
 800f3aa:	6123      	str	r3, [r4, #16]
 800f3ac:	2301      	movs	r3, #1
 800f3ae:	6163      	str	r3, [r4, #20]
 800f3b0:	b002      	add	sp, #8
 800f3b2:	bd70      	pop	{r4, r5, r6, pc}
 800f3b4:	ab01      	add	r3, sp, #4
 800f3b6:	466a      	mov	r2, sp
 800f3b8:	f7ff ffc8 	bl	800f34c <__swhatbuf_r>
 800f3bc:	9900      	ldr	r1, [sp, #0]
 800f3be:	4605      	mov	r5, r0
 800f3c0:	4630      	mov	r0, r6
 800f3c2:	f7ff f8bd 	bl	800e540 <_malloc_r>
 800f3c6:	b948      	cbnz	r0, 800f3dc <__smakebuf_r+0x44>
 800f3c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3cc:	059a      	lsls	r2, r3, #22
 800f3ce:	d4ef      	bmi.n	800f3b0 <__smakebuf_r+0x18>
 800f3d0:	f023 0303 	bic.w	r3, r3, #3
 800f3d4:	f043 0302 	orr.w	r3, r3, #2
 800f3d8:	81a3      	strh	r3, [r4, #12]
 800f3da:	e7e3      	b.n	800f3a4 <__smakebuf_r+0xc>
 800f3dc:	89a3      	ldrh	r3, [r4, #12]
 800f3de:	6020      	str	r0, [r4, #0]
 800f3e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f3e4:	81a3      	strh	r3, [r4, #12]
 800f3e6:	9b00      	ldr	r3, [sp, #0]
 800f3e8:	6163      	str	r3, [r4, #20]
 800f3ea:	9b01      	ldr	r3, [sp, #4]
 800f3ec:	6120      	str	r0, [r4, #16]
 800f3ee:	b15b      	cbz	r3, 800f408 <__smakebuf_r+0x70>
 800f3f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f3f4:	4630      	mov	r0, r6
 800f3f6:	f000 f81d 	bl	800f434 <_isatty_r>
 800f3fa:	b128      	cbz	r0, 800f408 <__smakebuf_r+0x70>
 800f3fc:	89a3      	ldrh	r3, [r4, #12]
 800f3fe:	f023 0303 	bic.w	r3, r3, #3
 800f402:	f043 0301 	orr.w	r3, r3, #1
 800f406:	81a3      	strh	r3, [r4, #12]
 800f408:	89a3      	ldrh	r3, [r4, #12]
 800f40a:	431d      	orrs	r5, r3
 800f40c:	81a5      	strh	r5, [r4, #12]
 800f40e:	e7cf      	b.n	800f3b0 <__smakebuf_r+0x18>

0800f410 <_fstat_r>:
 800f410:	b538      	push	{r3, r4, r5, lr}
 800f412:	4d07      	ldr	r5, [pc, #28]	; (800f430 <_fstat_r+0x20>)
 800f414:	2300      	movs	r3, #0
 800f416:	4604      	mov	r4, r0
 800f418:	4608      	mov	r0, r1
 800f41a:	4611      	mov	r1, r2
 800f41c:	602b      	str	r3, [r5, #0]
 800f41e:	f7f1 fe08 	bl	8001032 <_fstat>
 800f422:	1c43      	adds	r3, r0, #1
 800f424:	d102      	bne.n	800f42c <_fstat_r+0x1c>
 800f426:	682b      	ldr	r3, [r5, #0]
 800f428:	b103      	cbz	r3, 800f42c <_fstat_r+0x1c>
 800f42a:	6023      	str	r3, [r4, #0]
 800f42c:	bd38      	pop	{r3, r4, r5, pc}
 800f42e:	bf00      	nop
 800f430:	24005864 	.word	0x24005864

0800f434 <_isatty_r>:
 800f434:	b538      	push	{r3, r4, r5, lr}
 800f436:	4d06      	ldr	r5, [pc, #24]	; (800f450 <_isatty_r+0x1c>)
 800f438:	2300      	movs	r3, #0
 800f43a:	4604      	mov	r4, r0
 800f43c:	4608      	mov	r0, r1
 800f43e:	602b      	str	r3, [r5, #0]
 800f440:	f7f1 fe07 	bl	8001052 <_isatty>
 800f444:	1c43      	adds	r3, r0, #1
 800f446:	d102      	bne.n	800f44e <_isatty_r+0x1a>
 800f448:	682b      	ldr	r3, [r5, #0]
 800f44a:	b103      	cbz	r3, 800f44e <_isatty_r+0x1a>
 800f44c:	6023      	str	r3, [r4, #0]
 800f44e:	bd38      	pop	{r3, r4, r5, pc}
 800f450:	24005864 	.word	0x24005864

0800f454 <abort>:
 800f454:	b508      	push	{r3, lr}
 800f456:	2006      	movs	r0, #6
 800f458:	f000 f82c 	bl	800f4b4 <raise>
 800f45c:	2001      	movs	r0, #1
 800f45e:	f7f1 fd99 	bl	8000f94 <_exit>

0800f462 <_raise_r>:
 800f462:	291f      	cmp	r1, #31
 800f464:	b538      	push	{r3, r4, r5, lr}
 800f466:	4604      	mov	r4, r0
 800f468:	460d      	mov	r5, r1
 800f46a:	d904      	bls.n	800f476 <_raise_r+0x14>
 800f46c:	2316      	movs	r3, #22
 800f46e:	6003      	str	r3, [r0, #0]
 800f470:	f04f 30ff 	mov.w	r0, #4294967295
 800f474:	bd38      	pop	{r3, r4, r5, pc}
 800f476:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800f478:	b112      	cbz	r2, 800f480 <_raise_r+0x1e>
 800f47a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f47e:	b94b      	cbnz	r3, 800f494 <_raise_r+0x32>
 800f480:	4620      	mov	r0, r4
 800f482:	f000 f831 	bl	800f4e8 <_getpid_r>
 800f486:	462a      	mov	r2, r5
 800f488:	4601      	mov	r1, r0
 800f48a:	4620      	mov	r0, r4
 800f48c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f490:	f000 b818 	b.w	800f4c4 <_kill_r>
 800f494:	2b01      	cmp	r3, #1
 800f496:	d00a      	beq.n	800f4ae <_raise_r+0x4c>
 800f498:	1c59      	adds	r1, r3, #1
 800f49a:	d103      	bne.n	800f4a4 <_raise_r+0x42>
 800f49c:	2316      	movs	r3, #22
 800f49e:	6003      	str	r3, [r0, #0]
 800f4a0:	2001      	movs	r0, #1
 800f4a2:	e7e7      	b.n	800f474 <_raise_r+0x12>
 800f4a4:	2400      	movs	r4, #0
 800f4a6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f4aa:	4628      	mov	r0, r5
 800f4ac:	4798      	blx	r3
 800f4ae:	2000      	movs	r0, #0
 800f4b0:	e7e0      	b.n	800f474 <_raise_r+0x12>
	...

0800f4b4 <raise>:
 800f4b4:	4b02      	ldr	r3, [pc, #8]	; (800f4c0 <raise+0xc>)
 800f4b6:	4601      	mov	r1, r0
 800f4b8:	6818      	ldr	r0, [r3, #0]
 800f4ba:	f7ff bfd2 	b.w	800f462 <_raise_r>
 800f4be:	bf00      	nop
 800f4c0:	24000090 	.word	0x24000090

0800f4c4 <_kill_r>:
 800f4c4:	b538      	push	{r3, r4, r5, lr}
 800f4c6:	4d07      	ldr	r5, [pc, #28]	; (800f4e4 <_kill_r+0x20>)
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	4604      	mov	r4, r0
 800f4cc:	4608      	mov	r0, r1
 800f4ce:	4611      	mov	r1, r2
 800f4d0:	602b      	str	r3, [r5, #0]
 800f4d2:	f7f1 fd4f 	bl	8000f74 <_kill>
 800f4d6:	1c43      	adds	r3, r0, #1
 800f4d8:	d102      	bne.n	800f4e0 <_kill_r+0x1c>
 800f4da:	682b      	ldr	r3, [r5, #0]
 800f4dc:	b103      	cbz	r3, 800f4e0 <_kill_r+0x1c>
 800f4de:	6023      	str	r3, [r4, #0]
 800f4e0:	bd38      	pop	{r3, r4, r5, pc}
 800f4e2:	bf00      	nop
 800f4e4:	24005864 	.word	0x24005864

0800f4e8 <_getpid_r>:
 800f4e8:	f7f1 bd3c 	b.w	8000f64 <_getpid>

0800f4ec <_init>:
 800f4ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4ee:	bf00      	nop
 800f4f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4f2:	bc08      	pop	{r3}
 800f4f4:	469e      	mov	lr, r3
 800f4f6:	4770      	bx	lr

0800f4f8 <_fini>:
 800f4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4fa:	bf00      	nop
 800f4fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4fe:	bc08      	pop	{r3}
 800f500:	469e      	mov	lr, r3
 800f502:	4770      	bx	lr
