$date
	Sat May 07 00:30:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab2_full_sub $end
$var wire 1 ! diff $end
$var wire 1 " bout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % bin $end
$scope module FS $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % bin $end
$var wire 1 " bout $end
$var wire 1 ! diff $end
$var wire 1 & d $end
$var wire 1 ' b2 $end
$var wire 1 ( b1 $end
$scope module G1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( bout $end
$var wire 1 & diff $end
$var wire 1 ) w1 $end
$upscope $end
$scope module G2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' bout $end
$var wire 1 ! diff $end
$var wire 1 * w1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
1)
x(
x'
x&
0%
0$
0#
x"
x!
$end
#2
0'
0(
#4
1*
0"
0&
#8
0!
#30
1%
#32
1'
#34
1"
1!
#60
0%
1$
#62
0'
1(
#64
0*
0!
1&
#68
1!
#90
1%
#94
0!
#120
0)
0%
0$
1#
#122
0(
#124
0"
1!
#150
1%
#154
0!
#180
0%
1$
#184
1*
1!
0&
#188
0!
#210
1%
#212
1'
#214
1"
1!
#270
