{
  "ibinding": [
    [
      {
        "type": "BitVector",
        "width": 3,
        "value": 2
      },
      [
        "inst",
        "op",
        "fpu"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 1,
        "value": 0
      },
      [
        "inst",
        "signed"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 8,
        "value": 142
      },
      [
        "inst",
        "lut"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 5,
        "value": 16
      },
      [
        "inst",
        "cond"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 2,
        "value": 2
      },
      [
        "inst",
        "rega"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 2,
        "value": 2
      },
      [
        "inst",
        "regb"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 2,
        "value": 1
      },
      [
        "inst",
        "regc"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 2,
        "value": 0
      },
      [
        "inst",
        "regd"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 2,
        "value": 0
      },
      [
        "inst",
        "rege"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 2,
        "value": 0
      },
      [
        "inst",
        "regf"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 16,
        "value": 0
      },
      [
        "inst",
        "data0"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 16,
        "value": 0
      },
      [
        "inst",
        "data1"
      ]
    ],
    [
      {
        "type": "BitVector",
        "width": 16,
        "value": 0
      },
      [
        "inst",
        "data2"
      ]
    ],
    [
      {
        "type": "Bit",
        "width": 1,
        "value": false
      },
      [
        "inst",
        "bit0"
      ]
    ],
    [
      {
        "type": "Bit",
        "width": 1,
        "value": false
      },
      [
        "inst",
        "bit1"
      ]
    ],
    [
      {
        "type": "Bit",
        "width": 1,
        "value": false
      },
      [
        "inst",
        "bit2"
      ]
    ],
    [
      [
        "in0"
      ],
      [
        "data0"
      ]
    ],
    [
      [
        "in1"
      ],
      [
        "data1"
      ]
    ],
    [
      "unbound",
      [
        "data2"
      ]
    ],
    [
      "unbound",
      [
        "bit0"
      ]
    ],
    [
      "unbound",
      [
        "bit1"
      ]
    ],
    [
      "unbound",
      [
        "bit2"
      ]
    ],
    [
      {
        "type": "Bit",
        "width": 1,
        "value": true
      },

      [
        "clk_en"
      ]
    ]
  ],
  "obinding": [
    [
      "unbound",
      [
        "res"
      ]
    ],
    [
      "unbound",
      [
        "reg0_config_data"
      ]
    ],
    [
      "unbound",
      [
        "reg1_config_data"
      ]
    ],
    [
      "unbound",
      [
        "reg2_config_data"
      ]
    ],
    [
      [
        0
      ],
      [
        "res_p"
      ]
    ]
  ]
}