PyEDB常用方法
---
您可以用搜尋方式快速找到可用方法，比如搜尋
'get', 'add', 'enable', 'create', 'export', 'delete', 'net', 'stackup', 'material'等等

名稱後面有()代表物件方法，沒有的為屬性。

### edb
active_cell, active_db, active_layout, add_design_variable(), add_project_variable(), apd_bondwire_defs, api_class, api_object, are_port_reference_terminals_connected(), arg_with_dim(), attach(), auto_parametrize_design(), base_path, build_simulation_project(), calculate_initial_extent(), cell_names, cellname, change_design_variable_value(), circuit_cells, close(), close_edb(), component_defs, components, configuration, copy_cells(), copy_zones(), core_components, core_hfss, core_nets, core_padstack, core_primitives, core_siwave, core_stackup, create(), create_current_source(), create_cutout(), create_cutout_multithread(), create_cutout_on_point_list(), create_edb(), create_hfss_setup(), create_port(), create_siwave_dc_setup(), create_siwave_syz_setup(), create_voltage_probe(), create_voltage_source(), cutout(), cutout_multizone_layout(), database(), dataset_defs, db, definition, definitions, delete(), design_options, design_variables, differential_pairs, directory, edb_api, edb_exception(), edb_uid, edb_value(), edbpath, edbutils, edbversion, excitations, excitations_nets, execute(), export_hfss(), export_maxwell(), export_q3d(), export_siwave_dc_results(), export_to_ipc2581(), extended_nets, find_by_id(), footprint_cells, get_bounding_box(), get_conformal_polygon_from_netlist(), get_connected_objects(), get_point_terminal(), get_product_property(), get_product_property_ids(), get_statistics(), get_variable(), hfss, hfss_setups, import_cadence_file(), import_gds_file(), import_layout_pcb(), import_material_from_control_file(), is_read_only, isaedtowned, isreadonly, jedec4_bondwire_defs, jedec5_bondwire_defs, layout, layout_instance, layout_validation, log_name, logger, material_defs, materials, modeler, net_classes, nets, new_simulation_configuration(), number_with_units(), open(), open_edb(), open_edb_inside_aedt(), oproject, package_defs, padstack_defs, padstacks, pins, point_3d(), point_data(), ports, probes, project_variables, run_as_standalone(), save(), save_as(), save_edb(), save_edb_as(), scale(), set_product_property(), setups, simSetup, simsetupdata, siwave, siwave_ac_setups, siwave_dc_setups, solve_siwave(), source, source_version, sources, stackup, standalone, student_version, terminals, top_circuit_cells, variable_exists(), variables, version, write_export3d_option_config_file()
### edb.active_cell
api_class, api_object, cell(), create(), edb_api, hierarchy, layer(), layer_type(), layer_type_set(), layout_object_type(), net, primitive, terminal
### edb.components
add_port_on_rlc_component(), add_rlc_boundary(), capacitors, components, components_by_partname, create(), create_component_from_pins(), create_pingroup_from_pins(), create_port_on_component(), create_port_on_pins(), create_rlc_component(), create_source_on_component(), deactivate_rlc_component(), definitions, delete(), delete_component(), delete_single_pin_rlc(), disable_rlc_component(), export_bom(), export_definition(), get_aedt_pin_name(), get_component_by_name(), get_component_net_connection_info(), get_component_placement_vector(), get_components_from_nets(), get_nets_from_pin_list(), get_pin_from_component(), get_pin_position(), get_pins_name_from_net(), get_rats(), get_solder_ball_height(), get_through_resistor_list(), import_bom(), import_definition(), inductors, instances, nport_comp_definition, refresh_components(), replace_rlc_by_gap_boundaries(), resistors, set_component_model(), set_component_rlc(), set_solder_ball(), short_component_pins(), update_rlc_from_bom()
### edb.configuration
data, load(), run()
### edb.core_components
add_port_on_rlc_component(), add_rlc_boundary(), capacitors, components, components_by_partname, create(), create_component_from_pins(), create_pingroup_from_pins(), create_port_on_component(), create_port_on_pins(), create_rlc_component(), create_source_on_component(), deactivate_rlc_component(), definitions, delete(), delete_component(), delete_single_pin_rlc(), disable_rlc_component(), export_bom(), export_definition(), get_aedt_pin_name(), get_component_by_name(), get_component_net_connection_info(), get_component_placement_vector(), get_components_from_nets(), get_nets_from_pin_list(), get_pin_from_component(), get_pin_position(), get_pins_name_from_net(), get_rats(), get_solder_ball_height(), get_through_resistor_list(), import_bom(), import_definition(), inductors, instances, nport_comp_definition, refresh_components(), replace_rlc_by_gap_boundaries(), resistors, set_component_model(), set_component_rlc(), set_solder_ball(), short_component_pins(), update_rlc_from_bom()
### edb.core_hfss
configure_hfss_analysis_setup(), configure_hfss_extents(), create_bundle_wave_port(), create_circuit_port_on_net(), create_circuit_port_on_pin(), create_coax_port_on_component(), create_current_source_on_net(), create_current_source_on_pin(), create_differential_wave_port(), create_edge_port_horizontal(), create_edge_port_on_polygon(), create_edge_port_vertical(), create_hfss_ports_on_padstack(), create_lumped_port_on_net(), create_resistor_on_pin(), create_rlc_boundary_on_pins(), create_vertical_circuit_port_on_clipped_traces(), create_voltage_source_on_net(), create_voltage_source_on_pin(), create_wave_port(), excitations, get_layout_bounding_box(), get_ports_number(), get_trace_width_for_traces_with_ports(), hfss_extent_info, layout_defeaturing(), probes, set_coax_port_attributes(), sources, trim_component_reference_size()
### edb.core_nets
classify_nets(), components_by_nets, db, delete(), delete_nets(), eligible_power_nets(), find_and_fix_disjoint_nets(), find_or_create_net(), generate_extended_nets(), get_dcconnected_net_list(), get_net_by_name(), get_plot_data(), get_powertree(), is_net_in_component(), is_power_gound_net(), merge_nets_polygons(), netlist, nets, nets_by_components, plot(), power, power_nets, signal, signal_nets
### edb.core_padstack
check_and_fix_via_plating(), create(), create_circular_padstack(), create_coax_port(), create_padstack(), db, definitions, delete_padstack_instances(), duplicate(), duplicate_padstack(), get_pad_parameters(), get_padstack_instance_by_net_name(), get_pinlist_from_component_and_net(), get_reference_pins(), get_via_instance_from_net(), instances, int_to_geometry_type(), int_to_pad_type(), pad_type(), padstack_instances, padstacks, pingroups, pins, place(), place_padstack(), remove_pads_from_padstack(), set_all_antipad_value(), set_pad_property(), set_solderball(), vias
### edb.core_primitives
add_void(), bondwires, circles, create_circle(), create_polygon(), create_polygon_from_points(), create_rectangle(), create_trace(), db, defeature_polygon(), delete_primitives(), fix_circle_void_for_clipping(), get_layout_statistics(), get_polygon_bounding_box(), get_polygon_points(), get_polygons_by_layer(), get_primitives(), layers, parametrize_polygon(), parametrize_trace_width(), paths, polygons, polygons_by_layer, primitives, primitives_by_layer, primitives_by_net, rectangles, shape_to_polygon_data(), unite_polygons_on_layer()
### edb.core_siwave
add_siwave_dc_analysis(), add_siwave_syz_analysis(), configure_siw_analysis_setup(), create_circuit_port_on_net(), create_circuit_port_on_pin(), create_circuit_port_on_pin_group(), create_current_source_on_net(), create_current_source_on_pin(), create_current_source_on_pin_group(), create_dc_terminal(), create_exec_file(), create_pin_group(), create_pin_group_on_net(), create_pin_group_terminal(), create_port_between_pin_and_layer(), create_resistor_on_pin(), create_rlc_component(), create_voltage_probe_on_pin_group(), create_voltage_source_on_net(), create_voltage_source_on_pin(), create_voltage_source_on_pin_group(), excitations, pin_groups, place_voltage_probe(), probes, sources
### edb.core_stackup
add_layer(), add_outline_layer(), adjust_solder_dielectrics(), create_symmetric_stackup(), dielectric_layers, export(), export_stackup(), flip_design(), get_layout_thickness(), import_stackup(), layer_types(), layers, limits(), load(), mode, non_stackup_layers, num_layers, place_a3dcomp_3d_placement(), place_in_layout(), place_in_layout_3d_placement(), place_instance(), plot(), refresh_layer_collection(), remove_layer(), residual_copper_area_per_layer(), signal_layers, stackup_layers, stackup_limits(), stackup_mode, thickness
### edb.definitions
component
### edb.design_options
antipads_always_on, suppress_pads
### edb.differential_pairs
auto_identify(), create(), items
### edb.edb_api
api_class, cell, database(), definition, edb_api, geometry, utility
### edb.extended_nets
auto_identify_power(), auto_identify_signal(), create(), items
### edb.hfss
configure_hfss_analysis_setup(), configure_hfss_extents(), create_bundle_wave_port(), create_circuit_port_on_net(), create_circuit_port_on_pin(), create_coax_port_on_component(), create_current_source_on_net(), create_current_source_on_pin(), create_differential_wave_port(), create_edge_port_horizontal(), create_edge_port_on_polygon(), create_edge_port_vertical(), create_hfss_ports_on_padstack(), create_lumped_port_on_net(), create_resistor_on_pin(), create_rlc_boundary_on_pins(), create_vertical_circuit_port_on_clipped_traces(), create_voltage_source_on_net(), create_voltage_source_on_pin(), create_wave_port(), excitations, get_layout_bounding_box(), get_ports_number(), get_trace_width_for_traces_with_ports(), hfss_extent_info, layout_defeaturing(), probes, set_coax_port_attributes(), sources, trim_component_reference_size()
### edb.layout
board_bend_defs, cell, cell_instances, convert_primitives_to_vias(), differential_pairs, expanded_extent(), extended_nets, fixed_zone_primitive, groups, layer_collection, layout_instance, net_classes, nets, padstack_instances, pin_groups, port_reference_terminals_connected, primitives, synchronize_bend_manager(), terminals, voltage_regulators, zone_primitives
### edb.layout_validation
dc_shorts(), disjoint_nets(), illegal_net_names(), illegal_rlc_values()
### edb.logger
add_debug_message(), add_error_message(), add_file_logger(), add_info_message(), add_message(), add_warning_message(), debug(), disable_log_on_file(), disable_stdout_log(), enable_log_on_file(), enable_stdout_log(), error(), filename, formatter, glb, info(), info_timer(), level, logger, remove_all_file_loggers(), remove_file_logger(), reset_timer(), warning()
### edb.materials
add_conductor_material(), add_debye_material(), add_dielectric_material(), add_djordjevicsarkar_material(), add_material(), add_multipole_debye_material(), duplicate(), get_djordjevicsarkar_model(), get_property_by_material_name(), load_amat(), material_name_to_id(), materials, read_materials(), syslib
### edb.modeler
add_void(), bondwires, circles, create_circle(), create_polygon(), create_polygon_from_points(), create_rectangle(), create_trace(), db, defeature_polygon(), delete_primitives(), fix_circle_void_for_clipping(), get_layout_statistics(), get_polygon_bounding_box(), get_polygon_points(), get_polygons_by_layer(), get_primitives(), layers, parametrize_polygon(), parametrize_trace_width(), paths, polygons, polygons_by_layer, primitives, primitives_by_layer, primitives_by_net, rectangles, shape_to_polygon_data(), unite_polygons_on_layer()
### edb.net_classes
create(), items
### edb.nets
classify_nets(), components_by_nets, db, delete(), delete_nets(), eligible_power_nets(), find_and_fix_disjoint_nets(), find_or_create_net(), generate_extended_nets(), get_dcconnected_net_list(), get_net_by_name(), get_plot_data(), get_powertree(), is_net_in_component(), is_power_gound_net(), merge_nets_polygons(), netlist, nets, nets_by_components, plot(), power, power_nets, signal, signal_nets
### edb.padstacks
check_and_fix_via_plating(), create(), create_circular_padstack(), create_coax_port(), create_padstack(), db, definitions, delete_padstack_instances(), duplicate(), duplicate_padstack(), get_pad_parameters(), get_padstack_instance_by_net_name(), get_pinlist_from_component_and_net(), get_reference_pins(), get_via_instance_from_net(), instances, int_to_geometry_type(), int_to_pad_type(), pad_type(), padstack_instances, padstacks, pingroups, pins, place(), place_padstack(), remove_pads_from_padstack(), set_all_antipad_value(), set_pad_property(), set_solderball(), vias
### edb.siwave
add_siwave_dc_analysis(), add_siwave_syz_analysis(), configure_siw_analysis_setup(), create_circuit_port_on_net(), create_circuit_port_on_pin(), create_circuit_port_on_pin_group(), create_current_source_on_net(), create_current_source_on_pin(), create_current_source_on_pin_group(), create_dc_terminal(), create_exec_file(), create_pin_group(), create_pin_group_on_net(), create_pin_group_terminal(), create_port_between_pin_and_layer(), create_resistor_on_pin(), create_rlc_component(), create_voltage_probe_on_pin_group(), create_voltage_source_on_net(), create_voltage_source_on_pin(), create_voltage_source_on_pin_group(), excitations, pin_groups, place_voltage_probe(), probes, sources
### edb.stackup
add_layer(), add_outline_layer(), adjust_solder_dielectrics(), create_symmetric_stackup(), dielectric_layers, export(), export_stackup(), flip_design(), get_layout_thickness(), import_stackup(), layer_types(), layers, limits(), load(), mode, non_stackup_layers, num_layers, place_a3dcomp_3d_placement(), place_in_layout(), place_in_layout_3d_placement(), place_instance(), plot(), refresh_layer_collection(), remove_layer(), residual_copper_area_per_layer(), signal_layers, stackup_layers, stackup_limits(), stackup_mode, thickness

## 附錄
```python
def ft(x):
    result = []
    for i in dir(eval(x)):
        if i.startswith('_') or i[0].isupper():
            continue
        expression = f'{x}.{i}'
        print(x, i, expression)
        try:
            if callable(eval(expression)):
                result.append(i + '()')
            else:
                result.append(i)
        except:
            result.append(i)
    return result

from pyedb import Edb
edb = Edb(edbversion='2024.1')

data = []
for i in dir(edb):
    x = type(eval(f'edb.{i}'))
    if 'pyedb' in str(x) and not str(i).startswith('_'):
        data.append(i)

info = ['edb'] + [f'edb.{i}' for i in data]

result = {i:ft(i) for i in info}

text = []
for i, data in result.items():
    text.append('### ' +i)
    text.append(', '.join(data))

text = '\n'.join(text)
```