// Seed: 4059103564
macromodule module_0 ();
  reg id_2;
  always begin
    id_2 <= id_1;
  end
  wire id_3;
endmodule
module module_1 (
    output uwire id_0
);
  supply0 id_2 = (id_2);
  assign id_2 = id_2;
  assign id_0 = 1;
  id_3 :
  assert property (@(posedge 1) 1 || "" || id_3)
  else;
  module_0(); id_4(
      .id_0(1'd0 - 1'd0),
      .id_1(id_0),
      .id_2(1 - 1),
      .id_3(!id_2),
      .id_4(1'd0),
      .id_5(1),
      .id_6(id_2),
      .id_7(id_0 - 1),
      .id_8(1'b0),
      .id_9(1'b0)
  );
  wire id_5;
  assign id_2 = 1;
endmodule
