<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb.wdb" id="1">
         <top_modules>
            <top_module name="arch_package" />
            <top_module name="glbl" />
            <top_module name="proj_package" />
            <top_module name="tb" />
            <top_module name="tb_type_defines_pkg" />
            <top_module name="test_cl_fifo_selfadd" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="4944000000fs"></ZoomStartTime>
      <ZoomEndTime time="5422454547fs"></ZoomEndTime>
      <Cursor1Time time="5156000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="134"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="25" />
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/clk_main_a0">
      <obj_property name="ElementShortName">clk_main_a0</obj_property>
      <obj_property name="ObjectShortName">clk_main_a0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/rst_main_n">
      <obj_property name="ElementShortName">rst_main_n</obj_property>
      <obj_property name="ObjectShortName">rst_main_n</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/wdata">
      <obj_property name="ElementShortName">wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/rdata">
      <obj_property name="ElementShortName">rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">rdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/wr_active">
      <obj_property name="ElementShortName">wr_active</obj_property>
      <obj_property name="ObjectShortName">wr_active</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/wr_addr">
      <obj_property name="ElementShortName">wr_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">wr_addr[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/wready">
      <obj_property name="ElementShortName">wready</obj_property>
      <obj_property name="ObjectShortName">wready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/bvalid">
      <obj_property name="ElementShortName">bvalid</obj_property>
      <obj_property name="ObjectShortName">bvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/bready">
      <obj_property name="ElementShortName">bready</obj_property>
      <obj_property name="ObjectShortName">bready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/awready">
      <obj_property name="ElementShortName">awready</obj_property>
      <obj_property name="ObjectShortName">awready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/awvalid">
      <obj_property name="ElementShortName">awvalid</obj_property>
      <obj_property name="ObjectShortName">awvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/arvalid">
      <obj_property name="ElementShortName">arvalid</obj_property>
      <obj_property name="ObjectShortName">arvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/arready">
      <obj_property name="ElementShortName">arready</obj_property>
      <obj_property name="ObjectShortName">arready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/rvalid">
      <obj_property name="ElementShortName">rvalid</obj_property>
      <obj_property name="ObjectShortName">rvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/rready">
      <obj_property name="ElementShortName">rready</obj_property>
      <obj_property name="ObjectShortName">rready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/rdata">
      <obj_property name="ElementShortName">rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">rdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/rresp">
      <obj_property name="ElementShortName">rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/write_to_fifo_inst/fifo_cl_to_fifotest_inst/wr">
      <obj_property name="ElementShortName">wr</obj_property>
      <obj_property name="ObjectShortName">wr</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/write_to_fifo_inst/fifo_cl_to_fifotest_inst/din">
      <obj_property name="ElementShortName">din[63:0]</obj_property>
      <obj_property name="ObjectShortName">din[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/write_to_fifo_inst/fifo_cl_to_fifotest_inst/dout">
      <obj_property name="ElementShortName">dout[63:0]</obj_property>
      <obj_property name="ObjectShortName">dout[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/write_to_fifo_inst/fifo_cl_to_fifotest_inst/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/write_to_fifo_inst/fifo_cl_to_fifotest_inst/empty">
      <obj_property name="ElementShortName">empty</obj_property>
      <obj_property name="ObjectShortName">empty</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/write_to_fifo_inst/fifo_cl_to_fifotest_inst/full">
      <obj_property name="ElementShortName">full</obj_property>
      <obj_property name="ObjectShortName">full</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/write_to_fifo_inst/fifo_cl_to_fifotest_inst/wr_succ">
      <obj_property name="ElementShortName">wr_succ[3:0]</obj_property>
      <obj_property name="ObjectShortName">wr_succ[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/write_to_fifo_inst/hello_world_q">
      <obj_property name="ElementShortName">hello_world_q[31:0]</obj_property>
      <obj_property name="ObjectShortName">hello_world_q[31:0]</obj_property>
   </wvobject>
</wave_config>
