<title>Module Level Utilization</title><table width=100%><tr><td align=LEFT cellspacing=0 cellpadding=0><b>Module Level Utilization</b></td><td><b>Wed Jun 17 22:46:46 2015</b></td></tr></table><table border cellspacing='0' cellpadding='0'><tr bgcolor='#DDDDDD'><td><b>&nbsp;Module Name&nbsp;</b></td><td><b>&nbsp;Partition&nbsp;</b></td><td><b>&nbsp;Slices&nbsp;</b></td><td><b>&nbsp;Slice Reg&nbsp;</b></td><td><b>&nbsp;LUTs&nbsp;</b></td><td><b>&nbsp;LUTRAM&nbsp;</b></td><td><b>&nbsp;BRAM&nbsp;</b></td><td><b>&nbsp;MAP_MULT18X18&nbsp;</b></td><td><b>&nbsp;BUFG&nbsp;</b></td><td><b>&nbsp;DCM&nbsp;</b></td></tr><br><hr><br><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-] system</td><td><br></td><td align=right>&nbsp;0/6090&nbsp;</td><td align=right>&nbsp;0/4610&nbsp;</td><td align=right>&nbsp;0/5602&nbsp;</td><td align=right>&nbsp;0/408&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/17&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] lmb_bram</td><td><br></td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>lmb_bram</td><td><br></td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>system</td><td><br></td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] dlmb</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>dlmb</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] ilmb</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>ilmb</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] Cooler0PWM</td><td><br></td><td align=right>&nbsp;0/101&nbsp;</td><td align=right>&nbsp;0/104&nbsp;</td><td align=right>&nbsp;0/63&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Cooler0PWM</td><td><br></td><td align=right>&nbsp;0/101&nbsp;</td><td align=right>&nbsp;0/104&nbsp;</td><td align=right>&nbsp;0/63&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sysgen_dut</td><td><br></td><td align=right>&nbsp;0/101&nbsp;</td><td align=right>&nbsp;0/104&nbsp;</td><td align=right>&nbsp;0/63&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Config_x0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Duty</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwmmodlmag_x0</td><td><br></td><td align=right>&nbsp;0/90&nbsp;</td><td align=right>&nbsp;0/87&nbsp;</td><td align=right>&nbsp;0/63&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register8</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] edk_processor_7cc3b36771</td><td><br></td><td align=right>&nbsp;0/50&nbsp;</td><td align=right>&nbsp;0/54&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_memmap</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_decode</td><td><br></td><td align=right>&nbsp;47/47&nbsp;</td><td align=right>&nbsp;54/54&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwm_3d37a8f8ea</td><td><br></td><td align=right>&nbsp;3/28&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;3/46&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;4/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;5/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>relational2</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>relational</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] PumpPWM</td><td><br></td><td align=right>&nbsp;0/102&nbsp;</td><td align=right>&nbsp;0/104&nbsp;</td><td align=right>&nbsp;0/63&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] PumpPWM</td><td><br></td><td align=right>&nbsp;0/102&nbsp;</td><td align=right>&nbsp;0/104&nbsp;</td><td align=right>&nbsp;0/63&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sysgen_dut</td><td><br></td><td align=right>&nbsp;0/102&nbsp;</td><td align=right>&nbsp;0/104&nbsp;</td><td align=right>&nbsp;0/63&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Config_x0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Duty</td><td><br></td><td align=right>&nbsp;0/13&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;13/13&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwmmodlmag_x0</td><td><br></td><td align=right>&nbsp;0/88&nbsp;</td><td align=right>&nbsp;0/87&nbsp;</td><td align=right>&nbsp;0/63&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register8</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] edk_processor_7cc3b36771</td><td><br></td><td align=right>&nbsp;0/48&nbsp;</td><td align=right>&nbsp;0/54&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_memmap</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_decode</td><td><br></td><td align=right>&nbsp;45/45&nbsp;</td><td align=right>&nbsp;54/54&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwm_3d37a8f8ea</td><td><br></td><td align=right>&nbsp;3/27&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;3/46&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;3/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;5/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>relational2</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>relational</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] microblaze_0</td><td><br></td><td align=right>&nbsp;0/1218&nbsp;</td><td align=right>&nbsp;0/459&nbsp;</td><td align=right>&nbsp;0/1526&nbsp;</td><td align=right>&nbsp;0/320&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] microblaze_0</td><td><br></td><td align=right>&nbsp;0/1218&nbsp;</td><td align=right>&nbsp;0/459&nbsp;</td><td align=right>&nbsp;0/1526&nbsp;</td><td align=right>&nbsp;0/320&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] MicroBlaze_Core_I</td><td><br></td><td align=right>&nbsp;59/1218&nbsp;</td><td align=right>&nbsp;33/459&nbsp;</td><td align=right>&nbsp;34/1526&nbsp;</td><td align=right>&nbsp;0/320&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] Area.Data_Flow_I</td><td><br></td><td align=right>&nbsp;0/800&nbsp;</td><td align=right>&nbsp;0/212&nbsp;</td><td align=right>&nbsp;0/1163&nbsp;</td><td align=right>&nbsp;0/288&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] PC_Module_I</td><td><br></td><td align=right>&nbsp;0/109&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/94&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I</td><td><br></td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I</td><td><br></td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;2/3&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I</td><td><br></td><td align=right>&nbsp;3/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>PC_OF_Buffer</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] Register_File_I</td><td><br></td><td align=right>&nbsp;0/224&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/352&nbsp;</td><td align=right>&nbsp;0/256&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[0].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[10].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[11].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[12].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[13].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[14].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[15].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[16].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[17].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[18].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[19].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[1].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[20].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[21].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[22].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[23].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[24].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[25].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[26].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[27].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[28].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[29].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[2].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[30].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[31].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[3].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[4].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[5].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[6].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[7].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[8].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Gen_RegFile[9].Register_File_Bit_I</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] ALU_I</td><td><br></td><td align=right>&nbsp;1/34&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/34&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[10].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[11].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[12].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[13].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[14].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[15].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[16].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[17].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[18].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[19].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[1].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[20].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[21].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[22].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[23].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[24].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[25].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[26].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[27].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[28].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[29].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[2].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[30].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[31].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[3].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[4].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[5].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[6].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[7].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[8].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[9].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>FPGA_Target.ALL_Bits[0].ALU_Bit_I1</td><td><br></td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_Barrel_Shifter.barrel_shift_I</td><td><br></td><td align=right>&nbsp;119/119&nbsp;</td><td align=right>&nbsp;33/33&nbsp;</td><td align=right>&nbsp;225/225&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] Operand_Select_I</td><td><br></td><td align=right>&nbsp;15/111&nbsp;</td><td align=right>&nbsp;16/112&nbsp;</td><td align=right>&nbsp;0/128&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>mul_unit_I</td><td><br></td><td align=right>&nbsp;29/29&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] Result_Mux_I</td><td><br></td><td align=right>&nbsp;3/35&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/69&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Zero_Detect_I</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] Shift_Logic_Module_I</td><td><br></td><td align=right>&nbsp;68/122&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;115/210&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Use_PCMP_instr.count_leading_zeros_I</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Use_PCMP_instr.Using_FPGA.carry_equal_byte1</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Use_PCMP_instr.Using_FPGA.carry_equal_byte2</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Use_PCMP_instr.Using_FPGA.carry_equal_byte3</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Use_PCMP_instr.Using_FPGA.carry_equal_byte4</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] MSR_Reg_I</td><td><br></td><td align=right>&nbsp;9/12&nbsp;</td><td align=right>&nbsp;0/3&nbsp;</td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Area.Decode_I</td><td><br></td><td align=right>&nbsp;101/138&nbsp;</td><td align=right>&nbsp;74/78&nbsp;</td><td align=right>&nbsp;136/174&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] PreFetch_Buffer_I</td><td><br></td><td align=right>&nbsp;5/37&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;6/38&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[0].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[10].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[11].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[12].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[13].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[14].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[15].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[16].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[17].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[18].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[19].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[1].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[20].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[21].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[22].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[23].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[24].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[25].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[26].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[27].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[28].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[29].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[2].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[30].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[31].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[3].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[4].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[5].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[6].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[7].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[8].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Using_FPGA.PreFetch_Buffers[9].SRL16E_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Area.instr_mux_I1</td><td><br></td><td align=right>&nbsp;30/30&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Area.Using_I_PLB.IPLB_Interface_I1</td><td><br></td><td align=right>&nbsp;37/37&nbsp;</td><td align=right>&nbsp;35/35&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Area.Byte_Doublet_Handle_I</td><td><br></td><td align=right>&nbsp;74/74&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;116/116&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1</td><td><br></td><td align=right>&nbsp;80/80&nbsp;</td><td align=right>&nbsp;101/101&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] mb_plb</td><td><br></td><td align=right>&nbsp;0/210&nbsp;</td><td align=right>&nbsp;0/79&nbsp;</td><td align=right>&nbsp;0/250&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] mb_plb</td><td><br></td><td align=right>&nbsp;8/210&nbsp;</td><td align=right>&nbsp;9/79&nbsp;</td><td align=right>&nbsp;0/250&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] GEN_SHARED.I_PLB_SLAVE_ORS</td><td><br></td><td align=right>&nbsp;0/46&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/78&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>REARB_OR</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>RDDACK_OR</td><td><br></td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>WRDACK_OR</td><td><br></td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>ADDRACK_OR</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>RDCOMP_OR</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>WRCOMP_OR</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>RDBUS_OR</td><td><br></td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;64/64&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>GEN_SHARED.I_PLB_RD_DATAPATH</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] GEN_SHARED.I_PLB_WR_DATAPATH</td><td><br></td><td align=right>&nbsp;2/31&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/34&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>I_WRDBUS_MUX</td><td><br></td><td align=right>&nbsp;29/29&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] GEN_SHARED.I_PLB_ARBITER_LOGIC</td><td><br></td><td align=right>&nbsp;2/84&nbsp;</td><td align=right>&nbsp;2/38&nbsp;</td><td align=right>&nbsp;0/104&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>I_GENQUALREQ</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MSTR_REQ_MUX</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] I_WDT</td><td><br></td><td align=right>&nbsp;3/7&nbsp;</td><td align=right>&nbsp;1/5&nbsp;</td><td align=right>&nbsp;4/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>WDT_TIMEOUT_CNTR_I</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] I_ARB_ENCODER</td><td><br></td><td align=right>&nbsp;3/9&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC</td><td><br></td><td align=right>&nbsp;5/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] I_MUXEDSIGNALS</td><td><br></td><td align=right>&nbsp;4/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;4/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>RNW_MUX</td><td><br></td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>I_ARBCONTROL_SM</td><td><br></td><td align=right>&nbsp;58/58&nbsp;</td><td align=right>&nbsp;25/25&nbsp;</td><td align=right>&nbsp;83/83&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] GEN_SHARED.I_PLB_ADDRPATH</td><td><br></td><td align=right>&nbsp;20/40&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;1/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>I_PLBADDR_MUX</td><td><br></td><td align=right>&nbsp;18/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;30/30&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>I_PLBBE_MUX</td><td><br></td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] ilmb_cntlr</td><td><br></td><td align=right>&nbsp;0/3&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>ilmb_cntlr</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] proc_sys_reset_0</td><td><br></td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/31&nbsp;</td><td align=right>&nbsp;0/20&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] proc_sys_reset_0</td><td><br></td><td align=right>&nbsp;2/32&nbsp;</td><td align=right>&nbsp;2/31&nbsp;</td><td align=right>&nbsp;0/20&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] SEQ</td><td><br></td><td align=right>&nbsp;12/17&nbsp;</td><td align=right>&nbsp;11/17&nbsp;</td><td align=right>&nbsp;7/13&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>SEQ_COUNTER</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>EXT_LPF</td><td><br></td><td align=right>&nbsp;13/13&nbsp;</td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] clock_generator_0</td><td><br></td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] clock_generator_0</td><td><br></td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td><br></td></tr><tr><td>DCM0_INST</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] SpiZybo</td><td><br></td><td align=right>&nbsp;0/519&nbsp;</td><td align=right>&nbsp;0/405&nbsp;</td><td align=right>&nbsp;0/478&nbsp;</td><td align=right>&nbsp;0/64&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] SpiZybo</td><td><br></td><td align=right>&nbsp;39/519&nbsp;</td><td align=right>&nbsp;5/405&nbsp;</td><td align=right>&nbsp;52/478&nbsp;</td><td align=right>&nbsp;0/64&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] I_PLBv46_IPIF</td><td><br></td><td align=right>&nbsp;0/142&nbsp;</td><td align=right>&nbsp;0/145&nbsp;</td><td align=right>&nbsp;0/53&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] I_SLAVE_ATTACHMENT</td><td><br></td><td align=right>&nbsp;91/142&nbsp;</td><td align=right>&nbsp;108/145&nbsp;</td><td align=right>&nbsp;13/53&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] I_DECODER</td><td><br></td><td align=right>&nbsp;22/43&nbsp;</td><td align=right>&nbsp;28/28&nbsp;</td><td align=right>&nbsp;3/28&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] I_OR_CS</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[2].GEN_PLB_SHARED.MEM_SELECT_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[2].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I</td><td><br></td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I</td><td><br></td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I</td><td><br></td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>I_CONTROL_REG_1</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>I_SOFT_RESET</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>I_SPI_MODULE</td><td><br></td><td align=right>&nbsp;204/204&nbsp;</td><td align=right>&nbsp;194/194&nbsp;</td><td align=right>&nbsp;223/223&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MAP_SIGNALS_AND_REG_WITH_FIFOS.I_FIFO_IF_MODULE</td><td><br></td><td align=right>&nbsp;25/25&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;23/23&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MAP_SIGNALS_AND_REG_WITH_FIFOS.I_RECEIVE_FIFO</td><td><br></td><td align=right>&nbsp;25/25&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;45/45&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MAP_SIGNALS_AND_REG_WITH_FIFOS.I_TRANSMIT_FIFO</td><td><br></td><td align=right>&nbsp;26/26&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;46/46&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>I_INTERRUPT_CONTROL</td><td><br></td><td align=right>&nbsp;28/28&nbsp;</td><td align=right>&nbsp;23/23&nbsp;</td><td align=right>&nbsp;25/25&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>I_STATUS_REG</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] dlmb_cntlr</td><td><br></td><td align=right>&nbsp;0/7&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>dlmb_cntlr</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] LED4gpio</td><td><br></td><td align=right>&nbsp;0/86&nbsp;</td><td align=right>&nbsp;0/82&nbsp;</td><td align=right>&nbsp;0/52&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] LED4gpio</td><td><br></td><td align=right>&nbsp;6/86&nbsp;</td><td align=right>&nbsp;0/82&nbsp;</td><td align=right>&nbsp;6/52&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] PLBV46_I</td><td><br></td><td align=right>&nbsp;0/65&nbsp;</td><td align=right>&nbsp;0/68&nbsp;</td><td align=right>&nbsp;0/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] I_SLAVE_ATTACHMENT</td><td><br></td><td align=right>&nbsp;49/65&nbsp;</td><td align=right>&nbsp;56/68&nbsp;</td><td align=right>&nbsp;13/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] I_DECODER</td><td><br></td><td align=right>&nbsp;3/7&nbsp;</td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>gpio_core_1</td><td><br></td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;13/13&nbsp;</td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] ipsdksebesegespozicio_plbw_2</td><td><br></td><td align=right>&nbsp;0/943&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] ipsdksebesegespozicio_plbw_2</td><td><br></td><td align=right>&nbsp;0/943&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sysgen_dut</td><td><br></td><td align=right>&nbsp;0/943&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] PosRef</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] ToltesiIdo</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Q2</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] SugarakAranya</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] eSebesseg</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] AktSebesseg</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Q0</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Q1</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] RefSpeed</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] q_sav</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] SebessegPozicio</td><td><br></td><td align=right>&nbsp;0/13&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;13/13&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] AktPozicio</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] PidTs</td><td><br></td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] UPozicio</td><td><br></td><td align=right>&nbsp;0/22&nbsp;</td><td align=right>&nbsp;0/23&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;22/22&nbsp;</td><td align=right>&nbsp;23/23&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] USebesseg</td><td><br></td><td align=right>&nbsp;0/26&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;26/26&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Config_x0</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] ipsdksebesegespozicio_x0</td><td><br></td><td align=right>&nbsp;0/731&nbsp;</td><td align=right>&nbsp;0/549&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] h_hid_ileszto1_f27e58c4dd</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/26&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodus_v_ge</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] h_hid_ileszto2_7671127c92</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/26&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodus_v_ge</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] edk_processor_22b9db8c44</td><td><br></td><td align=right>&nbsp;0/187&nbsp;</td><td align=right>&nbsp;0/169&nbsp;</td><td align=right>&nbsp;0/202&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_memmap</td><td><br></td><td align=right>&nbsp;101/101&nbsp;</td><td align=right>&nbsp;66/66&nbsp;</td><td align=right>&nbsp;155/155&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_decode</td><td><br></td><td align=right>&nbsp;86/86&nbsp;</td><td align=right>&nbsp;103/103&nbsp;</td><td align=right>&nbsp;47/47&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter3</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter4</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter5</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozici_szab_c4239a9ed1</td><td><br></td><td align=right>&nbsp;1/167&nbsp;</td><td align=right>&nbsp;0/96&nbsp;</td><td align=right>&nbsp;1/188&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwm_a327091309</td><td><br></td><td align=right>&nbsp;0/25&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/44&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;4/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;5/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_korltozsa</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_v_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozic_8612479328</td><td><br></td><td align=right>&nbsp;0/33&nbsp;</td><td align=right>&nbsp;0/19&nbsp;</td><td align=right>&nbsp;0/34&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register1</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register2</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] regiszeter</td><td><br></td><td align=right>&nbsp;2/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sszead</td><td><br></td><td align=right>&nbsp;9/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sebesseg_m_r_0ae19925ed</td><td><br></td><td align=right>&nbsp;0/41&nbsp;</td><td align=right>&nbsp;0/35&nbsp;</td><td align=right>&nbsp;0/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] dir_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] imp_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] kimeneti_reg</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sebess_g_reg</td><td><br></td><td align=right>&nbsp;1/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] addsub</td><td><br></td><td align=right>&nbsp;9/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/7&nbsp;</td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/7&nbsp;</td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozszab_5ed7430573</td><td><br></td><td align=right>&nbsp;2/60&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;2/76&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] hiba_0_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] delay</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] hiba_sz_mol_sa</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>mux</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>modulusz_mux</td><td><br></td><td align=right>&nbsp;13/13&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>pozitiv_hiba</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_el_rte_a_0_t</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>refval_vltozott</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_v_laszt_mux</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_kil_pett_a_s_vbol</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sebess_g_szab_5adc82f9fe</td><td><br></td><td align=right>&nbsp;2/329&nbsp;</td><td align=right>&nbsp;0/236&nbsp;</td><td align=right>&nbsp;2/338&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] szinkroniz_l_s</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pidrek_f13bcc123e</td><td><br></td><td align=right>&nbsp;0/125&nbsp;</td><td align=right>&nbsp;0/89&nbsp;</td><td align=right>&nbsp;0/103&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] eltol_shoz_szinkroniz_l</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] ena_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] szorz_shoz_szinkroniz_l</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] x3_clk_ena_jel</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] szorz</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] adat_reg</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_1</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_3</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_2</td><td><br></td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] adat_ut</td><td><br></td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;1/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sszegz</td><td><br></td><td align=right>&nbsp;11/20&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/34&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp2.core_instance2</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;18/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>muxe</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>muxq</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwm_68d29cf3b3</td><td><br></td><td align=right>&nbsp;0/25&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/43&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;4/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;5/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_korltozsa</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_v_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sebesseg_m_r_2fd50f1421</td><td><br></td><td align=right>&nbsp;0/43&nbsp;</td><td align=right>&nbsp;0/35&nbsp;</td><td align=right>&nbsp;0/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] dir_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] imp_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] kimeneti_reg</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sebess_g_reg</td><td><br></td><td align=right>&nbsp;1/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] addsub</td><td><br></td><td align=right>&nbsp;10/19&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] mintav_teli_jel_generator_780ae48a1c</td><td><br></td><td align=right>&nbsp;0/55&nbsp;</td><td align=right>&nbsp;0/64&nbsp;</td><td align=right>&nbsp;0/65&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] delay</td><td><br></td><td align=right>&nbsp;0/22&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/22&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;22/22&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sz_ml_l</td><td><br></td><td align=right>&nbsp;1/17&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;1/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodusv_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>ts_v_ltozott</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] hiba</td><td><br></td><td align=right>&nbsp;11/20&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] visszacsatol_s</td><td><br></td><td align=right>&nbsp;12/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] mult</td><td><br></td><td align=right>&nbsp;16/26&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;27/27&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] latency_gt_0.reg</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inkremnt_lis_jelfeldolgoz_2</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] ipsdksebesegespozicio_plbw_1</td><td><br></td><td align=right>&nbsp;0/945&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] ipsdksebesegespozicio_plbw_1</td><td><br></td><td align=right>&nbsp;0/945&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sysgen_dut</td><td><br></td><td align=right>&nbsp;0/945&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] AktSebesseg</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] PosRef</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] SugarakAranya</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] RefSpeed</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] SebessegPozicio</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Q0</td><td><br></td><td align=right>&nbsp;0/13&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;13/13&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Q1</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Q2</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] eSebesseg</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] AktPozicio</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] UPozicio</td><td><br></td><td align=right>&nbsp;0/19&nbsp;</td><td align=right>&nbsp;0/23&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;19/19&nbsp;</td><td align=right>&nbsp;23/23&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] PidTs</td><td><br></td><td align=right>&nbsp;0/22&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;22/22&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] USebesseg</td><td><br></td><td align=right>&nbsp;0/26&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;26/26&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Config_x0</td><td><br></td><td align=right>&nbsp;0/5&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] ipsdksebesegespozicio_x0</td><td><br></td><td align=right>&nbsp;0/732&nbsp;</td><td align=right>&nbsp;0/549&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] h_hid_ileszto1_f27e58c4dd</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/26&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodus_v_ge</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] h_hid_ileszto2_7671127c92</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/26&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodus_v_ge</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] edk_processor_22b9db8c44</td><td><br></td><td align=right>&nbsp;0/187&nbsp;</td><td align=right>&nbsp;0/169&nbsp;</td><td align=right>&nbsp;0/202&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_memmap</td><td><br></td><td align=right>&nbsp;104/104&nbsp;</td><td align=right>&nbsp;66/66&nbsp;</td><td align=right>&nbsp;155/155&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_decode</td><td><br></td><td align=right>&nbsp;83/83&nbsp;</td><td align=right>&nbsp;103/103&nbsp;</td><td align=right>&nbsp;47/47&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter3</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter4</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter5</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozici_szab_c4239a9ed1</td><td><br></td><td align=right>&nbsp;1/168&nbsp;</td><td align=right>&nbsp;0/96&nbsp;</td><td align=right>&nbsp;1/188&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwm_a327091309</td><td><br></td><td align=right>&nbsp;0/24&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/44&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;3/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;5/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_korltozsa</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_v_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozic_8612479328</td><td><br></td><td align=right>&nbsp;0/34&nbsp;</td><td align=right>&nbsp;0/19&nbsp;</td><td align=right>&nbsp;0/34&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register1</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register2</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sszead</td><td><br></td><td align=right>&nbsp;10/19&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] regiszeter</td><td><br></td><td align=right>&nbsp;2/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sebesseg_m_r_0ae19925ed</td><td><br></td><td align=right>&nbsp;0/47&nbsp;</td><td align=right>&nbsp;0/35&nbsp;</td><td align=right>&nbsp;0/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] dir_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] imp_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] kimeneti_reg</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sebess_g_reg</td><td><br></td><td align=right>&nbsp;1/13&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] addsub</td><td><br></td><td align=right>&nbsp;11/20&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/7&nbsp;</td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/7&nbsp;</td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozszab_5ed7430573</td><td><br></td><td align=right>&nbsp;2/55&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;2/76&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] hiba_0_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] delay</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] hiba_sz_mol_sa</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>mux</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>modulusz_mux</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_el_rte_a_0_t</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>pozitiv_hiba</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>refval_vltozott</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_v_laszt_mux</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_kil_pett_a_s_vbol</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sebess_g_szab_5adc82f9fe</td><td><br></td><td align=right>&nbsp;2/329&nbsp;</td><td align=right>&nbsp;0/236&nbsp;</td><td align=right>&nbsp;2/338&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] szinkroniz_l_s</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pidrek_f13bcc123e</td><td><br></td><td align=right>&nbsp;0/126&nbsp;</td><td align=right>&nbsp;0/89&nbsp;</td><td align=right>&nbsp;0/103&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] eltol_shoz_szinkroniz_l</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] ena_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] szorz_shoz_szinkroniz_l</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] x3_clk_ena_jel</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] adat_reg</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] szorz</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_1</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_2</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_3</td><td><br></td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] adat_ut</td><td><br></td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;1/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>muxe</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>muxq</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sszegz</td><td><br></td><td align=right>&nbsp;9/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/34&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp2.core_instance2</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;18/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwm_68d29cf3b3</td><td><br></td><td align=right>&nbsp;0/25&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/43&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;4/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;5/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_korltozsa</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_v_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sebesseg_m_r_2fd50f1421</td><td><br></td><td align=right>&nbsp;0/44&nbsp;</td><td align=right>&nbsp;0/35&nbsp;</td><td align=right>&nbsp;0/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] dir_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] imp_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] kimeneti_reg</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sebess_g_reg</td><td><br></td><td align=right>&nbsp;1/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] addsub</td><td><br></td><td align=right>&nbsp;10/19&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] mintav_teli_jel_generator_780ae48a1c</td><td><br></td><td align=right>&nbsp;0/54&nbsp;</td><td align=right>&nbsp;0/64&nbsp;</td><td align=right>&nbsp;0/65&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] delay</td><td><br></td><td align=right>&nbsp;0/21&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/21&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;21/21&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sz_ml_l</td><td><br></td><td align=right>&nbsp;1/17&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;1/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodusv_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>ts_v_ltozott</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] visszacsatol_s</td><td><br></td><td align=right>&nbsp;12/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] hiba</td><td><br></td><td align=right>&nbsp;14/23&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] mult</td><td><br></td><td align=right>&nbsp;15/24&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;27/27&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] latency_gt_0.reg</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inkremnt_lis_jelfeldolgoz_2</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] ToltesiIdo</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] q_sav</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-] ipsdksebesegespozicio_plbw_3</td><td><br></td><td align=right>&nbsp;0/957&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-] ipsdksebesegespozicio_plbw_3</td><td><br></td><td align=right>&nbsp;0/957&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sysgen_dut</td><td><br></td><td align=right>&nbsp;0/957&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] ToltesiIdo</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Q0</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] SugarakAranya</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Q1</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Q2</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] RefSpeed</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] q_sav</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] AktPozicio</td><td><br></td><td align=right>&nbsp;0/13&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;13/13&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] SebessegPozicio</td><td><br></td><td align=right>&nbsp;0/13&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;13/13&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] eSebesseg</td><td><br></td><td align=right>&nbsp;0/13&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;13/13&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] AktSebesseg</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] PidTs</td><td><br></td><td align=right>&nbsp;0/20&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;20/20&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] UPozicio</td><td><br></td><td align=right>&nbsp;0/20&nbsp;</td><td align=right>&nbsp;0/23&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;20/20&nbsp;</td><td align=right>&nbsp;23/23&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] USebesseg</td><td><br></td><td align=right>&nbsp;0/28&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;28/28&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] Config_x0</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] ipsdksebesegespozicio_x0</td><td><br></td><td align=right>&nbsp;0/741&nbsp;</td><td align=right>&nbsp;0/549&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] h_hid_ileszto1_f27e58c4dd</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/26&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodus_v_ge</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] h_hid_ileszto2_7671127c92</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/26&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodus_v_ge</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] edk_processor_22b9db8c44</td><td><br></td><td align=right>&nbsp;0/188&nbsp;</td><td align=right>&nbsp;0/169&nbsp;</td><td align=right>&nbsp;0/202&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_memmap</td><td><br></td><td align=right>&nbsp;104/104&nbsp;</td><td align=right>&nbsp;66/66&nbsp;</td><td align=right>&nbsp;155/155&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_decode</td><td><br></td><td align=right>&nbsp;84/84&nbsp;</td><td align=right>&nbsp;103/103&nbsp;</td><td align=right>&nbsp;47/47&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter3</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter4</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter5</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozici_szab_c4239a9ed1</td><td><br></td><td align=right>&nbsp;1/167&nbsp;</td><td align=right>&nbsp;0/96&nbsp;</td><td align=right>&nbsp;1/188&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwm_a327091309</td><td><br></td><td align=right>&nbsp;0/25&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/44&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;4/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;5/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_korltozsa</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_v_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozic_8612479328</td><td><br></td><td align=right>&nbsp;0/31&nbsp;</td><td align=right>&nbsp;0/19&nbsp;</td><td align=right>&nbsp;0/34&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register1</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register2</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] regiszeter</td><td><br></td><td align=right>&nbsp;2/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sszead</td><td><br></td><td align=right>&nbsp;8/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sebesseg_m_r_0ae19925ed</td><td><br></td><td align=right>&nbsp;0/44&nbsp;</td><td align=right>&nbsp;0/35&nbsp;</td><td align=right>&nbsp;0/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] dir_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] imp_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] kimeneti_reg</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sebess_g_reg</td><td><br></td><td align=right>&nbsp;1/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] addsub</td><td><br></td><td align=right>&nbsp;9/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozszab_5ed7430573</td><td><br></td><td align=right>&nbsp;2/60&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;2/76&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] hiba_0_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] delay</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] hiba_sz_mol_sa</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>mux</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>modulusz_mux</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>pozitiv_hiba</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_el_rte_a_0_t</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>refval_vltozott</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_v_laszt_mux</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_kil_pett_a_s_vbol</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sebess_g_szab_5adc82f9fe</td><td><br></td><td align=right>&nbsp;2/338&nbsp;</td><td align=right>&nbsp;0/236&nbsp;</td><td align=right>&nbsp;2/338&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] szinkroniz_l_s</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pidrek_f13bcc123e</td><td><br></td><td align=right>&nbsp;0/125&nbsp;</td><td align=right>&nbsp;0/89&nbsp;</td><td align=right>&nbsp;0/103&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] eltol_shoz_szinkroniz_l</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] ena_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] szorz_shoz_szinkroniz_l</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] x3_clk_ena_jel</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] szorz</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] adat_reg</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_1</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_2</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_3</td><td><br></td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] adat_ut</td><td><br></td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;1/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sszegz</td><td><br></td><td align=right>&nbsp;10/19&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/34&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp2.core_instance2</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;18/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>muxe</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>muxq</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwm_68d29cf3b3</td><td><br></td><td align=right>&nbsp;0/24&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/43&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;3/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;5/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_korltozsa</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_v_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sebesseg_m_r_2fd50f1421</td><td><br></td><td align=right>&nbsp;0/46&nbsp;</td><td align=right>&nbsp;0/35&nbsp;</td><td align=right>&nbsp;0/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] dir_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] imp_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] kimeneti_reg</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sebess_g_reg</td><td><br></td><td align=right>&nbsp;1/13&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] addsub</td><td><br></td><td align=right>&nbsp;12/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] mintav_teli_jel_generator_780ae48a1c</td><td><br></td><td align=right>&nbsp;0/56&nbsp;</td><td align=right>&nbsp;0/64&nbsp;</td><td align=right>&nbsp;0/65&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] delay</td><td><br></td><td align=right>&nbsp;0/23&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/23&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;23/23&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sz_ml_l</td><td><br></td><td align=right>&nbsp;1/17&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;1/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodusv_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>ts_v_ltozott</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] visszacsatol_s</td><td><br></td><td align=right>&nbsp;12/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] hiba</td><td><br></td><td align=right>&nbsp;13/22&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;[+] mult</td><td><br></td><td align=right>&nbsp;17/29&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;27/27&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] latency_gt_0.reg</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inkremnt_lis_jelfeldolgoz_2</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] PosRef</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-] ipsdksebesegespozicio_plbw_0</td><td><br></td><td align=right>&nbsp;0/961&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] ipsdksebesegespozicio_plbw_0</td><td><br></td><td align=right>&nbsp;0/961&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-] sysgen_dut</td><td><br></td><td align=right>&nbsp;0/961&nbsp;</td><td align=right>&nbsp;0/834&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] ToltesiIdo</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] q_sav</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] SugarakAranya</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] RefSpeed</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] SebessegPozicio</td><td><br></td><td align=right>&nbsp;0/13&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;13/13&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] AktPozicio</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] AktSebesseg</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] Q0</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] Q1</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] Q2</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] eSebesseg</td><td><br></td><td align=right>&nbsp;0/14&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;14/14&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] UPozicio</td><td><br></td><td align=right>&nbsp;0/20&nbsp;</td><td align=right>&nbsp;0/23&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;20/20&nbsp;</td><td align=right>&nbsp;23/23&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] PidTs</td><td><br></td><td align=right>&nbsp;0/23&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;23/23&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] USebesseg</td><td><br></td><td align=right>&nbsp;0/25&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;25/25&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] Config_x0</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-] ipsdksebesegespozicio_x0</td><td><br></td><td align=right>&nbsp;0/738&nbsp;</td><td align=right>&nbsp;0/549&nbsp;</td><td align=right>&nbsp;0/786&nbsp;</td><td align=right>&nbsp;0/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] h_hid_ileszto1_f27e58c4dd</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/26&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodus_v_ge</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] h_hid_ileszto2_7671127c92</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/26&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter1</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodus_v_ge</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] edk_processor_22b9db8c44</td><td><br></td><td align=right>&nbsp;0/196&nbsp;</td><td align=right>&nbsp;0/169&nbsp;</td><td align=right>&nbsp;0/202&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_memmap</td><td><br></td><td align=right>&nbsp;106/106&nbsp;</td><td align=right>&nbsp;66/66&nbsp;</td><td align=right>&nbsp;155/155&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>plb_decode</td><td><br></td><td align=right>&nbsp;90/90&nbsp;</td><td align=right>&nbsp;103/103&nbsp;</td><td align=right>&nbsp;47/47&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter2</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter3</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter4</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter5</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozici_szab_c4239a9ed1</td><td><br></td><td align=right>&nbsp;1/171&nbsp;</td><td align=right>&nbsp;0/96&nbsp;</td><td align=right>&nbsp;1/188&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwm_a327091309</td><td><br></td><td align=right>&nbsp;0/24&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/44&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;3/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;5/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_korltozsa</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_v_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozic_8612479328</td><td><br></td><td align=right>&nbsp;0/36&nbsp;</td><td align=right>&nbsp;0/19&nbsp;</td><td align=right>&nbsp;0/34&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register1</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register2</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sszead</td><td><br></td><td align=right>&nbsp;11/20&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] regiszeter</td><td><br></td><td align=right>&nbsp;2/13&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sebesseg_m_r_0ae19925ed</td><td><br></td><td align=right>&nbsp;0/44&nbsp;</td><td align=right>&nbsp;0/35&nbsp;</td><td align=right>&nbsp;0/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] dir_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] imp_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] kimeneti_reg</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sebess_g_reg</td><td><br></td><td align=right>&nbsp;1/12&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] addsub</td><td><br></td><td align=right>&nbsp;10/19&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] register_x0</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/6&nbsp;</td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pozszab_5ed7430573</td><td><br></td><td align=right>&nbsp;2/60&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;2/76&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] hiba_0_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] delay</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] hiba_sz_mol_sa</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>mux</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>modulusz_mux</td><td><br></td><td align=right>&nbsp;13/13&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>pozitiv_hiba</td><td><br></td><td align=right>&nbsp;3/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_el_rte_a_0_t</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>refval_vltozott</td><td><br></td><td align=right>&nbsp;4/4&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_v_laszt_mux</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>hiba_kil_pett_a_s_vbol</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-] sebess_g_szab_5adc82f9fe</td><td><br></td><td align=right>&nbsp;2/323&nbsp;</td><td align=right>&nbsp;0/236&nbsp;</td><td align=right>&nbsp;2/338&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-] szinkroniz_l_s</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-] register_x0</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pidrek_f13bcc123e</td><td><br></td><td align=right>&nbsp;0/124&nbsp;</td><td align=right>&nbsp;0/89&nbsp;</td><td align=right>&nbsp;0/103&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] eltol_shoz_szinkroniz_l</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] ena_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] szorz_shoz_szinkroniz_l</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] x3_clk_ena_jel</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_1</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] adat_reg</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] szorz</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/12&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;12/12&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_2</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] k_sleltet_3</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/15&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>logical</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] adat_ut</td><td><br></td><td align=right>&nbsp;1/2&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;1/3&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sszegz</td><td><br></td><td align=right>&nbsp;11/20&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/34&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp2.core_instance2</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;18/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>muxe</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>muxq</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] pwm_68d29cf3b3</td><td><br></td><td align=right>&nbsp;0/24&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/43&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] counter</td><td><br></td><td align=right>&nbsp;3/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;5/21&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/8&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_korltozsa</td><td><br></td><td align=right>&nbsp;5/5&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;7/7&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>kit_lt_s_v_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/15&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] sebesseg_m_r_2fd50f1421</td><td><br></td><td align=right>&nbsp;0/44&nbsp;</td><td align=right>&nbsp;0/35&nbsp;</td><td align=right>&nbsp;0/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] dir_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] imp_reg</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] kimeneti_reg</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inverter</td><td><br></td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sebess_g_reg</td><td><br></td><td align=right>&nbsp;1/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;1/1&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] synth_reg_inst</td><td><br></td><td align=right>&nbsp;0/10&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;10/10&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] addsub</td><td><br></td><td align=right>&nbsp;10/19&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] mintav_teli_jel_generator_780ae48a1c</td><td><br></td><td align=right>&nbsp;0/53&nbsp;</td><td align=right>&nbsp;0/64&nbsp;</td><td align=right>&nbsp;0/65&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] delay</td><td><br></td><td align=right>&nbsp;0/20&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] srl_delay.synth_reg_srl_inst</td><td><br></td><td align=right>&nbsp;0/20&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;20/20&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] sz_ml_l</td><td><br></td><td align=right>&nbsp;1/17&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;1/33&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;32/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>periodusv_ge</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>ts_v_ltozott</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] visszacsatol_s</td><td><br></td><td align=right>&nbsp;10/19&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] mult</td><td><br></td><td align=right>&nbsp;17/28&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;27/27&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp1.core_instance1</td><td><br></td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] latency_gt_0.reg</td><td><br></td><td align=right>&nbsp;0/11&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>partial_one.last_srl17e</td><td><br></td><td align=right>&nbsp;11/11&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] hiba</td><td><br></td><td align=right>&nbsp;9/18&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;15/32&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;[+] comp0.core_instance0</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>blk00000001</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;17/17&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>inkremnt_lis_jelfeldolgoz_2</td><td><br></td><td align=right>&nbsp;8/8&nbsp;</td><td align=right>&nbsp;6/6&nbsp;</td><td align=right>&nbsp;2/2&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[+] PosRef</td><td><br></td><td align=right>&nbsp;0/9&nbsp;</td><td align=right>&nbsp;0/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr><tr><td>latency_gt_0.fd_array[1].reg_comp</td><td><br></td><td align=right>&nbsp;9/9&nbsp;</td><td align=right>&nbsp;16/16&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td align=right>&nbsp;0/0&nbsp;</td><td><br></td></tr></table>