INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/RegisterBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/alu_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/dec2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/dig_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/div_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/mux2_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/reg_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Internship_Silviu/MIPS_Proiect/MIPS/MIPS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
