# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Histogram_to_Depth.srcs/sources_1/ip/div_gen_0_1/sim/div_gen_0.vhd" \
"../../../../Histogram_to_Depth.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \

# Do not sort compile order
nosort
