// Seed: 1659918058
module module_0 (
    input tri id_0,
    input uwire id_1,
    output tri0 id_2,
    output tri0 id_3,
    output wire id_4,
    input wire id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    output tri0 id_9,
    output uwire id_10,
    input supply0 id_11,
    input wor id_12
);
  supply0 id_14 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd77
) (
    input wire id_0,
    output supply1 id_1,
    output wand id_2,
    output tri1 id_3,
    input wire id_4,
    input supply0 _id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri id_8
);
  if (1) wand id_10 = 1'h0;
  wire id_11;
  ;
  wire id_12 = 1;
  logic [7:0] id_13;
  logic [id_5 : 1] \id_14 = id_8;
  logic id_15;
  wire id_16;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_2,
      id_2,
      id_2,
      id_0,
      id_6,
      id_2,
      id_0,
      id_3,
      id_2,
      id_6,
      id_6
  );
  always @(posedge 1) id_13[1'b0] = id_13;
endmodule
