# vsim "+addr_trace_file_name=..//verification//mem5.addr" -c mem_system_perfbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:44:39 on Dec 05,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-126-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.mem_system_perfbench
# Loading __work.mem_system_hier
# Loading __work.clkrst
# Loading __work.mem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mem_system_ref
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cache_controller'.  Expected 28, found 24.
#    Time: 0 ns  Iteration: 0  Instance: /mem_system_perfbench/DUT/m0/cache_controller File: mem_system.v Line: 142
# log -howmany -rec /* 
# 1587
#  run -all
# Using trace file                                                                                                                                                                                                                                      ..//verification//mem5.addr
# LOG: ReQNum    1 Cycle       11 ReqCycle        3 Wr Addr 0x0320 Value 0x0096 ValueRef 0x0096 HIT 0
# 
# Line interpretted as comment:                                                                                                     // Write 150 to address 800
# 
# LOG: ReQNum    2 Cycle       21 ReqCycle       13 Wr Addr 0x0384 Value 0x004b ValueRef 0x004b HIT 0
# 
# Line interpretted as comment:                                                                                                      // Write 75 to address 900
# 
# LOG: ReqNum    3 Cycle       24 ReqCycle       23 Rd Addr 0x0320 Value 0x0096 ValueRef 0x0096 HIT 1
# 
# Line interpretted as comment:                                                                                                        // Read from address 800
# 
# LOG: ReQNum    4 Cycle       33 ReqCycle       25 Wr Addr 0x0352 Value 0x007d ValueRef 0x007d HIT 0
# 
# Line interpretted as comment:                                                                                                     // Write 125 to address 850
# 
# LOG: ReqNum    5 Cycle       36 ReqCycle       35 Rd Addr 0x0384 Value 0x004b ValueRef 0x004b HIT 1
# 
# Line interpretted as comment:                                                                                                        // Read from address 900
# 
# LOG: ReqNum    6 Cycle       38 ReqCycle       37 Rd Addr 0x0352 Value 0x007d ValueRef 0x007d HIT 1
# 
# Line interpretted as comment:                                                                                                         // Read from address 850
# LOG: Done all Requests:          6 Replies:          6 Cycles:         39 Hits:          3
# Test status: SUCCESS
# ** Note: $stop    : mem_system_perfbench.v(202)
#    Time: 3887 ns  Iteration: 0  Instance: /mem_system_perfbench
# Break in Task end_simulation at mem_system_perfbench.v line 202
# Stopped at mem_system_perfbench.v line 202
# victimway: 1
# Store Miss for Address 800 in way 0
# victimway: 0
# Store Miss for Address 900 in way 0
# victimway: 1
# Load Hit for Address 800 in way 0
# victimway: 0
# Store Miss for Address 850 in way 0
# victimway: 1
# Load Hit for Address 900 in way 0
# victimway: 0
# Load Hit for Address 850 in way 0
# End time: 19:45:09 on Dec 05,2024, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
