ARM GAS  /tmp/ccPct3Hd.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 6
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"system_stm32n6xx_fsbl.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.
  25              		.global	SystemCoreClock
  26              		.section	.data.SystemCoreClock,"aw"
  27              		.align	2
  30              	SystemCoreClock:
  31 0000 0090D003 		.word	64000000
  32              		.section	.text.SystemInit,"ax",%progbits
  33              		.align	1
  34              		.global	SystemInit
  35              		.syntax unified
  36              		.thumb
  37              		.thumb_func
  39              	SystemInit:
  40              	.LFB229:
   1:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   ******************************************************************************
   3:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @file    system_stm32n6xx_fsbl.c
   4:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @author  MCD Application Team
   5:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @brief   CMSIS Cortex-M55 Device Peripheral Access Layer System Source File
   6:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *          to be used after the boot ROM execution in an applicative code called
   7:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *          "FSBL" for First Stage Boot Loader.
   8:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
   9:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *   This file provides two functions and one global variable to be called from
  10:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *   user application:
  11:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *      - SystemInit(): This function is called at secure startup just after the
  12:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                      boot ROM execution and before branch to secure main program.
  13:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                      This call is made inside the "startup_stm32n6xx_fsbl.s" file.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                      This function does not manage security isolation (IDAU/SAU,
  15:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                      interrupts, ...) unless USER_TZ_SAU_SETUP is defined at
  16:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                      project level.
  17:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *      - SystemCoreClock variable: Contains the CPU core clock, it can be used
  19:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                                  by the user application to setup the SysTick
  20:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                                  timer or configure other parameters.
ARM GAS  /tmp/ccPct3Hd.s 			page 2


  21:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  22:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  23:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                                 be called whenever the core clock is changed
  24:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                                 during program execution.
  25:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  26:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *   After each device reset the HSI (64 MHz) is used as system clock source.
  27:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *   Then SystemInit() function is called, in "startup_stm32n6xx_fsbl.s" file, to
  28:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *   configure the system before to branch to main program.
  29:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  30:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   ******************************************************************************
  31:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @attention
  32:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  33:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * Copyright (c) 2023 STMicroelectronics.
  34:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * All rights reserved.
  35:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  36:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * This software is licensed under terms that can be found in the LICENSE file
  37:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * in the root directory of this software component.
  38:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  39:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  40:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   ******************************************************************************
  41:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  42:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  43:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup CMSIS
  44:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
  45:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  46:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  47:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System
  48:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
  49:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  50:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  51:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_Includes
  52:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
  53:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  54:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  55:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #include "stm32n6xx.h"
  56:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined(USER_TZ_SAU_SETUP)
  57:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #include "partition_stm32n6xx.h"  /* Trustzone-M core secure attributes */
  58:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* USER_TZ_SAU_SETUP */
  59:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #include <math.h>
  60:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  61:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
  62:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
  63:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  64:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  65:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_TypesDefinitions
  66:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
  67:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  68:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  69:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined ( __ICCARM__ )
  70:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #  define CMSE_NS_ENTRY __cmse_nonsecure_entry
  71:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #else
  72:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #  define CMSE_NS_ENTRY __attribute((cmse_nonsecure_entry))
  73:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif
  74:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  75:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
  76:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
  77:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
ARM GAS  /tmp/ccPct3Hd.s 			page 3


  78:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  79:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_Defines
  80:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
  81:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  82:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined  (HSE_VALUE)
  83:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define HSE_VALUE      48000000UL /*!< Value of the High-Speed External oscillator in Hz */
  84:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* HSE_VALUE */
  85:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  86:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined  (HSI_VALUE)
  87:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define HSI_VALUE      64000000UL /*!< Value of the High-Speed Internal oscillator in Hz */
  88:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* HSI_VALUE */
  89:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  90:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined  (MSI_VALUE)
  91:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   #define MSI_VALUE       4000000UL /*!< Minimum value of the Low-power Internal oscillator in Hz *
  92:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* MSI_VALUE */
  93:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  94:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined  (EXTERNAL_I2S_CLOCK_VALUE)
  95:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   #define EXTERNAL_I2S_CLOCK_VALUE  12288000UL /*!< Value of the External clock for I2S_CKIN in Hz 
  96:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* EXTERNAL_I2S_CLOCK_VALUE */
  97:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  98:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  99:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /* Note: Following vector table addresses must be defined in line with linker
 100:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****          configuration. */
 101:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /*!< Uncomment the following line if you need to relocate the vector table
 102:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****      anywhere in memory, else the vector table is kept at the automatic
 103:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****      selected boot address */
 104:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /* #define USER_VECT_TAB_ADDRESS */
 105:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 106:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined(USER_VECT_TAB_ADDRESS)
 107:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined(VECT_TAB_BASE_ADDRESS)
 108:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define VECT_TAB_BASE_ADDRESS   SRAM1_AXI_BASE_S /*!< Vector Table base address field.
 109:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****                                                      This value must be a multiple of 0x400. */
 110:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif
 111:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 112:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined(VECT_TAB_OFFSET)
 113:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 114:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****                                                      This value must be a multiple of 0x400. */
 115:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif
 116:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* USER_VECT_TAB_ADDRESS */
 117:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 118:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /******************************************************************************/
 119:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 120:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
 121:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 122:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 123:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_Macros
 124:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
 125:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 126:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 127:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 128:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
 129:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 130:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 131:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_Variables
 132:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
 133:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 134:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* The SystemCoreClock variable is updated in three ways:
ARM GAS  /tmp/ccPct3Hd.s 			page 4


 135:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 136:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 137:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 138:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****          Note: If you use this function to configure the system clock; then there
 139:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 140:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****                variable is updated automatically.
 141:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 142:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** uint32_t SystemCoreClock = HSI_VALUE;
 143:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 144:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
 145:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 146:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 147:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_FunctionPrototypes
 148:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
 149:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 150:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 151:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 152:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
 153:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 154:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 155:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_Functions
 156:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
 157:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 158:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 159:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined(__ICCARM__)
 160:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** extern uint32_t __vector_table;
 161:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define INTVECT_START ((uint32_t)&__vector_table)
 162:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #elif defined(__ARMCC_VERSION)
 163:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** extern void *__Vectors;
 164:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define INTVECT_START ((uint32_t)&__Vectors)
 165:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #elif defined(__GNUC__)
 166:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** extern void *g_pfnVectors;
 167:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define INTVECT_START ((uint32_t)&g_pfnVectors)
 168:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif
 169:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 170:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 171:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @brief  Setup the microcontroller system.
 172:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @retval None
 173:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 174:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 175:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** void SystemInit(void)
 176:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** {
  41              		.loc 1 176 1
  42              		.cfi_startproc
  43              		@ args = 0, pretend = 0, frame = 0
  44              		@ frame_needed = 1, uses_anonymous_args = 0
  45              		@ link register save eliminated.
  46 0000 80B4     		push	{r7}
  47              		.cfi_def_cfa_offset 4
  48              		.cfi_offset 7, -4
  49 0002 00AF     		add	r7, sp, #0
  50              		.cfi_def_cfa_register 7
 177:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 178:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Configure the Vector Table location -------------------------------------*/
 179:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined(USER_VECT_TAB_ADDRESS)
 180:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 181:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #else
ARM GAS  /tmp/ccPct3Hd.s 			page 5


 182:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SCB->VTOR = INTVECT_START;
  51              		.loc 1 182 6
  52 0004 6A4B     		ldr	r3, .L2
  53              		.loc 1 182 15
  54 0006 6B4A     		ldr	r2, .L2+4
  55              		.loc 1 182 13
  56 0008 9A60     		str	r2, [r3, #8]
 183:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif  /* USER_VECT_TAB_ADDRESS */
 184:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 185:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* RNG reset */
 186:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
  57              		.loc 1 186 6
  58 000a 6B4B     		ldr	r3, .L2+8
  59              		.loc 1 186 18
  60 000c 0122     		movs	r2, #1
  61 000e C3F8182A 		str	r2, [r3, #2584]
 187:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
  62              		.loc 1 187 6
  63 0012 694B     		ldr	r3, .L2+8
  64              		.loc 1 187 18
  65 0014 03F58053 		add	r3, r3, #4096
  66 0018 1A46     		mov	r2, r3
  67 001a 0123     		movs	r3, #1
  68 001c C2F81832 		str	r3, [r2, #536]
 188:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Deactivate RNG clock */
 189:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB3ENCR = RCC_AHB3ENCR_RNGENC;
  69              		.loc 1 189 6
  70 0020 654B     		ldr	r3, .L2+8
  71              		.loc 1 189 17
  72 0022 03F58053 		add	r3, r3, #4096
  73 0026 1A46     		mov	r2, r3
  74 0028 0123     		movs	r3, #1
  75 002a C2F85832 		str	r3, [r2, #600]
 190:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 191:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Clear SAU regions */
 192:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 0;
  76              		.loc 1 192 6
  77 002e 634B     		ldr	r3, .L2+12
  78              		.loc 1 192 12
  79 0030 0022     		movs	r2, #0
  80 0032 9A60     		str	r2, [r3, #8]
 193:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
  81              		.loc 1 193 6
  82 0034 614B     		ldr	r3, .L2+12
  83              		.loc 1 193 13
  84 0036 0022     		movs	r2, #0
  85 0038 DA60     		str	r2, [r3, #12]
 194:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
  86              		.loc 1 194 6
  87 003a 604B     		ldr	r3, .L2+12
  88              		.loc 1 194 13
  89 003c 0022     		movs	r2, #0
  90 003e 1A61     		str	r2, [r3, #16]
 195:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 1;
  91              		.loc 1 195 6
  92 0040 5E4B     		ldr	r3, .L2+12
  93              		.loc 1 195 12
ARM GAS  /tmp/ccPct3Hd.s 			page 6


  94 0042 0122     		movs	r2, #1
  95 0044 9A60     		str	r2, [r3, #8]
 196:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
  96              		.loc 1 196 6
  97 0046 5D4B     		ldr	r3, .L2+12
  98              		.loc 1 196 13
  99 0048 0022     		movs	r2, #0
 100 004a DA60     		str	r2, [r3, #12]
 197:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 101              		.loc 1 197 6
 102 004c 5B4B     		ldr	r3, .L2+12
 103              		.loc 1 197 13
 104 004e 0022     		movs	r2, #0
 105 0050 1A61     		str	r2, [r3, #16]
 198:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 2;
 106              		.loc 1 198 6
 107 0052 5A4B     		ldr	r3, .L2+12
 108              		.loc 1 198 12
 109 0054 0222     		movs	r2, #2
 110 0056 9A60     		str	r2, [r3, #8]
 199:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 111              		.loc 1 199 6
 112 0058 584B     		ldr	r3, .L2+12
 113              		.loc 1 199 13
 114 005a 0022     		movs	r2, #0
 115 005c DA60     		str	r2, [r3, #12]
 200:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 116              		.loc 1 200 6
 117 005e 574B     		ldr	r3, .L2+12
 118              		.loc 1 200 13
 119 0060 0022     		movs	r2, #0
 120 0062 1A61     		str	r2, [r3, #16]
 201:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 3;
 121              		.loc 1 201 6
 122 0064 554B     		ldr	r3, .L2+12
 123              		.loc 1 201 12
 124 0066 0322     		movs	r2, #3
 125 0068 9A60     		str	r2, [r3, #8]
 202:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 126              		.loc 1 202 6
 127 006a 544B     		ldr	r3, .L2+12
 128              		.loc 1 202 13
 129 006c 0022     		movs	r2, #0
 130 006e DA60     		str	r2, [r3, #12]
 203:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 131              		.loc 1 203 6
 132 0070 524B     		ldr	r3, .L2+12
 133              		.loc 1 203 13
 134 0072 0022     		movs	r2, #0
 135 0074 1A61     		str	r2, [r3, #16]
 204:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 4;
 136              		.loc 1 204 6
 137 0076 514B     		ldr	r3, .L2+12
 138              		.loc 1 204 12
 139 0078 0422     		movs	r2, #4
 140 007a 9A60     		str	r2, [r3, #8]
 205:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
ARM GAS  /tmp/ccPct3Hd.s 			page 7


 141              		.loc 1 205 6
 142 007c 4F4B     		ldr	r3, .L2+12
 143              		.loc 1 205 13
 144 007e 0022     		movs	r2, #0
 145 0080 DA60     		str	r2, [r3, #12]
 206:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 146              		.loc 1 206 6
 147 0082 4E4B     		ldr	r3, .L2+12
 148              		.loc 1 206 13
 149 0084 0022     		movs	r2, #0
 150 0086 1A61     		str	r2, [r3, #16]
 207:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 5;
 151              		.loc 1 207 6
 152 0088 4C4B     		ldr	r3, .L2+12
 153              		.loc 1 207 12
 154 008a 0522     		movs	r2, #5
 155 008c 9A60     		str	r2, [r3, #8]
 208:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 156              		.loc 1 208 6
 157 008e 4B4B     		ldr	r3, .L2+12
 158              		.loc 1 208 13
 159 0090 0022     		movs	r2, #0
 160 0092 DA60     		str	r2, [r3, #12]
 209:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 161              		.loc 1 209 6
 162 0094 494B     		ldr	r3, .L2+12
 163              		.loc 1 209 13
 164 0096 0022     		movs	r2, #0
 165 0098 1A61     		str	r2, [r3, #16]
 210:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 6;
 166              		.loc 1 210 6
 167 009a 484B     		ldr	r3, .L2+12
 168              		.loc 1 210 12
 169 009c 0622     		movs	r2, #6
 170 009e 9A60     		str	r2, [r3, #8]
 211:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 171              		.loc 1 211 6
 172 00a0 464B     		ldr	r3, .L2+12
 173              		.loc 1 211 13
 174 00a2 0022     		movs	r2, #0
 175 00a4 DA60     		str	r2, [r3, #12]
 212:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 176              		.loc 1 212 6
 177 00a6 454B     		ldr	r3, .L2+12
 178              		.loc 1 212 13
 179 00a8 0022     		movs	r2, #0
 180 00aa 1A61     		str	r2, [r3, #16]
 213:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 7;
 181              		.loc 1 213 6
 182 00ac 434B     		ldr	r3, .L2+12
 183              		.loc 1 213 12
 184 00ae 0722     		movs	r2, #7
 185 00b0 9A60     		str	r2, [r3, #8]
 214:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 186              		.loc 1 214 6
 187 00b2 424B     		ldr	r3, .L2+12
 188              		.loc 1 214 13
ARM GAS  /tmp/ccPct3Hd.s 			page 8


 189 00b4 0022     		movs	r2, #0
 190 00b6 DA60     		str	r2, [r3, #12]
 215:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 191              		.loc 1 215 6
 192 00b8 404B     		ldr	r3, .L2+12
 193              		.loc 1 215 13
 194 00ba 0022     		movs	r2, #0
 195 00bc 1A61     		str	r2, [r3, #16]
 216:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 217:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* System configuration setup */
 218:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
 196              		.loc 1 218 6
 197 00be 3E4B     		ldr	r3, .L2+8
 198              		.loc 1 218 18
 199 00c0 0122     		movs	r2, #1
 200 00c2 C3F8782A 		str	r2, [r3, #2680]
 219:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Delay after an RCC peripheral clock enabling */
 220:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   (void)RCC->APB4ENR2;
 201              		.loc 1 220 12
 202 00c6 3C4B     		ldr	r3, .L2+8
 203              		.loc 1 220 3
 204 00c8 D3F87832 		ldr	r3, [r3, #632]
 221:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 222:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Set default Vector Table location after system reset or return from Standby */
 223:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SYSCFG->INITSVTORCR = SCB->VTOR;
 205              		.loc 1 223 28
 206 00cc 384B     		ldr	r3, .L2
 207              		.loc 1 223 9
 208 00ce 3C4A     		ldr	r2, .L2+16
 209              		.loc 1 223 28
 210 00d0 9B68     		ldr	r3, [r3, #8]
 211              		.loc 1 223 23
 212 00d2 1361     		str	r3, [r2, #16]
 224:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 225:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Enable VDDADC CLAMP */
 226:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   PWR->SVMCR3 |= PWR_SVMCR3_ASV;
 213              		.loc 1 226 6
 214 00d4 3B4B     		ldr	r3, .L2+20
 215 00d6 DB6B     		ldr	r3, [r3, #60]
 216 00d8 3A4A     		ldr	r2, .L2+20
 217              		.loc 1 226 15
 218 00da 43F48053 		orr	r3, r3, #4096
 219 00de D363     		str	r3, [r2, #60]
 227:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   PWR->SVMCR3 |= PWR_SVMCR3_AVMEN;
 220              		.loc 1 227 6
 221 00e0 384B     		ldr	r3, .L2+20
 222 00e2 DB6B     		ldr	r3, [r3, #60]
 223 00e4 374A     		ldr	r2, .L2+20
 224              		.loc 1 227 15
 225 00e6 43F01003 		orr	r3, r3, #16
 226 00ea D363     		str	r3, [r2, #60]
 228:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* read back the register to make sure that the transaction has taken place */
 229:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   (void) PWR->SVMCR3;
 227              		.loc 1 229 13
 228 00ec 354B     		ldr	r3, .L2+20
 229              		.loc 1 229 3
 230 00ee DB6B     		ldr	r3, [r3, #60]
ARM GAS  /tmp/ccPct3Hd.s 			page 9


 230:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* enable VREF */
 231:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB4ENR1 |= RCC_APB4ENR1_VREFBUFEN;
 231              		.loc 1 231 6
 232 00f0 314B     		ldr	r3, .L2+8
 233 00f2 D3F87432 		ldr	r3, [r3, #628]
 234 00f6 304A     		ldr	r2, .L2+8
 235              		.loc 1 231 17
 236 00f8 43F40043 		orr	r3, r3, #32768
 237 00fc C2F87432 		str	r3, [r2, #628]
 232:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 233:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* RCC Fix to lower power consumption */
 234:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB4ENR2 |= 0x00000010UL;
 238              		.loc 1 234 6
 239 0100 2D4B     		ldr	r3, .L2+8
 240 0102 D3F87832 		ldr	r3, [r3, #632]
 241 0106 2C4A     		ldr	r2, .L2+8
 242              		.loc 1 234 17
 243 0108 43F01003 		orr	r3, r3, #16
 244 010c C2F87832 		str	r3, [r2, #632]
 235:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   (void) RCC->APB4ENR2;
 245              		.loc 1 235 13
 246 0110 294B     		ldr	r3, .L2+8
 247              		.loc 1 235 3
 248 0112 D3F87832 		ldr	r3, [r3, #632]
 236:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB4ENR2 &= ~(0x00000010UL);
 249              		.loc 1 236 6
 250 0116 284B     		ldr	r3, .L2+8
 251 0118 D3F87832 		ldr	r3, [r3, #632]
 252 011c 264A     		ldr	r2, .L2+8
 253              		.loc 1 236 17
 254 011e 23F01003 		bic	r3, r3, #16
 255 0122 C2F87832 		str	r3, [r2, #632]
 237:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 238:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* XSPI2 & XSPIM reset                                  */
 239:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB5RSTSR = RCC_AHB5RSTSR_XSPIMRSTS | RCC_AHB5RSTSR_XSPI2RSTS;
 256              		.loc 1 239 6
 257 0126 244B     		ldr	r3, .L2+8
 258              		.loc 1 239 18
 259 0128 4FF44052 		mov	r2, #12288
 260 012c C3F8202A 		str	r2, [r3, #2592]
 240:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB5RSTCR = RCC_AHB5RSTCR_XSPIMRSTC | RCC_AHB5RSTCR_XSPI2RSTC;
 261              		.loc 1 240 6
 262 0130 214B     		ldr	r3, .L2+8
 263              		.loc 1 240 18
 264 0132 03F58053 		add	r3, r3, #4096
 265 0136 1A46     		mov	r2, r3
 266 0138 4FF44053 		mov	r3, #12288
 267 013c C2F82032 		str	r3, [r2, #544]
 241:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 242:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* TIM2 reset */
 243:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB1RSTSR1 = RCC_APB1RSTSR1_TIM2RSTS;
 268              		.loc 1 243 6
 269 0140 1D4B     		ldr	r3, .L2+8
 270              		.loc 1 243 19
 271 0142 0122     		movs	r2, #1
 272 0144 C3F8242A 		str	r2, [r3, #2596]
 244:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
ARM GAS  /tmp/ccPct3Hd.s 			page 10


 273              		.loc 1 244 6
 274 0148 1B4B     		ldr	r3, .L2+8
 275              		.loc 1 244 19
 276 014a 03F58053 		add	r3, r3, #4096
 277 014e 1A46     		mov	r2, r3
 278 0150 0123     		movs	r3, #1
 279 0152 C2F82432 		str	r3, [r2, #548]
 245:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Deactivate TIM2 clock */
 246:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB1ENCR1 = RCC_APB1ENCR1_TIM2ENC;
 280              		.loc 1 246 6
 281 0156 184B     		ldr	r3, .L2+8
 282              		.loc 1 246 18
 283 0158 03F58053 		add	r3, r3, #4096
 284 015c 1A46     		mov	r2, r3
 285 015e 0123     		movs	r3, #1
 286 0160 C2F86432 		str	r3, [r2, #612]
 247:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 248:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Deactivate GPIOG clock */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB4ENCR = RCC_AHB4ENCR_GPIOGENC;
 287              		.loc 1 249 6
 288 0164 144B     		ldr	r3, .L2+8
 289              		.loc 1 249 17
 290 0166 03F58053 		add	r3, r3, #4096
 291 016a 1A46     		mov	r2, r3
 292 016c 4023     		movs	r3, #64
 293 016e C2F85C32 		str	r3, [r2, #604]
 250:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 251:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Read back the value to make sure it is written before deactivating SYSCFG */
 252:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   (void) SYSCFG->INITSVTORCR;
 294              		.loc 1 252 16
 295 0172 134B     		ldr	r3, .L2+16
 296              		.loc 1 252 3
 297 0174 1B69     		ldr	r3, [r3, #16]
 253:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Deactivate SYSCFG clock */
 254:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
 298              		.loc 1 254 6
 299 0176 104B     		ldr	r3, .L2+8
 300              		.loc 1 254 18
 301 0178 03F58053 		add	r3, r3, #4096
 302 017c 1A46     		mov	r2, r3
 303 017e 0123     		movs	r3, #1
 304 0180 C2F87832 		str	r3, [r2, #632]
 255:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 256:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined(USER_TZ_SAU_SETUP)
 257:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* SAU/IDAU, FPU and Interrupts secure/non-secure allocation settings */
 258:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   TZ_SAU_Setup();
 259:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* USER_TZ_SAU_SETUP */
 260:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 261:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* FPU settings ------------------------------------------------------------*/
 262:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 263:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 305              		.loc 1 263 6
 306 0184 0A4B     		ldr	r3, .L2
 307 0186 D3F88830 		ldr	r3, [r3, #136]
 308 018a 094A     		ldr	r2, .L2
 309              		.loc 1 263 14
 310 018c 43F47003 		orr	r3, r3, #15728640
ARM GAS  /tmp/ccPct3Hd.s 			page 11


 311 0190 C2F88830 		str	r3, [r2, #136]
 264:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 265:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 312              		.loc 1 265 9
 313 0194 0C4B     		ldr	r3, .L2+24
 314 0196 D3F88830 		ldr	r3, [r3, #136]
 315 019a 0B4A     		ldr	r2, .L2+24
 316              		.loc 1 265 17
 317 019c 43F47003 		orr	r3, r3, #15728640
 318 01a0 C2F88830 		str	r3, [r2, #136]
 266:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* __FPU_PRESENT && __FPU_USED */
 267:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 268:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** }
 319              		.loc 1 268 1
 320 01a4 00BF     		nop
 321 01a6 BD46     		mov	sp, r7
 322              		.cfi_def_cfa_register 13
 323              		@ sp needed
 324 01a8 5DF8047B 		ldr	r7, [sp], #4
 325              		.cfi_restore 7
 326              		.cfi_def_cfa_offset 0
 327 01ac 7047     		bx	lr
 328              	.L3:
 329 01ae 00BF     		.align	2
 330              	.L2:
 331 01b0 00ED00E0 		.word	-536810240
 332 01b4 00000000 		.word	g_pfnVectors
 333 01b8 00800256 		.word	1443004416
 334 01bc D0ED00E0 		.word	-536810032
 335 01c0 00800056 		.word	1442873344
 336 01c4 00480256 		.word	1442990080
 337 01c8 00ED02E0 		.word	-536679168
 338              		.cfi_endproc
 339              	.LFE229:
 341              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 342              		.align	1
 343              		.global	SystemCoreClockUpdate
 344              		.syntax unified
 345              		.thumb
 346              		.thumb_func
 348              	SystemCoreClockUpdate:
 349              	.LFB230:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 270:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 271:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 272:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 273:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         be used by the user application to setup the SysTick timer or configure
 274:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         other parameters.
 275:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 276:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @note   Each time the CPU core clock changes, this function must be called
 277:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 278:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         based on this variable will be incorrect.
 279:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 280:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @note   - The system frequency computed by this function is not the real
 281:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           frequency in the chip. It is calculated based on the predefined
 282:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           constant and the selected clock source:
 283:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
ARM GAS  /tmp/ccPct3Hd.s 			page 12


 284:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           - If CPUCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 285:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 286:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           - If CPUCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(**)
 287:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 288:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           - If CPUCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 289:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 290:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           - If CPUCLK source is IC1, SystemCoreClock will contain the HSI_VALUE(*)
 291:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             or MSI_VALUE(**) or HSE_VALUE(***) or EXTERNAL_I2S_CLOCK_VALUE (****)
 292:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             multiplied/divided by the PLL factors.
 293:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 294:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         (*) HSI_VALUE default value is 64 MHz.
 295:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             With the HAL, HSI_VALUE is a constant defined in stm32n6xx_hal_conf.h file
 296:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             but the real value may vary depending on the variations in voltage and temperature.
 297:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 298:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *        (**) MSI_VALUE default value is 4 MHz.
 299:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             With the HAL, MSI_VALUE is a constant defined in stm32n6xx_hal_conf.h file
 300:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             but the real value may vary depending on the variations in voltage and temperature.
 301:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 302:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *       (***) HSE_VALUE default value is 30 MHz.
 303:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             With the HAL, HSE_VALUE is a constant defined in stm32n6xx_hal_conf.h file.
 304:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             User has to ensure that HSE_VALUE is same as the real frequency of the crystal used
 305:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             Otherwise, this function may have wrong result.
 306:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 307:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *      (****) EXTERNAL_I2S_CLOCK_VALUE default value is 12.288 MHz.
 308:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             With the HAL, EXTERNAL_I2S_CLOCK_VALUE is a constant defined in stm32n6xx_hal_conf.
 309:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             User has to ensure that EXTERNAL_I2S_CLOCK_VALUE is same as the real I2S_CKIN
 310:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             pin frequency. Otherwise, this function may have wrong result.
 311:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 312:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         - The result of this function could be not correct when using fractional
 313:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           value for HSE crystal.
 314:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 315:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @retval None
 316:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 317:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** void SystemCoreClockUpdate(void)
 318:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** {
 350              		.loc 1 318 1
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 48
 353              		@ frame_needed = 1, uses_anonymous_args = 0
 354              		@ link register save eliminated.
 355 0000 80B4     		push	{r7}
 356              		.cfi_def_cfa_offset 4
 357              		.cfi_offset 7, -4
 358 0002 8DB0     		sub	sp, sp, #52
 359              		.cfi_def_cfa_offset 56
 360 0004 00AF     		add	r7, sp, #0
 361              		.cfi_def_cfa_register 7
 319:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t sysclk = 0;
 362              		.loc 1 319 12
 363 0006 0023     		movs	r3, #0
 364 0008 FB62     		str	r3, [r7, #44]
 320:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t pllm = 0;
 365              		.loc 1 320 12
 366 000a 0023     		movs	r3, #0
 367 000c BB62     		str	r3, [r7, #40]
 321:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t plln = 0;
 368              		.loc 1 321 12
ARM GAS  /tmp/ccPct3Hd.s 			page 13


 369 000e 0023     		movs	r3, #0
 370 0010 7B62     		str	r3, [r7, #36]
 322:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t pllfracn = 0;
 371              		.loc 1 322 12
 372 0012 0023     		movs	r3, #0
 373 0014 3B62     		str	r3, [r7, #32]
 323:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t pllp1 = 0;
 374              		.loc 1 323 12
 375 0016 0023     		movs	r3, #0
 376 0018 FB61     		str	r3, [r7, #28]
 324:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t pllp2 = 0;
 377              		.loc 1 324 12
 378 001a 0023     		movs	r3, #0
 379 001c BB61     		str	r3, [r7, #24]
 325:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
 326:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   float_t pllvco;
 327:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 328:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Get CPUCLK source -------------------------------------------------------*/
 329:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
 380              		.loc 1 329 14
 381 001e 9B4B     		ldr	r3, .L37
 382 0020 1B6A     		ldr	r3, [r3, #32]
 383              		.loc 1 329 22
 384 0022 03F44013 		and	r3, r3, #3145728
 385              		.loc 1 329 3
 386 0026 B3F5401F 		cmp	r3, #3145728
 387 002a 29D0     		beq	.L5
 388 002c B3F5401F 		cmp	r3, #3145728
 389 0030 00F28081 		bhi	.L31
 390 0034 B3F5001F 		cmp	r3, #2097152
 391 0038 1FD0     		beq	.L7
 392 003a B3F5001F 		cmp	r3, #2097152
 393 003e 00F27981 		bhi	.L31
 394 0042 002B     		cmp	r3, #0
 395 0044 03D0     		beq	.L8
 396 0046 B3F5801F 		cmp	r3, #1048576
 397 004a 0AD0     		beq	.L9
 330:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   {
 331:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   case 0:  /* HSI used as system clock source (default after reset) */
 332:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
 333:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 334:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 335:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   case RCC_CFGR1_CPUSWS_0:  /* MSI used as system clock source */
 336:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
 337:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 338:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = MSI_VALUE;
 339:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 340:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     else
 341:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 342:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = 16000000UL;
 343:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 344:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 345:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 346:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   case RCC_CFGR1_CPUSWS_1:  /* HSE used as system clock source */
 347:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = HSE_VALUE;
 348:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 349:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
ARM GAS  /tmp/ccPct3Hd.s 			page 14


 350:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   case (RCC_CFGR1_CPUSWS_1 | RCC_CFGR1_CPUSWS_0):  /* IC1 used as system clock  source */
 351:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     /* Get IC1 clock source parameters */
 352:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
 353:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 354:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case 0:  /* PLL1 selected at IC1 clock source */
 355:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllcfgr = READ_REG(RCC->PLL1CFGR1);
 356:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
 357:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
 358:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 359:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 360:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllm = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVM) >>  RCC_PLL1CFGR1_PLL1DIVM_Pos;
 361:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
 362:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNF
 363:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL1CFGR3);
 364:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
 365:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
 366:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 367:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 368:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_IC1CFGR_IC1SEL_0:  /* PLL2 selected at IC1 clock source */
 369:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllcfgr = READ_REG(RCC->PLL2CFGR1);
 370:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
 371:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
 372:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 373:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 374:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllm = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVM) >>  RCC_PLL2CFGR1_PLL2DIVM_Pos;
 375:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
 376:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNF
 377:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL2CFGR3);
 378:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
 379:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
 380:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 381:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 382:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 383:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_IC1CFGR_IC1SEL_1:  /* PLL3 selected at IC1 clock source */
 384:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllcfgr = READ_REG(RCC->PLL3CFGR1);
 385:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
 386:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
 387:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 388:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 389:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllm = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVM) >>  RCC_PLL3CFGR1_PLL3DIVM_Pos;
 390:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
 391:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNF
 392:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL3CFGR3);
 393:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
 394:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
 395:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 396:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 397:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 398:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     default: /* RCC_IC1CFGR_IC1SEL_1 | RCC_IC1CFGR_IC1SEL_0 */  /* PLL4 selected at IC1 clock sourc
 399:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllcfgr = READ_REG(RCC->PLL4CFGR1);
 400:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
 401:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
 402:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 403:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 404:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
 405:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
 406:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNF
ARM GAS  /tmp/ccPct3Hd.s 			page 15


 407:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL4CFGR3);
 408:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
 409:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
 410:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 411:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 412:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 413:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 414:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     /* Get oscillator frequency used as PLL clock source */
 415:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     switch (pllsource)
 416:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 417:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case 0:  /* HSI selected as PLL clock source */
 418:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
 419:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 420:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_PLL1CFGR1_PLL1SEL_0: /* MSI selected as PLL clock source */
 421:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
 422:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 423:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         sysclk = MSI_VALUE;
 424:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 425:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       else
 426:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 427:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         sysclk = 16000000UL;
 428:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 429:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 430:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_PLL1CFGR1_PLL1SEL_1: /* HSE selected as PLL clock source */
 431:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = HSE_VALUE;
 432:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 433:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case (RCC_PLL1CFGR1_PLL1SEL_1 | RCC_PLL1CFGR1_PLL1SEL_0):  /* I2S_CKIN selected as PLL clock so
 434:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = EXTERNAL_I2S_CLOCK_VALUE;
 435:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 436:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     default:
 437:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       /* Nothing to do, should not occur */
 438:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 439:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 440:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 441:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     /* Check whether PLL is in bypass mode or not */
 442:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     if (pllbypass == 0U)
 443:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 444:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       /* Compte PLL output frequency (Integer and fractional modes) */
 445:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       /* PLLVCO = (Freq * (DIVN + (FRACN / 0x1000000) / DIVM) / (DIVP1 * DIVP2)) */
 446:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (fl
 447:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 448:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 449:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     /* Apply IC1 divider */
 450:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
 451:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = sysclk / ic_divider;
 452:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 453:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   default:
 454:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     /* Nothing to do, should not occur */
 455:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 398              		.loc 1 455 5
 399 004c 72E1     		b	.L31
 400              	.L8:
 332:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 401              		.loc 1 332 32
 402 004e 8F4B     		ldr	r3, .L37
 403 0050 9B6C     		ldr	r3, [r3, #72]
 332:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
ARM GAS  /tmp/ccPct3Hd.s 			page 16


 404              		.loc 1 332 64
 405 0052 DB09     		lsrs	r3, r3, #7
 406 0054 03F00303 		and	r3, r3, #3
 332:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 407              		.loc 1 332 12
 408 0058 8D4A     		ldr	r2, .L37+4
 409 005a 22FA03F3 		lsr	r3, r2, r3
 410 005e FB62     		str	r3, [r7, #44]
 333:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 411              		.loc 1 333 5
 412 0060 69E1     		b	.L10
 413              	.L9:
 336:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 414              		.loc 1 336 9
 415 0062 8A4B     		ldr	r3, .L37
 416 0064 5B6C     		ldr	r3, [r3, #68]
 417 0066 03F40073 		and	r3, r3, #512
 336:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 418              		.loc 1 336 8
 419 006a 002B     		cmp	r3, #0
 420 006c 02D1     		bne	.L11
 338:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 421              		.loc 1 338 14
 422 006e 894B     		ldr	r3, .L37+8
 423 0070 FB62     		str	r3, [r7, #44]
 344:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 424              		.loc 1 344 5
 425 0072 60E1     		b	.L10
 426              	.L11:
 342:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 427              		.loc 1 342 14
 428 0074 884B     		ldr	r3, .L37+12
 429 0076 FB62     		str	r3, [r7, #44]
 344:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 430              		.loc 1 344 5
 431 0078 5DE1     		b	.L10
 432              	.L7:
 347:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 433              		.loc 1 347 12
 434 007a 884B     		ldr	r3, .L37+16
 435 007c FB62     		str	r3, [r7, #44]
 348:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 436              		.loc 1 348 5
 437 007e 5AE1     		b	.L10
 438              	.L5:
 352:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 439              		.loc 1 352 13
 440 0080 824B     		ldr	r3, .L37
 441 0082 D3F8C430 		ldr	r3, [r3, #196]
 442 0086 03F04053 		and	r3, r3, #805306368
 352:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 443              		.loc 1 352 5
 444 008a B3F1005F 		cmp	r3, #536870912
 445 008e 66D0     		beq	.L13
 446 0090 B3F1005F 		cmp	r3, #536870912
 447 0094 00F29180 		bhi	.L14
 448 0098 002B     		cmp	r3, #0
ARM GAS  /tmp/ccPct3Hd.s 			page 17


 449 009a 03D0     		beq	.L15
 450 009c B3F1805F 		cmp	r3, #268435456
 451 00a0 2FD0     		beq	.L16
 452 00a2 8AE0     		b	.L14
 453              	.L15:
 355:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
 454              		.loc 1 355 17
 455 00a4 794B     		ldr	r3, .L37
 355:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
 456              		.loc 1 355 15
 457 00a6 D3F88030 		ldr	r3, [r3, #128]
 458 00aa FB60     		str	r3, [r7, #12]
 356:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
 459              		.loc 1 356 17
 460 00ac FB68     		ldr	r3, [r7, #12]
 461 00ae 03F0E043 		and	r3, r3, #1879048192
 462 00b2 7B61     		str	r3, [r7, #20]
 357:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 463              		.loc 1 357 17
 464 00b4 FB68     		ldr	r3, [r7, #12]
 465 00b6 03F00063 		and	r3, r3, #134217728
 466 00ba 3B61     		str	r3, [r7, #16]
 358:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 467              		.loc 1 358 10
 468 00bc 3B69     		ldr	r3, [r7, #16]
 469 00be 002B     		cmp	r3, #0
 470 00c0 40F0A980 		bne	.L32
 360:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
 471              		.loc 1 360 51
 472 00c4 FB68     		ldr	r3, [r7, #12]
 473 00c6 1B0D     		lsrs	r3, r3, #20
 360:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
 474              		.loc 1 360 14
 475 00c8 03F03F03 		and	r3, r3, #63
 476 00cc BB62     		str	r3, [r7, #40]
 361:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNF
 477              		.loc 1 361 51
 478 00ce FB68     		ldr	r3, [r7, #12]
 479 00d0 1B0A     		lsrs	r3, r3, #8
 361:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNF
 480              		.loc 1 361 14
 481 00d2 C3F30B03 		ubfx	r3, r3, #0, #12
 482 00d6 7B62     		str	r3, [r7, #36]
 362:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL1CFGR3);
 483              		.loc 1 362 20
 484 00d8 6C4B     		ldr	r3, .L37
 485 00da D3F88430 		ldr	r3, [r3, #132]
 362:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL1CFGR3);
 486              		.loc 1 362 18
 487 00de 23F07F43 		bic	r3, r3, #-16777216
 488 00e2 3B62     		str	r3, [r7, #32]
 363:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
 489              		.loc 1 363 19
 490 00e4 694B     		ldr	r3, .L37
 363:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
 491              		.loc 1 363 17
 492 00e6 D3F88830 		ldr	r3, [r3, #136]
ARM GAS  /tmp/ccPct3Hd.s 			page 18


 493 00ea FB60     		str	r3, [r7, #12]
 364:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
 494              		.loc 1 364 53
 495 00ec FB68     		ldr	r3, [r7, #12]
 496 00ee DB0E     		lsrs	r3, r3, #27
 364:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
 497              		.loc 1 364 15
 498 00f0 03F00703 		and	r3, r3, #7
 499 00f4 FB61     		str	r3, [r7, #28]
 365:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 500              		.loc 1 365 53
 501 00f6 FB68     		ldr	r3, [r7, #12]
 502 00f8 1B0E     		lsrs	r3, r3, #24
 365:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 503              		.loc 1 365 15
 504 00fa 03F00703 		and	r3, r3, #7
 505 00fe BB61     		str	r3, [r7, #24]
 367:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_IC1CFGR_IC1SEL_0:  /* PLL2 selected at IC1 clock source */
 506              		.loc 1 367 7
 507 0100 89E0     		b	.L32
 508              	.L16:
 369:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
 509              		.loc 1 369 17
 510 0102 624B     		ldr	r3, .L37
 369:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
 511              		.loc 1 369 15
 512 0104 D3F89030 		ldr	r3, [r3, #144]
 513 0108 FB60     		str	r3, [r7, #12]
 370:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
 514              		.loc 1 370 17
 515 010a FB68     		ldr	r3, [r7, #12]
 516 010c 03F0E043 		and	r3, r3, #1879048192
 517 0110 7B61     		str	r3, [r7, #20]
 371:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 518              		.loc 1 371 17
 519 0112 FB68     		ldr	r3, [r7, #12]
 520 0114 03F00063 		and	r3, r3, #134217728
 521 0118 3B61     		str	r3, [r7, #16]
 372:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 522              		.loc 1 372 10
 523 011a 3B69     		ldr	r3, [r7, #16]
 524 011c 002B     		cmp	r3, #0
 525 011e 7CD1     		bne	.L33
 374:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
 526              		.loc 1 374 51
 527 0120 FB68     		ldr	r3, [r7, #12]
 528 0122 1B0D     		lsrs	r3, r3, #20
 374:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
 529              		.loc 1 374 14
 530 0124 03F03F03 		and	r3, r3, #63
 531 0128 BB62     		str	r3, [r7, #40]
 375:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNF
 532              		.loc 1 375 51
 533 012a FB68     		ldr	r3, [r7, #12]
 534 012c 1B0A     		lsrs	r3, r3, #8
 375:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNF
 535              		.loc 1 375 14
ARM GAS  /tmp/ccPct3Hd.s 			page 19


 536 012e C3F30B03 		ubfx	r3, r3, #0, #12
 537 0132 7B62     		str	r3, [r7, #36]
 376:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL2CFGR3);
 538              		.loc 1 376 20
 539 0134 554B     		ldr	r3, .L37
 540 0136 D3F89430 		ldr	r3, [r3, #148]
 376:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL2CFGR3);
 541              		.loc 1 376 18
 542 013a 23F07F43 		bic	r3, r3, #-16777216
 543 013e 3B62     		str	r3, [r7, #32]
 377:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
 544              		.loc 1 377 19
 545 0140 524B     		ldr	r3, .L37
 377:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
 546              		.loc 1 377 17
 547 0142 D3F89830 		ldr	r3, [r3, #152]
 548 0146 FB60     		str	r3, [r7, #12]
 378:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
 549              		.loc 1 378 53
 550 0148 FB68     		ldr	r3, [r7, #12]
 551 014a DB0E     		lsrs	r3, r3, #27
 378:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
 552              		.loc 1 378 15
 553 014c 03F00703 		and	r3, r3, #7
 554 0150 FB61     		str	r3, [r7, #28]
 379:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 555              		.loc 1 379 53
 556 0152 FB68     		ldr	r3, [r7, #12]
 557 0154 1B0E     		lsrs	r3, r3, #24
 379:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 558              		.loc 1 379 15
 559 0156 03F00703 		and	r3, r3, #7
 560 015a BB61     		str	r3, [r7, #24]
 381:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 561              		.loc 1 381 7
 562 015c 5DE0     		b	.L33
 563              	.L13:
 384:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
 564              		.loc 1 384 17
 565 015e 4B4B     		ldr	r3, .L37
 384:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
 566              		.loc 1 384 15
 567 0160 D3F8A030 		ldr	r3, [r3, #160]
 568 0164 FB60     		str	r3, [r7, #12]
 385:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
 569              		.loc 1 385 17
 570 0166 FB68     		ldr	r3, [r7, #12]
 571 0168 03F0E043 		and	r3, r3, #1879048192
 572 016c 7B61     		str	r3, [r7, #20]
 386:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 573              		.loc 1 386 17
 574 016e FB68     		ldr	r3, [r7, #12]
 575 0170 03F00063 		and	r3, r3, #134217728
 576 0174 3B61     		str	r3, [r7, #16]
 387:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 577              		.loc 1 387 10
 578 0176 3B69     		ldr	r3, [r7, #16]
ARM GAS  /tmp/ccPct3Hd.s 			page 20


 579 0178 002B     		cmp	r3, #0
 580 017a 50D1     		bne	.L34
 389:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
 581              		.loc 1 389 51
 582 017c FB68     		ldr	r3, [r7, #12]
 583 017e 1B0D     		lsrs	r3, r3, #20
 389:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
 584              		.loc 1 389 14
 585 0180 03F03F03 		and	r3, r3, #63
 586 0184 BB62     		str	r3, [r7, #40]
 390:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNF
 587              		.loc 1 390 51
 588 0186 FB68     		ldr	r3, [r7, #12]
 589 0188 1B0A     		lsrs	r3, r3, #8
 390:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNF
 590              		.loc 1 390 14
 591 018a C3F30B03 		ubfx	r3, r3, #0, #12
 592 018e 7B62     		str	r3, [r7, #36]
 391:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL3CFGR3);
 593              		.loc 1 391 20
 594 0190 3E4B     		ldr	r3, .L37
 595 0192 D3F8A430 		ldr	r3, [r3, #164]
 391:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL3CFGR3);
 596              		.loc 1 391 18
 597 0196 23F07F43 		bic	r3, r3, #-16777216
 598 019a 3B62     		str	r3, [r7, #32]
 392:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
 599              		.loc 1 392 19
 600 019c 3B4B     		ldr	r3, .L37
 392:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
 601              		.loc 1 392 17
 602 019e D3F8A830 		ldr	r3, [r3, #168]
 603 01a2 FB60     		str	r3, [r7, #12]
 393:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
 604              		.loc 1 393 53
 605 01a4 FB68     		ldr	r3, [r7, #12]
 606 01a6 DB0E     		lsrs	r3, r3, #27
 393:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
 607              		.loc 1 393 15
 608 01a8 03F00703 		and	r3, r3, #7
 609 01ac FB61     		str	r3, [r7, #28]
 394:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 610              		.loc 1 394 53
 611 01ae FB68     		ldr	r3, [r7, #12]
 612 01b0 1B0E     		lsrs	r3, r3, #24
 394:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 613              		.loc 1 394 15
 614 01b2 03F00703 		and	r3, r3, #7
 615 01b6 BB61     		str	r3, [r7, #24]
 396:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 616              		.loc 1 396 7
 617 01b8 31E0     		b	.L34
 618              	.L14:
 399:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
 619              		.loc 1 399 17
 620 01ba 344B     		ldr	r3, .L37
 399:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
ARM GAS  /tmp/ccPct3Hd.s 			page 21


 621              		.loc 1 399 15
 622 01bc D3F8B030 		ldr	r3, [r3, #176]
 623 01c0 FB60     		str	r3, [r7, #12]
 400:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
 624              		.loc 1 400 17
 625 01c2 FB68     		ldr	r3, [r7, #12]
 626 01c4 03F0E043 		and	r3, r3, #1879048192
 627 01c8 7B61     		str	r3, [r7, #20]
 401:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 628              		.loc 1 401 17
 629 01ca FB68     		ldr	r3, [r7, #12]
 630 01cc 03F00063 		and	r3, r3, #134217728
 631 01d0 3B61     		str	r3, [r7, #16]
 402:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 632              		.loc 1 402 10
 633 01d2 3B69     		ldr	r3, [r7, #16]
 634 01d4 002B     		cmp	r3, #0
 635 01d6 24D1     		bne	.L35
 404:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
 636              		.loc 1 404 51
 637 01d8 FB68     		ldr	r3, [r7, #12]
 638 01da 1B0D     		lsrs	r3, r3, #20
 404:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
 639              		.loc 1 404 14
 640 01dc 03F03F03 		and	r3, r3, #63
 641 01e0 BB62     		str	r3, [r7, #40]
 405:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNF
 642              		.loc 1 405 51
 643 01e2 FB68     		ldr	r3, [r7, #12]
 644 01e4 1B0A     		lsrs	r3, r3, #8
 405:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNF
 645              		.loc 1 405 14
 646 01e6 C3F30B03 		ubfx	r3, r3, #0, #12
 647 01ea 7B62     		str	r3, [r7, #36]
 406:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL4CFGR3);
 648              		.loc 1 406 20
 649 01ec 274B     		ldr	r3, .L37
 650 01ee D3F8B430 		ldr	r3, [r3, #180]
 406:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL4CFGR3);
 651              		.loc 1 406 18
 652 01f2 23F07F43 		bic	r3, r3, #-16777216
 653 01f6 3B62     		str	r3, [r7, #32]
 407:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
 654              		.loc 1 407 19
 655 01f8 244B     		ldr	r3, .L37
 407:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
 656              		.loc 1 407 17
 657 01fa D3F8B830 		ldr	r3, [r3, #184]
 658 01fe FB60     		str	r3, [r7, #12]
 408:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
 659              		.loc 1 408 53
 660 0200 FB68     		ldr	r3, [r7, #12]
 661 0202 DB0E     		lsrs	r3, r3, #27
 408:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
 662              		.loc 1 408 15
 663 0204 03F00703 		and	r3, r3, #7
 664 0208 FB61     		str	r3, [r7, #28]
ARM GAS  /tmp/ccPct3Hd.s 			page 22


 409:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 665              		.loc 1 409 53
 666 020a FB68     		ldr	r3, [r7, #12]
 667 020c 1B0E     		lsrs	r3, r3, #24
 409:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 668              		.loc 1 409 15
 669 020e 03F00703 		and	r3, r3, #7
 670 0212 BB61     		str	r3, [r7, #24]
 411:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 671              		.loc 1 411 7
 672 0214 05E0     		b	.L35
 673              	.L32:
 367:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_IC1CFGR_IC1SEL_0:  /* PLL2 selected at IC1 clock source */
 674              		.loc 1 367 7
 675 0216 00BF     		nop
 676 0218 04E0     		b	.L18
 677              	.L33:
 381:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 678              		.loc 1 381 7
 679 021a 00BF     		nop
 680 021c 02E0     		b	.L18
 681              	.L34:
 396:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 682              		.loc 1 396 7
 683 021e 00BF     		nop
 684 0220 00E0     		b	.L18
 685              	.L35:
 411:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 686              		.loc 1 411 7
 687 0222 00BF     		nop
 688              	.L18:
 415:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 689              		.loc 1 415 5
 690 0224 7B69     		ldr	r3, [r7, #20]
 691 0226 B3F1405F 		cmp	r3, #805306368
 692 022a 2CD0     		beq	.L22
 693 022c 7B69     		ldr	r3, [r7, #20]
 694 022e B3F1405F 		cmp	r3, #805306368
 695 0232 39D8     		bhi	.L36
 696 0234 7B69     		ldr	r3, [r7, #20]
 697 0236 B3F1005F 		cmp	r3, #536870912
 698 023a 21D0     		beq	.L24
 699 023c 7B69     		ldr	r3, [r7, #20]
 700 023e B3F1005F 		cmp	r3, #536870912
 701 0242 31D8     		bhi	.L36
 702 0244 7B69     		ldr	r3, [r7, #20]
 703 0246 002B     		cmp	r3, #0
 704 0248 04D0     		beq	.L25
 705 024a 7B69     		ldr	r3, [r7, #20]
 706 024c B3F1805F 		cmp	r3, #268435456
 707 0250 0AD0     		beq	.L26
 438:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 708              		.loc 1 438 7
 709 0252 29E0     		b	.L36
 710              	.L25:
 418:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 711              		.loc 1 418 34
ARM GAS  /tmp/ccPct3Hd.s 			page 23


 712 0254 0D4B     		ldr	r3, .L37
 713 0256 9B6C     		ldr	r3, [r3, #72]
 418:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 714              		.loc 1 418 66
 715 0258 DB09     		lsrs	r3, r3, #7
 716 025a 03F00303 		and	r3, r3, #3
 418:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 717              		.loc 1 418 14
 718 025e 0C4A     		ldr	r2, .L37+4
 719 0260 22FA03F3 		lsr	r3, r2, r3
 720 0264 FB62     		str	r3, [r7, #44]
 419:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_PLL1CFGR1_PLL1SEL_0: /* MSI selected as PLL clock source */
 721              		.loc 1 419 7
 722 0266 20E0     		b	.L27
 723              	.L26:
 421:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 724              		.loc 1 421 11
 725 0268 084B     		ldr	r3, .L37
 726 026a 5B6C     		ldr	r3, [r3, #68]
 727 026c 03F40073 		and	r3, r3, #512
 421:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 728              		.loc 1 421 10
 729 0270 002B     		cmp	r3, #0
 730 0272 02D1     		bne	.L28
 423:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 731              		.loc 1 423 16
 732 0274 074B     		ldr	r3, .L37+8
 733 0276 FB62     		str	r3, [r7, #44]
 429:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_PLL1CFGR1_PLL1SEL_1: /* HSE selected as PLL clock source */
 734              		.loc 1 429 7
 735 0278 17E0     		b	.L27
 736              	.L28:
 427:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 737              		.loc 1 427 16
 738 027a 074B     		ldr	r3, .L37+12
 739 027c FB62     		str	r3, [r7, #44]
 429:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_PLL1CFGR1_PLL1SEL_1: /* HSE selected as PLL clock source */
 740              		.loc 1 429 7
 741 027e 14E0     		b	.L27
 742              	.L24:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 743              		.loc 1 431 14
 744 0280 064B     		ldr	r3, .L37+16
 745 0282 FB62     		str	r3, [r7, #44]
 432:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case (RCC_PLL1CFGR1_PLL1SEL_1 | RCC_PLL1CFGR1_PLL1SEL_0):  /* I2S_CKIN selected as PLL clock so
 746              		.loc 1 432 7
 747 0284 11E0     		b	.L27
 748              	.L22:
 434:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 749              		.loc 1 434 14
 750 0286 064B     		ldr	r3, .L37+20
 751 0288 FB62     		str	r3, [r7, #44]
 435:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     default:
 752              		.loc 1 435 7
 753 028a 0EE0     		b	.L27
 754              	.L38:
 755              		.align	2
ARM GAS  /tmp/ccPct3Hd.s 			page 24


 756              	.L37:
 757 028c 00800256 		.word	1443004416
 758 0290 0090D003 		.word	64000000
 759 0294 00093D00 		.word	4000000
 760 0298 0024F400 		.word	16000000
 761 029c 006CDC02 		.word	48000000
 762 02a0 0080BB00 		.word	12288000
 763 02a4 0000804B 		.word	1266679808
 764              	.L36:
 438:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 765              		.loc 1 438 7
 766 02a8 00BF     		nop
 767              	.L27:
 442:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 768              		.loc 1 442 8
 769 02aa 3B69     		ldr	r3, [r7, #16]
 770 02ac 002B     		cmp	r3, #0
 771 02ae 34D1     		bne	.L30
 446:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 772              		.loc 1 446 17
 773 02b0 FB6A     		ldr	r3, [r7, #44]
 774 02b2 07EE903A 		vmov	s15, r3	@ int
 775 02b6 B8EE677A 		vcvt.f32.u32	s14, s15
 446:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 776              		.loc 1 446 36
 777 02ba 7B6A     		ldr	r3, [r7, #36]
 778 02bc 07EE903A 		vmov	s15, r3	@ int
 779 02c0 F8EE676A 		vcvt.f32.u32	s13, s15
 446:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 780              		.loc 1 446 53
 781 02c4 3B6A     		ldr	r3, [r7, #32]
 782 02c6 07EE903A 		vmov	s15, r3	@ int
 783 02ca B8EE676A 		vcvt.f32.u32	s12, s15
 446:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 784              		.loc 1 446 70
 785 02ce 5FED0B5A 		vldr.32	s11, .L37+24
 786 02d2 C6EE257A 		vdiv.f32	s15, s12, s11
 446:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 787              		.loc 1 446 50
 788 02d6 76EEA77A 		vadd.f32	s15, s13, s15
 446:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 789              		.loc 1 446 33
 790 02da 67EE276A 		vmul.f32	s13, s14, s15
 446:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 791              		.loc 1 446 97
 792 02de BB6A     		ldr	r3, [r7, #40]
 793 02e0 07EE903A 		vmov	s15, r3	@ int
 794 02e4 B8EE677A 		vcvt.f32.u32	s14, s15
 446:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 795              		.loc 1 446 14
 796 02e8 C6EE877A 		vdiv.f32	s15, s13, s14
 797 02ec C7ED027A 		vstr.32	s15, [r7, #8]
 447:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 798              		.loc 1 447 46
 799 02f0 FB69     		ldr	r3, [r7, #28]
 800 02f2 07EE903A 		vmov	s15, r3	@ int
 801 02f6 B8EE677A 		vcvt.f32.u32	s14, s15
ARM GAS  /tmp/ccPct3Hd.s 			page 25


 447:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 802              		.loc 1 447 65
 803 02fa BB69     		ldr	r3, [r7, #24]
 804 02fc 07EE903A 		vmov	s15, r3	@ int
 805 0300 F8EE677A 		vcvt.f32.u32	s15, s15
 447:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 806              		.loc 1 447 62
 807 0304 27EE277A 		vmul.f32	s14, s14, s15
 447:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 808              		.loc 1 447 27
 809 0308 D7ED026A 		vldr.32	s13, [r7, #8]
 810 030c C6EE877A 		vdiv.f32	s15, s13, s14
 447:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 811              		.loc 1 447 14
 812 0310 FCEEE77A 		vcvt.u32.f32	s15, s15
 813 0314 17EE903A 		vmov	r3, s15	@ int
 814 0318 FB62     		str	r3, [r7, #44]
 815              	.L30:
 450:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = sysclk / ic_divider;
 816              		.loc 1 450 19
 817 031a 0B4B     		ldr	r3, .L39
 818 031c D3F8C430 		ldr	r3, [r3, #196]
 450:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = sysclk / ic_divider;
 819              		.loc 1 450 62
 820 0320 1B0C     		lsrs	r3, r3, #16
 821 0322 DBB2     		uxtb	r3, r3
 450:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = sysclk / ic_divider;
 822              		.loc 1 450 16
 823 0324 0133     		adds	r3, r3, #1
 824 0326 7B60     		str	r3, [r7, #4]
 451:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 825              		.loc 1 451 12
 826 0328 FA6A     		ldr	r2, [r7, #44]
 827 032a 7B68     		ldr	r3, [r7, #4]
 828 032c B2FBF3F3 		udiv	r3, r2, r3
 829 0330 FB62     		str	r3, [r7, #44]
 452:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   default:
 830              		.loc 1 452 5
 831 0332 00E0     		b	.L10
 832              	.L31:
 833              		.loc 1 455 5
 834 0334 00BF     		nop
 835              	.L10:
 456:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   }
 457:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 458:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Return system clock frequency (CPU frequency) */
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SystemCoreClock = sysclk;
 836              		.loc 1 459 19
 837 0336 054A     		ldr	r2, .L39+4
 838 0338 FB6A     		ldr	r3, [r7, #44]
 839 033a 1360     		str	r3, [r2]
 460:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** }
 840              		.loc 1 460 1
 841 033c 00BF     		nop
 842 033e 3437     		adds	r7, r7, #52
 843              		.cfi_def_cfa_offset 4
 844 0340 BD46     		mov	sp, r7
ARM GAS  /tmp/ccPct3Hd.s 			page 26


 845              		.cfi_def_cfa_register 13
 846              		@ sp needed
 847 0342 5DF8047B 		ldr	r7, [sp], #4
 848              		.cfi_restore 7
 849              		.cfi_def_cfa_offset 0
 850 0346 7047     		bx	lr
 851              	.L40:
 852              		.align	2
 853              	.L39:
 854 0348 00800256 		.word	1443004416
 855 034c 00000000 		.word	SystemCoreClock
 856              		.cfi_endproc
 857              	.LFE230:
 859              		.section	.text.SECURE_SystemCoreClockUpdate,"ax",%progbits
 860              		.align	1
 861              		.global	SECURE_SystemCoreClockUpdate
 862              		.global	__acle_se_SECURE_SystemCoreClockUpdate
 863              		.syntax unified
 864              		.thumb
 865              		.thumb_func
 867              		.syntax unified
 868              		.thumb
 869              		.thumb_func
 871              	SECURE_SystemCoreClockUpdate:
 872              	__acle_se_SECURE_SystemCoreClockUpdate:
 873              	.LFB231:
 461:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 462:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 463:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @brief  Secure Non-Secure-Callable function to return the current
 464:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         SystemCoreClock value after SystemCoreClock update.
 465:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         The SystemCoreClock variable contains the CPU core clock, it can
 466:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         be used by the user application to setup the SysTick timer or configure
 467:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         other parameters.
 468:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @retval SystemCoreClock value
 469:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 470:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
 471:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** {
 874              		.loc 1 471 1
 875              		.cfi_startproc
 876              		@ Non-secure entry function: called from non-secure code.
 877              		@ args = 0, pretend = 0, frame = 0
 878              		@ frame_needed = 1, uses_anonymous_args = 0
 879 0000 6DED81CF 		vstr	FPCXTNS, [sp, #-4]!
 880              		.cfi_def_cfa_offset 4
 881 0004 88B5     		push	{r3, r7, lr}
 882              		.cfi_def_cfa_offset 16
 883              		.cfi_offset 3, -16
 884              		.cfi_offset 7, -12
 885              		.cfi_offset 14, -8
 886 0006 00AF     		add	r7, sp, #0
 887              		.cfi_def_cfa_register 7
 472:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SystemCoreClockUpdate();
 888              		.loc 1 472 3
 889 0008 FFF7FEFF 		bl	SystemCoreClockUpdate
 473:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 474:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   return SystemCoreClock;
 890              		.loc 1 474 10
ARM GAS  /tmp/ccPct3Hd.s 			page 27


 891 000c 064B     		ldr	r3, .L43
 892 000e 1B68     		ldr	r3, [r3]
 475:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** }
 893              		.loc 1 475 1
 894 0010 1846     		mov	r0, r3
 895 0012 BD46     		mov	sp, r7
 896              		.cfi_def_cfa_register 13
 897              		@ sp needed
 898 0014 BDE88840 		pop	{r3, r7, lr}
 899              		.cfi_restore 14
 900              		.cfi_restore 7
 901              		.cfi_restore 3
 902              		.cfi_def_cfa_offset 4
 903 0018 9FEC100A 		vscclrm	{s0-s15, VPR}
 904 001c 9FE80E90 		clrm	{r1, r2, r3, ip, APSR}
 905 0020 FDEC81CF 		vldr	FPCXTNS, [sp], #4
 906              		.cfi_def_cfa_offset 0
 907 0024 7447     		bxns	lr
 908              	.L44:
 909 0026 00BF     		.align	2
 910              	.L43:
 911 0028 00000000 		.word	SystemCoreClock
 912              		.cfi_endproc
 913              	.LFE231:
 915              		.text
 916              	.Letext0:
 917              		.file 2 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 918              		.file 3 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 919              		.file 4 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
 920              		.file 5 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 921              		.file 6 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 922              		.file 7 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/system_stm32n6xx.h"
ARM GAS  /tmp/ccPct3Hd.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32n6xx_fsbl.c
     /tmp/ccPct3Hd.s:30     .data.SystemCoreClock:00000000 SystemCoreClock
     /tmp/ccPct3Hd.s:27     .data.SystemCoreClock:00000000 $d
     /tmp/ccPct3Hd.s:33     .text.SystemInit:00000000 $t
     /tmp/ccPct3Hd.s:39     .text.SystemInit:00000000 SystemInit
     /tmp/ccPct3Hd.s:331    .text.SystemInit:000001b0 $d
     /tmp/ccPct3Hd.s:342    .text.SystemCoreClockUpdate:00000000 $t
     /tmp/ccPct3Hd.s:348    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
     /tmp/ccPct3Hd.s:757    .text.SystemCoreClockUpdate:0000028c $d
     /tmp/ccPct3Hd.s:766    .text.SystemCoreClockUpdate:000002a8 $t
     /tmp/ccPct3Hd.s:854    .text.SystemCoreClockUpdate:00000348 $d
     /tmp/ccPct3Hd.s:860    .text.SECURE_SystemCoreClockUpdate:00000000 $t
     /tmp/ccPct3Hd.s:871    .text.SECURE_SystemCoreClockUpdate:00000000 SECURE_SystemCoreClockUpdate
     /tmp/ccPct3Hd.s:872    .text.SECURE_SystemCoreClockUpdate:00000000 __acle_se_SECURE_SystemCoreClockUpdate
     /tmp/ccPct3Hd.s:911    .text.SECURE_SystemCoreClockUpdate:00000028 $d
                           .group:00000000 wm4.0.2a10773746a5c5ebb5552f50e466f80b
                           .group:00000000 wm4.stm32n6xx.h.34.80585dd08aa426c932f6311fdb7386da
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.e0c9f337c65cb9f22ed5f23d082bc78b
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm55.h.68.832d5cf835639cc0d28219c3d2867330
                           .group:00000000 wm4.cmsis_gcc.h.26.7a5fd1a99dbedde687044a4433ab3e15
                           .group:00000000 wm4.core_cm55.h.196.52e437a270752da561676e507b35baeb
                           .group:00000000 wm4.mpu_armv8.h.32.9d72426c8e2b47753456dcb84802c5b3
                           .group:00000000 wm4.pmu_armv8.h.32.eaa95f88a71b29390b135fd81c071b6b
                           .group:00000000 wm4.core_cm55.h.4411.860dad8650880893dd57b815844f7186
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.stm32n657xx.h.575.1c2a5e6bedffc6f9083dcc857bc6d09d
                           .group:00000000 wm4.stm32n6xx.h.114.5cf793d8af485e14f110e3e24bde1aa5
                           .group:00000000 wm4.newlib.h.7.591ac1bd65c1f5b34864757667a05252
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2

UNDEFINED SYMBOLS
g_pfnVectors
