[RF DSP] %s: dsp_txidx[%d]
[RF DSP] %s: dsp_txidx[%d] %s %s %s freq[%dkHz] %s
[RF DSP] %s: (current) dsp_txidx[%d] CC%d %s %s freq[%dkHz] %s
[RF DSP] %s: (target) %s %s %s freq[%dkHz] %s => return[%d]
[RF DSP] %s %s: %s pa_ch[%d] sm_ch[%d]
[RF DSP] _RF_DSP_Set_NR_SUB6_TDD_FEM_TRX_Word_UpdateFlag_: CC%d TX%d
[RF DSP] _RF_DSP_Set_NR_SUB6_TDD_FEM_TRX_Word_UpdateFlag_: trx[%d] DL CH[%d] word [0x%x]
[RF DSP] RF_DSP_Set_NR_SUB6_TDD_FEM_TRX_Control: type[%d] MIPI
[RF DSP] RF_DSP_Set_NR_SUB6_TDD_FEM_TRX_Control Info : type[%d] GPIO, mask[%d] tx_word[%d] rx_word[%d]
[RF DSP] RF_DSP_Set_NR_SUB6_TDD_FEM_TRX_Control: idx[%d] DL ch[%d] word[0x%x]
[RF DSP] RF_DSP_Set_NR_SUB6_TDD_FEM_TRX_Control: idx[%d] UL ch[%d] word[0x%x]
[RF DSP] RF_DSP_NR_SUB6_Clear_TRx_SW_Config Info : dsp_txidx[%d]
[RF DSP] RF_DSP_Set_NR_SUB6_SM_Config : SM APT Hold Disable [%d]
[RF DSP] %s: %s SM off Buck Data is 0x%x
[RF DSP] %s: cc%d is not ready
[RF DSP] %s: %s pam_type[%d]
[RF DSP] %s: done !
[RF DSP] %s Load default PA delay !!! Check NV read !!!
[RF DSP] %s Check the SM MIPI Path index(%d) err(0x%x)
[RF DSP] %s : %s, SM ON delay [%d], SM OFF delay [%d]
[RF DSP] %s: fail to get SM on delay. need to be checked
[RF DSP] %s : %s, PA ON delay [%d], PA OFF delay [%d], PA GAIN delay [%d]
[RF DSP] %s : %s: ON delay [%d] OFF delay [%d]
[RF DSP] %s: %s %s PD cahnnel: [%d], PD start pwr [%d]
[RF PD] Coupler On MIPI Word Update : MIPI#[%d/%d], MIPI Ch [%d], SW MEM Addr[%d], On Data[0x%x]
[RF PD] Coupler Off MIPI Word Update : MIPI#[%d/%d], MIPI Ch [%d], SW MEM Addr[%d], Off Data[0x%x]
[RF ET] %s: not supported mode [%d]
[RF DSP] %s: cc%d user_mpr_en %d, PC2_user_mpr_en %d
[RF DSP] RF_DSP_Set_NR_SUB6_User_MPR: NV index %d, DFT-s-OFDM SHM[%d][%d][%d], MPR %ddB(0.1dB scale)
[RF DSP] RF_DSP_Set_NR_SUB6_User_MPR: NV index %d, CP-OFDM SHM[%d][%d][%d], MPR %ddB(0.1dB scale)
[RF DSP] RF_DSP_Set_NR_SUB6_User_MPR: NV index %d, DFT-s-OFDM SHM[%d][%d][%d], MPR %ddB(0.1dB scale)
[RF DSP] RF_DSP_Set_NR_SUB6_User_MPR: NV index %d, CP-OFDM SHM[%d][%d][%d], MPR %ddB(0.1dB scale)
[RF DSP] %s: conduct_offset %d conduct_offset_pc2 %d mimo_offset %d
[RF DSP] %s: ENDC DPS Power [%d, %d, %d, %d, %d]
[RF DSP] %s: ENDC DPS Power [%d, %d, %d, %d, %d]
[RF DSP] %s: A[%d]
[RF DSP] %s: A[%d] AMPR[Index %d] [%d]
[RF DSP] %s: A[%d]
[RF DSP] %s: A[%d] AMPR[Index %d] [%d]
[RF DSP] %s: A[%d]
[RF DSP] %s: A[%d] AMPR[Index %d] [%d]
[RF DSP] %s: A[%d]
[RF DSP] %s: A[%d] AMPR[Index %d] [%d]
[RF DSP] %s: A[%d]
[RF DSP] %s: A[%d] AMPR[Index %d] [%d]
[RF DSP] %s: A[%d]
[RF DSP] %s: A[%d] AMPR[Index %d] [%d]
[RF DSP] %s: A[%d]
[RF DSP] %s: A[%d] AMPR[Index %d] [%d]
[RF DSP] %s: A[%d]
[RF DSP] %s: A[%d] AMPR[Index %d] [%d]
[RF RFIC] RF_DSP_Set_NR_SUB6_TX_IQ_CAL_Control: tx_idx[%d] rfdb_idx[%d] enable[%d]
[RF RFIC] RF_DSP_Set_NR_SUB6_TX_IQ_CAL_Control: POINT0 iq_mis[0x%x] iqc_a[0x%x] iqc_b[0x%x] POINT1 iq_mis[0x%x] iqc_a[0x%x] iqc_b[0x%x]
[RF RFIC] RF_DSP_Set_NR_SUB6_Quick_Sleep_SW_Mode_RFIC: (NR SUB6 QS) ON update %s => word [0x%03X:0x%08X, 0x%03X:0x%08X]
[RF RFIC] RF_DSP_Set_NR_SUB6_Quick_Sleep_SW_Mode_RFIC: (NR SUB6 QS) OFF update %s => word [0x%03X:0x%08X, 0x%03X:0x%08X]
[RF RFIC] RF_DSP_Set_NR_SUB6_Quick_Sleep_SW_Mode_RFIC: (NR SUB6 QS) ON update %s => word [0x%03X:0x%08X, 0x%03X:0x%08X]
[RF RFIC] RF_DSP_Set_NR_SUB6_Quick_Sleep_SW_Mode_RFIC: (NR SUB6 QS) OFF update %s => word [0x%03X:0x%08X, 0x%03X:0x%08X]
[RF RFIC] RF_DSP_Set_NR_SUB6_Quick_Sleep_SW_Mode_eLNA_MIPI: (NR SUB6 QS) %s %s mipi_path[%d] femsif_addr[%d] on[0x%08X] off[0x%08X]
[RF RFIC] RF_DSP_Set_NR_SUB6_Quick_Sleep_SW_Mode_eLNA_MIPI: (NR SUB6 QS) %s %s mipi_path[%d] femsif_addr[%d] on[0x%08X] off[0x%08X]
[RF RFIC] RF_DSP_Set_NR_SUB6_Quick_Sleep_SW_Mode_eLNA_GPIO: (NR SUB6 QS) %s %s gpio_path[%d] on[0x%08X] off[0x%08X]
[RF RFIC] RF_DSP_Set_NR_SUB6_Quick_Sleep_SW_Mode_eLNA_GPIO: (NR SUB6 QS) %s %s gpio_path[%d] on[0x%08X] off[0x%08X]
[RF RFIC] RF_DSP_Set_NR_SUB6_Quick_Sleep_SW_Mode_eLNA_Disable: (NR SUB6 QS) %s %s
[RF RFIC] RF_DSP_Set_NR_SUB6_Quick_Sleep_SW_Mode_eLNA_Disable: (NR SUB6 QS) %s %s
[RF DSP] %s: Band[%s] Enable[%d]
[RF DSP] %s: not support 2T4R at DRDS Mode
[RF DSP] %s: main_txmode[%s] sub_txmode[%s] Not support 2T4R
[RF DSP] %s: (UECAPA) 1T4R -> 1T2R
[RF DSP] %s: cal_mode[%d] SRS_SW_MODE[%s]
[RF DSP] RF_DSP_Set_NR_SUB6_SRS_Switching_Data: mipiChConflict=%d ltePaMipiCh=%d lteSmMipiCh=%d
[RF DSP] RF_DSP_Set_NR_SUB6_SRS_Switching_Data: sm2TxMemAddr[0]=%d sm2TxMemAddr[1]=%d sm2TxMemAddr[2]=%d
[RF DSP] RF_DSP_Set_NR_SUB6_SRS_Switching_Data: sm2TxMemAddr[3]=%d sm2TxMemAddr[4]=%d sm2TxMemAddr[5]=%d
[RF DSP] %s: SRS_SW_MODE[%s] UECAPA[%d] SRS_SW_MAXPower[%d][%d][%d][%d]
[RF DSP] RF_DSP_NR_SUB6_SRS_SW_Exception_Check: ap_event[0x%x] case_idx[%d] antSwPerPath[%d][%d][%d][%d]
[RF DSP] RF_DSP_NR_SUB6_SRS_SW_Exception_Check: ap_event[0x%x] case_idx[%d] SRS_SW_MAXPower[%d][%d][%d][%d]
[RF DSP] %s : CC[%d] onData[%d] : 0x%X 0x%X
[RF DSP] %s : CC[%d] onData[%d] : 0x%X %X
[RF DSP] RF_DSP_Set_NR_SUB6_TX_Path_Control %s: Path On(%d) [0x%x, 0x%x, 0x%x, 0x%x, 0x%x]
[RF DSP] RF_DSP_Set_NR_SUB6_TX_Path_Control %s: Path Off(%d) [0x%x, 0x%x, 0x%x, 0x%x, 0x%x]
[RF DSP] %s: pa_ctrl_type[0x%x]
[RF DSP] %s: power_mode[%d] num_word_pa_apt_en_reg[0x%x] pa_apt_en_reg0[0x%x] pa_apt_en_reg1[0x%x]
[RF DSP] %s: num_word_pa_dis_reg[0x%x] pa_dis_reg[0x%x] pa_pm_trigger_en[%d] pa_pm_trigger[0x%x]
