#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Oct 23 12:14:45 2021
# Process ID: 11356
# Current directory: C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/example/xsim_script.tcl}
# Log file: C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/xsim.log
# Journal file: C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "127000"
// RTL Simulation : 1 / 4 [151.72%] @ "1194000"
// RTL Simulation : 2 / 4 [151.72%] @ "1768000"
// RTL Simulation : 3 / 4 [151.72%] @ "2341000"
// RTL Simulation : 4 / 4 [100.00%] @ "2915000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2968150 ps : File "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example.autotb.v" Line 272
## quit
INFO: [Common 17-206] Exiting xsim at Sat Oct 23 12:14:51 2021...
