0.7
2020.2
May  7 2023
15:24:31
C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.srcs/sim_1/new/full_adder_tb.v,1690619492,verilog,,,,full_adder_tb,,,,,,,,
C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.srcs/sources_1/new/four_bit_adder.v,1690550711,verilog,,C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.srcs/sources_1/new/half_adder.v,,four_bit_adder,,,,,,,,
C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.srcs/sources_1/new/half_adder.v,1690550547,verilog,,C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.srcs/sources_1/new/one_bit_adder.v,,half_adder,,,,,,,,
C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.srcs/sources_1/new/one_bit_adder.v,1690550653,verilog,,C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.srcs/sim_1/new/full_adder_tb.v,,one_bit_adder,,,,,,,,
