
---------- Begin Simulation Statistics ----------
final_tick                               165522023000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 300764                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662188                       # Number of bytes of host memory used
host_op_rate                                   301354                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   332.49                       # Real time elapsed on the host
host_tick_rate                              497829853                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.165522                       # Number of seconds simulated
sim_ticks                                165522023000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.655220                       # CPI: cycles per instruction
system.cpu.discardedOps                        189511                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32635309                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.604149                       # IPC: instructions per cycle
system.cpu.numCycles                        165522023                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132886714                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       213117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        443243                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          382                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          709                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750559                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            711                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485782                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735472                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80995                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103836                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101841                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905173                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65381                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51143052                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51143052                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51143524                       # number of overall hits
system.cpu.dcache.overall_hits::total        51143524                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       920377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         920377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       928324                       # number of overall misses
system.cpu.dcache.overall_misses::total        928324                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42843507000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42843507000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42843507000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42843507000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063429                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063429                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52071848                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52071848                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017678                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017678                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017828                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017828                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46549.953986                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46549.953986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46151.458973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46151.458973                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       104218                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3285                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.725419                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       787017                       # number of writebacks
system.cpu.dcache.writebacks::total            787017                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53142                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53142                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875178                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39519459000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39519459000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40357818999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40357818999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016657                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016657                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016807                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45569.492698                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45569.492698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46113.840840                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46113.840840                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874666                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40588203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40588203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       526144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19673931000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19673931000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37392.673869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37392.673869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       526004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       526004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18617198000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18617198000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35393.643394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35393.643394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10554849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10554849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       394233                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       394233                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23169576000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23169576000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58771.274855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58771.274855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53002                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53002                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20902261000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20902261000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61255.457447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61255.457447                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    838359999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    838359999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105547.022410                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105547.022410                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.473368                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018778                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.437941                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.473368                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105019026                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105019026                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685932                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475084                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024937                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278266                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278266                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278266                       # number of overall hits
system.cpu.icache.overall_hits::total        10278266                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          678                       # number of overall misses
system.cpu.icache.overall_misses::total           678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68807000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68807000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68807000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68807000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278944                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101485.250737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101485.250737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101485.250737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101485.250737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu.icache.writebacks::total                37                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67451000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67451000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67451000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67451000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99485.250737                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99485.250737                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99485.250737                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99485.250737                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278266                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278266                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68807000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68807000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101485.250737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101485.250737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67451000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67451000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99485.250737                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99485.250737                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           520.536165                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278944                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15160.684366                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   520.536165                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.254168                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.254168                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          641                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          641                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.312988                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558566                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 165522023000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               645696                       # number of demand (read+write) hits
system.l2.demand_hits::total                   645716                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              645696                       # number of overall hits
system.l2.overall_hits::total                  645716                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             229482                       # number of demand (read+write) misses
system.l2.demand_misses::total                 230140                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            229482                       # number of overall misses
system.l2.overall_misses::total                230140                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24146146000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24211105000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64959000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24146146000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24211105000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875178                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875856                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875178                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875856                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.262212                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.262760                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.262212                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.262760                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98721.884498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105220.217708                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105201.638133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98721.884498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105220.217708                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105201.638133                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              143203                       # number of writebacks
system.l2.writebacks::total                    143203                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        229476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            230134                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       229476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           230134                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19555949000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19607748000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19555949000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19607748000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.262205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.262753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.262205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.262753                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78721.884498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85220.018651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85201.439162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78721.884498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85220.018651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85201.439162                       # average overall mshr miss latency
system.l2.replacements                         213820                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       787017                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           787017                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       787017                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       787017                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           37                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               37                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           37                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           37                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            193881                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                193881                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          147350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              147350                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15792259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15792259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.431819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.431819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107175.154394                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107175.154394                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       147350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         147350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12845259000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12845259000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.431819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.431819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87175.154394                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87175.154394                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98721.884498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98721.884498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51799000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51799000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78721.884498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78721.884498                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        451815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            451815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        82132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           82132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8353887000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8353887000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.153821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.153821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101712.937710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101712.937710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        82126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        82126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6710690000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6710690000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.153809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.153809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81712.125271                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81712.125271                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16136.223965                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750171                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    230204                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.602696                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.301985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.867194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16082.054785                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984877                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5862                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7230912                       # Number of tag accesses
system.l2.tags.data_accesses                  7230912                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    143203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    229293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008431738500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8469                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8469                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              634957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             134953                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230134                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143203                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230134                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143203                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    183                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230134                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  180391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.150195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.239869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.248430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8380     98.95%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           22      0.26%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           63      0.74%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8469                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.906010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.875147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4686     55.33%     55.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              111      1.31%     56.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3458     40.83%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              211      2.49%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8469                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14728576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9164992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     88.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  165506381000                       # Total gap between requests
system.mem_ctrls.avgGap                     443316.31                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14674752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9163328                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 254419.316757625667                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 88657398.780100703239                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 55360174.035572297871                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          658                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       229476                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       143203                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18020750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7752612500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3965840136500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27387.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33783.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27693834.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14686464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14728576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9164992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9164992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       229476                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         230134                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       143203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        143203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       254419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     88728157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         88982576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       254419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       254419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     55370227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        55370227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     55370227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       254419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     88728157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       144352803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               229951                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              143177                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9071                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3459052000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1149755000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7770633250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15042.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33792.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              137102                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              85875                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            59.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       150151                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   159.041179                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.131765                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   226.408858                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       109270     72.77%     72.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17313     11.53%     84.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5228      3.48%     87.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1380      0.92%     88.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9020      6.01%     94.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          693      0.46%     95.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          452      0.30%     95.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          558      0.37%     95.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6237      4.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       150151                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14716864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9163328                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               88.911818                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               55.360174                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       535050180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       284385915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      821178540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     374660280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13066017120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37582544730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31911998400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   84575835165                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.964243                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  82569518500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5527080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77425424500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       537027960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       285437130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      820671600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     372723660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13066017120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  37291893750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  32156757120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   84530528340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.690522                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  83206032000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5527080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  76788911000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       143203                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69906                       # Transaction distribution
system.membus.trans_dist::ReadExReq            147350                       # Transaction distribution
system.membus.trans_dist::ReadExResp           147350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82784                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       673377                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 673377                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23893568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23893568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            230134                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  230134    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              230134                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1016055000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1247070250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            534625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       930220                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          158266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341231                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           678                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533947                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1393                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2625022                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2626415                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106380480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              106426240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          213820                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9164992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1089676                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001006                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031756                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1088582     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1092      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1089676                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 165522023000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3324667000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2034000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2625539994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
