Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug 14 21:18:14 2025
| Host         : DESKTOP-97OSCKL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  568         
SYNTH-10   Warning           Wide multiplier              9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (566)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (969)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (566)
--------------------------
 There are 566 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (969)
--------------------------------------------------
 There are 969 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  983          inf        0.000                      0                  983           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           983 Endpoints
Min Delay           983 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.816ns  (logic 3.779ns (11.878%)  route 28.037ns (88.122%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/Q
                         net (fo=13, routed)          1.496     2.014    u_top_vga/u_boss_draw/boss_x_pos_reg[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.138 r  u_top_vga/u_boss_draw/vga_out\\.rgb[11]_i_146/O
                         net (fo=1, routed)           0.000     2.138    u_top_vga/u_platform/p_0_out_inferred__4/vga_out\\.rgb[0]_i_417[0]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.718 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47/O[2]
                         net (fo=2, routed)           1.443     4.161    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47_n_5
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.302     4.463 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_95/O
                         net (fo=1, routed)           0.000     4.463    u_top_vga/u_platform/vga_out\\.rgb[11]_i_95_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.887 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       17.875    22.763    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I2_O)        0.303    23.066 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62/O
                         net (fo=9, routed)           2.700    25.765    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I4_O)        0.124    25.889 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187/O
                         net (fo=1, routed)           0.986    26.875    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124    26.999 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69/O
                         net (fo=1, routed)           0.701    27.700    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69_n_0
    SLICE_X35Y37         LUT4 (Prop_lut4_I2_O)        0.124    27.824 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25/O
                         net (fo=1, routed)           0.000    27.824    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25_n_0
    SLICE_X35Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    28.041 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11/O
                         net (fo=1, routed)           0.785    28.827    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.299    29.126 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5/O
                         net (fo=1, routed)           0.000    29.126    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5_n_0
    SLICE_X36Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    29.343 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_2/O
                         net (fo=2, routed)           0.858    30.201    u_top_vga/u_platform/vga_out\\.rgb_reg[9]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.299    30.500 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0/O
                         net (fo=12, routed)          1.192    31.692    u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.124    31.816 r  u_top_vga/u_platform/vga_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    31.816    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[3]
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.814ns  (logic 3.779ns (11.878%)  route 28.035ns (88.122%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/Q
                         net (fo=13, routed)          1.496     2.014    u_top_vga/u_boss_draw/boss_x_pos_reg[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.138 r  u_top_vga/u_boss_draw/vga_out\\.rgb[11]_i_146/O
                         net (fo=1, routed)           0.000     2.138    u_top_vga/u_platform/p_0_out_inferred__4/vga_out\\.rgb[0]_i_417[0]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.718 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47/O[2]
                         net (fo=2, routed)           1.443     4.161    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47_n_5
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.302     4.463 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_95/O
                         net (fo=1, routed)           0.000     4.463    u_top_vga/u_platform/vga_out\\.rgb[11]_i_95_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.887 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       17.875    22.763    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I2_O)        0.303    23.066 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62/O
                         net (fo=9, routed)           2.700    25.765    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I4_O)        0.124    25.889 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187/O
                         net (fo=1, routed)           0.986    26.875    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124    26.999 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69/O
                         net (fo=1, routed)           0.701    27.700    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69_n_0
    SLICE_X35Y37         LUT4 (Prop_lut4_I2_O)        0.124    27.824 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25/O
                         net (fo=1, routed)           0.000    27.824    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25_n_0
    SLICE_X35Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    28.041 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11/O
                         net (fo=1, routed)           0.785    28.827    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.299    29.126 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5/O
                         net (fo=1, routed)           0.000    29.126    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5_n_0
    SLICE_X36Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    29.343 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_2/O
                         net (fo=2, routed)           0.858    30.201    u_top_vga/u_platform/vga_out\\.rgb_reg[9]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.299    30.500 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0/O
                         net (fo=12, routed)          1.191    31.690    u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.124    31.814 r  u_top_vga/u_platform/vga_out\\.rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    31.814    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[2]
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.777ns  (logic 3.779ns (11.892%)  route 27.998ns (88.108%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/Q
                         net (fo=13, routed)          1.496     2.014    u_top_vga/u_boss_draw/boss_x_pos_reg[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.138 r  u_top_vga/u_boss_draw/vga_out\\.rgb[11]_i_146/O
                         net (fo=1, routed)           0.000     2.138    u_top_vga/u_platform/p_0_out_inferred__4/vga_out\\.rgb[0]_i_417[0]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.718 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47/O[2]
                         net (fo=2, routed)           1.443     4.161    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47_n_5
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.302     4.463 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_95/O
                         net (fo=1, routed)           0.000     4.463    u_top_vga/u_platform/vga_out\\.rgb[11]_i_95_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.887 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       17.875    22.763    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I2_O)        0.303    23.066 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62/O
                         net (fo=9, routed)           2.700    25.765    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I4_O)        0.124    25.889 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187/O
                         net (fo=1, routed)           0.986    26.875    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124    26.999 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69/O
                         net (fo=1, routed)           0.701    27.700    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69_n_0
    SLICE_X35Y37         LUT4 (Prop_lut4_I2_O)        0.124    27.824 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25/O
                         net (fo=1, routed)           0.000    27.824    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25_n_0
    SLICE_X35Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    28.041 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11/O
                         net (fo=1, routed)           0.785    28.827    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.299    29.126 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5/O
                         net (fo=1, routed)           0.000    29.126    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5_n_0
    SLICE_X36Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    29.343 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_2/O
                         net (fo=2, routed)           0.858    30.201    u_top_vga/u_platform/vga_out\\.rgb_reg[9]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.299    30.500 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0/O
                         net (fo=12, routed)          1.153    31.653    u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.124    31.777 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    31.777    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[11]
    SLICE_X32Y30         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.679ns  (logic 3.617ns (11.417%)  route 28.062ns (88.583%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=1 LUT4=3 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/Q
                         net (fo=13, routed)          1.496     2.014    u_top_vga/u_boss_draw/boss_x_pos_reg[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.138 r  u_top_vga/u_boss_draw/vga_out\\.rgb[11]_i_146/O
                         net (fo=1, routed)           0.000     2.138    u_top_vga/u_platform/p_0_out_inferred__4/vga_out\\.rgb[0]_i_417[0]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.718 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47/O[2]
                         net (fo=2, routed)           1.443     4.161    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47_n_5
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.302     4.463 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_95/O
                         net (fo=1, routed)           0.000     4.463    u_top_vga/u_platform/vga_out\\.rgb[11]_i_95_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.887 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       18.331    23.218    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X31Y46         LUT4 (Prop_lut4_I2_O)        0.331    23.549 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[6]_i_70/O
                         net (fo=4, routed)           1.474    25.023    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[6]_i_70_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.326    25.349 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_155/O
                         net (fo=1, routed)           0.000    25.349    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_155_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    25.566 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[8]_i_54/O
                         net (fo=1, routed)           1.217    26.783    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[8]_i_54_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.299    27.082 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_20/O
                         net (fo=1, routed)           0.836    27.918    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_20_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.042 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_7/O
                         net (fo=1, routed)           0.901    28.943    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_7_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    29.067 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_2/O
                         net (fo=2, routed)           1.349    30.416    u_top_vga/u_platform/vga_out\\.rgb_reg[8]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.540 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_3__0/O
                         net (fo=12, routed)          1.015    31.555    u_top_vga/u_platform/vga_out\\.rgb[11]_i_3__0_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.679 r  u_top_vga/u_platform/vga_out\\.rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    31.679    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[10]
    SLICE_X35Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.678ns  (logic 3.617ns (11.418%)  route 28.061ns (88.582%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=1 LUT4=3 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/Q
                         net (fo=13, routed)          1.496     2.014    u_top_vga/u_boss_draw/boss_x_pos_reg[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.138 r  u_top_vga/u_boss_draw/vga_out\\.rgb[11]_i_146/O
                         net (fo=1, routed)           0.000     2.138    u_top_vga/u_platform/p_0_out_inferred__4/vga_out\\.rgb[0]_i_417[0]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.718 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47/O[2]
                         net (fo=2, routed)           1.443     4.161    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47_n_5
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.302     4.463 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_95/O
                         net (fo=1, routed)           0.000     4.463    u_top_vga/u_platform/vga_out\\.rgb[11]_i_95_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.887 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       18.331    23.218    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X31Y46         LUT4 (Prop_lut4_I2_O)        0.331    23.549 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[6]_i_70/O
                         net (fo=4, routed)           1.474    25.023    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[6]_i_70_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.326    25.349 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_155/O
                         net (fo=1, routed)           0.000    25.349    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_155_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    25.566 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[8]_i_54/O
                         net (fo=1, routed)           1.217    26.783    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[8]_i_54_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.299    27.082 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_20/O
                         net (fo=1, routed)           0.836    27.918    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_20_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.042 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_7/O
                         net (fo=1, routed)           0.901    28.943    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_7_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    29.067 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[8]_i_2/O
                         net (fo=2, routed)           1.349    30.416    u_top_vga/u_platform/vga_out\\.rgb_reg[8]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.540 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_3__0/O
                         net (fo=12, routed)          1.014    31.554    u_top_vga/u_platform/vga_out\\.rgb[11]_i_3__0_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.678 r  u_top_vga/u_platform/vga_out\\.rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    31.678    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[8]
    SLICE_X35Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.651ns  (logic 3.779ns (11.940%)  route 27.872ns (88.060%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/Q
                         net (fo=13, routed)          1.496     2.014    u_top_vga/u_boss_draw/boss_x_pos_reg[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.138 r  u_top_vga/u_boss_draw/vga_out\\.rgb[11]_i_146/O
                         net (fo=1, routed)           0.000     2.138    u_top_vga/u_platform/p_0_out_inferred__4/vga_out\\.rgb[0]_i_417[0]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.718 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47/O[2]
                         net (fo=2, routed)           1.443     4.161    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47_n_5
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.302     4.463 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_95/O
                         net (fo=1, routed)           0.000     4.463    u_top_vga/u_platform/vga_out\\.rgb[11]_i_95_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.887 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       17.875    22.763    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I2_O)        0.303    23.066 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62/O
                         net (fo=9, routed)           2.700    25.765    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I4_O)        0.124    25.889 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187/O
                         net (fo=1, routed)           0.986    26.875    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124    26.999 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69/O
                         net (fo=1, routed)           0.701    27.700    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69_n_0
    SLICE_X35Y37         LUT4 (Prop_lut4_I2_O)        0.124    27.824 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25/O
                         net (fo=1, routed)           0.000    27.824    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25_n_0
    SLICE_X35Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    28.041 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11/O
                         net (fo=1, routed)           0.785    28.827    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.299    29.126 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5/O
                         net (fo=1, routed)           0.000    29.126    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5_n_0
    SLICE_X36Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    29.343 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_2/O
                         net (fo=2, routed)           0.858    30.201    u_top_vga/u_platform/vga_out\\.rgb_reg[9]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.299    30.500 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0/O
                         net (fo=12, routed)          1.027    31.527    u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.124    31.651 r  u_top_vga/u_platform/vga_out\\.rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    31.651    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[0]
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.643ns  (logic 3.779ns (11.943%)  route 27.864ns (88.057%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/Q
                         net (fo=13, routed)          1.496     2.014    u_top_vga/u_boss_draw/boss_x_pos_reg[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.138 r  u_top_vga/u_boss_draw/vga_out\\.rgb[11]_i_146/O
                         net (fo=1, routed)           0.000     2.138    u_top_vga/u_platform/p_0_out_inferred__4/vga_out\\.rgb[0]_i_417[0]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.718 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47/O[2]
                         net (fo=2, routed)           1.443     4.161    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47_n_5
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.302     4.463 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_95/O
                         net (fo=1, routed)           0.000     4.463    u_top_vga/u_platform/vga_out\\.rgb[11]_i_95_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.887 f  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       17.875    22.763    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I2_O)        0.303    23.066 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62/O
                         net (fo=9, routed)           2.700    25.765    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I4_O)        0.124    25.889 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187/O
                         net (fo=1, routed)           0.986    26.875    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124    26.999 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69/O
                         net (fo=1, routed)           0.701    27.700    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69_n_0
    SLICE_X35Y37         LUT4 (Prop_lut4_I2_O)        0.124    27.824 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25/O
                         net (fo=1, routed)           0.000    27.824    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25_n_0
    SLICE_X35Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    28.041 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11/O
                         net (fo=1, routed)           0.785    28.827    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.299    29.126 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5/O
                         net (fo=1, routed)           0.000    29.126    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5_n_0
    SLICE_X36Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    29.343 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_2/O
                         net (fo=2, routed)           0.858    30.201    u_top_vga/u_platform/vga_out\\.rgb_reg[9]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.299    30.500 f  u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0/O
                         net (fo=12, routed)          1.019    31.519    u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124    31.643 r  u_top_vga/u_platform/vga_out\\.rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    31.643    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[1]
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.634ns  (logic 3.779ns (11.946%)  route 27.855ns (88.054%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/Q
                         net (fo=13, routed)          1.496     2.014    u_top_vga/u_boss_draw/boss_x_pos_reg[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.138 r  u_top_vga/u_boss_draw/vga_out\\.rgb[11]_i_146/O
                         net (fo=1, routed)           0.000     2.138    u_top_vga/u_platform/p_0_out_inferred__4/vga_out\\.rgb[0]_i_417[0]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.718 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47/O[2]
                         net (fo=2, routed)           1.443     4.161    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47_n_5
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.302     4.463 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_95/O
                         net (fo=1, routed)           0.000     4.463    u_top_vga/u_platform/vga_out\\.rgb[11]_i_95_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.887 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       17.875    22.763    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I2_O)        0.303    23.066 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62/O
                         net (fo=9, routed)           2.700    25.765    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I4_O)        0.124    25.889 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187/O
                         net (fo=1, routed)           0.986    26.875    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124    26.999 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69/O
                         net (fo=1, routed)           0.701    27.700    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69_n_0
    SLICE_X35Y37         LUT4 (Prop_lut4_I2_O)        0.124    27.824 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25/O
                         net (fo=1, routed)           0.000    27.824    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25_n_0
    SLICE_X35Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    28.041 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11/O
                         net (fo=1, routed)           0.785    28.827    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.299    29.126 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5/O
                         net (fo=1, routed)           0.000    29.126    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5_n_0
    SLICE_X36Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    29.343 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_2/O
                         net (fo=2, routed)           0.858    30.201    u_top_vga/u_platform/vga_out\\.rgb_reg[9]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.299    30.500 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0/O
                         net (fo=12, routed)          1.010    31.510    u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.124    31.634 r  u_top_vga/u_platform/vga_out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    31.634    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[6]
    SLICE_X32Y32         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.476ns  (logic 3.779ns (12.006%)  route 27.697ns (87.994%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/Q
                         net (fo=13, routed)          1.496     2.014    u_top_vga/u_boss_draw/boss_x_pos_reg[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.138 r  u_top_vga/u_boss_draw/vga_out\\.rgb[11]_i_146/O
                         net (fo=1, routed)           0.000     2.138    u_top_vga/u_platform/p_0_out_inferred__4/vga_out\\.rgb[0]_i_417[0]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.718 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47/O[2]
                         net (fo=2, routed)           1.443     4.161    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47_n_5
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.302     4.463 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_95/O
                         net (fo=1, routed)           0.000     4.463    u_top_vga/u_platform/vga_out\\.rgb[11]_i_95_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.887 f  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       17.875    22.763    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I2_O)        0.303    23.066 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62/O
                         net (fo=9, routed)           2.700    25.765    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I4_O)        0.124    25.889 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187/O
                         net (fo=1, routed)           0.986    26.875    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124    26.999 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69/O
                         net (fo=1, routed)           0.701    27.700    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69_n_0
    SLICE_X35Y37         LUT4 (Prop_lut4_I2_O)        0.124    27.824 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25/O
                         net (fo=1, routed)           0.000    27.824    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25_n_0
    SLICE_X35Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    28.041 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11/O
                         net (fo=1, routed)           0.785    28.827    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.299    29.126 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5/O
                         net (fo=1, routed)           0.000    29.126    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5_n_0
    SLICE_X36Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    29.343 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_2/O
                         net (fo=2, routed)           0.858    30.201    u_top_vga/u_platform/vga_out\\.rgb_reg[9]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.299    30.500 f  u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0/O
                         net (fo=12, routed)          0.852    31.352    u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    31.476 r  u_top_vga/u_platform/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    31.476    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[7]
    SLICE_X32Y32         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.325ns  (logic 3.779ns (12.064%)  route 27.546ns (87.936%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_top_vga/u_boss_draw/boss_x_pos_reg[0]/Q
                         net (fo=13, routed)          1.496     2.014    u_top_vga/u_boss_draw/boss_x_pos_reg[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.138 r  u_top_vga/u_boss_draw/vga_out\\.rgb[11]_i_146/O
                         net (fo=1, routed)           0.000     2.138    u_top_vga/u_platform/p_0_out_inferred__4/vga_out\\.rgb[0]_i_417[0]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.718 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47/O[2]
                         net (fo=2, routed)           1.443     4.161    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_47_n_5
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.302     4.463 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_95/O
                         net (fo=1, routed)           0.000     4.463    u_top_vga/u_platform/vga_out\\.rgb[11]_i_95_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.887 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       17.875    22.763    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I2_O)        0.303    23.066 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62/O
                         net (fo=9, routed)           2.700    25.765    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_62_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I4_O)        0.124    25.889 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187/O
                         net (fo=1, routed)           0.986    26.875    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_187_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124    26.999 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69/O
                         net (fo=1, routed)           0.701    27.700    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_69_n_0
    SLICE_X35Y37         LUT4 (Prop_lut4_I2_O)        0.124    27.824 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25/O
                         net (fo=1, routed)           0.000    27.824    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_25_n_0
    SLICE_X35Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    28.041 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11/O
                         net (fo=1, routed)           0.785    28.827    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_11_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.299    29.126 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5/O
                         net (fo=1, routed)           0.000    29.126    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[9]_i_5_n_0
    SLICE_X36Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    29.343 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb_reg[9]_i_2/O
                         net (fo=2, routed)           0.858    30.201    u_top_vga/u_platform/vga_out\\.rgb_reg[9]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.299    30.500 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0/O
                         net (fo=12, routed)          0.702    31.201    u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    31.325 r  u_top_vga/u_platform/vga_out\\.rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    31.325    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[5]
    SLICE_X35Y32         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -1.538ns  (logic -5.738ns (373.095%)  route 4.200ns (-273.095%))
  Logic Levels:           3  (BUFG=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  inst/seq_reg1_reg[6]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.183    inst/seq_reg1[6]
    SLICE_X33Y46         FDRE                                         r  inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  inst/seq_reg2_reg[6]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     0.183    inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  inst/seq_reg1_reg[0]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    inst/seq_reg1[0]
    SLICE_X33Y46         FDRE                                         r  inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  inst/seq_reg2_reg[0]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE                         0.000     0.000 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.067     0.231    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X10Y58         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  inst/seq_reg1_reg[1]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    inst/seq_reg1[1]
    SLICE_X33Y46         FDRE                                         r  inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  inst/seq_reg2_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/vga_out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_hearts_display/vga_out\\.rgb_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE                         0.000     0.000 r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[9]/C
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[9]/Q
                         net (fo=2, routed)           0.068     0.209    u_top_vga/u_boss_draw/vga_boss\\.rgb[9]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.045     0.254 r  u_top_vga/u_boss_draw/vga_out\\.rgb[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.254    u_top_vga/u_hearts_display/vga_out\\.rgb_reg[11]_1[9]
    SLICE_X34Y31         FDRE                                         r  u_top_vga/u_hearts_display/vga_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_platform/vcount_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.vcount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE                         0.000     0.000 r  u_top_vga/u_platform/vcount_reg_reg[1]/C
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_vga/u_platform/vcount_reg_reg[1]/Q
                         net (fo=6, routed)           0.120     0.261    u_top_vga/u_boss_draw/vga_out\\.vcount[1]
    SLICE_X37Y20         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------





