{"vcs1":{"timestamp_begin":1766148743.738536140, "rt":5.81, "ut":2.51, "st":0.49}}
{"vcselab":{"timestamp_begin":1766148749.626690357, "rt":1.57, "ut":0.29, "st":0.05}}
{"link":{"timestamp_begin":1766148751.237089449, "rt":0.19, "ut":0.11, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1766148743.115443270}
{"VCS_COMP_START_TIME": 1766148743.115443270}
{"VCS_COMP_END_TIME": 1766148751.501635581}
{"VCS_USER_OPTIONS": "-sverilog +v2k -full64 -debug_all -lca -timescale=1ns/1ps +define+FUNCTIONAL +define+SIM +define+EF_STYLE +incdir+../ +incdir+../..//rtl +incdir+../..//rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero gpio_tb.v -l compile.log -o simv"}
{"vcs1": {"peak_mem": 389956}}
{"vcselab": {"peak_mem": 241040}}
