
build/solartracker_test.elf:     file format elf32-littlearm
build/solartracker_test.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080000c1

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x000016d0 memsz 0x000016d0 flags rwx
    LOAD off    0x00020400 vaddr 0x20000400 paddr 0x080016d0 align 2**16
         filesz 0x0000005c memsz 0x0000005c flags rw-
    LOAD off    0x00020460 vaddr 0x20000460 paddr 0x0800172c align 2**16
         filesz 0x00000000 memsz 0x00000280 flags rw-
    LOAD off    0x00030000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00004000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .mstack       00000200  20000000  20000000  00030000  2**0
                  ALLOC
  1 .pstack       00000200  20000200  20000200  00030000  2**0
                  ALLOC
  2 .vectors      000000c0  08000000  08000000  00010000  2**7
                  CONTENTS, ALLOC, LOAD, DATA
  3 .text         000014a4  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       0000016c  08001564  08001564  00011564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000005c  20000400  080016d0  00020400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000280  20000460  0800172c  00020460  2**3
                  ALLOC
  7 .ram0_init    00000000  200006e0  200006e0  0002045c  2**2
                  CONTENTS
  8 .ram0         00000000  200006e0  200006e0  0002045c  2**2
                  CONTENTS
  9 .ram1_init    00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 10 .ram1         00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 11 .ram2_init    00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 12 .ram2         00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 15 .ram4_init    00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 16 .ram4         00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 17 .ram5_init    00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 18 .ram5         00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  0002045c  2**2
                  CONTENTS
 23 .heap         00003920  200006e0  200006e0  00030000  2**0
                  ALLOC
 24 .ARM.attributes 0000002b  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
 25 .comment      0000006e  00000000  00000000  00020487  2**0
                  CONTENTS, READONLY
 26 .debug_info   000063e6  00000000  00000000  000204f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_abbrev 00000b02  00000000  00000000  000268db  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    00001c7d  00000000  00000000  000273dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 00000168  00000000  00000000  0002905a  2**0
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_ranges 00000ab8  00000000  00000000  000291c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_line   00001a2f  00000000  00000000  00029c7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_str    000016dc  00000000  00000000  0002b6a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  00000478  00000000  00000000  0002cd88  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
20000000 l    d  .mstack	00000000 .mstack
20000200 l    d  .pstack	00000000 .pstack
08000000 l    d  .vectors	00000000 .vectors
080000c0 l    d  .text	00000000 .text
08001564 l    d  .rodata	00000000 .rodata
20000400 l    d  .data	00000000 .data
20000460 l    d  .bss	00000000 .bss
200006e0 l    d  .ram0_init	00000000 .ram0_init
200006e0 l    d  .ram0	00000000 .ram0
00000000 l    d  .ram1_init	00000000 .ram1_init
00000000 l    d  .ram1	00000000 .ram1
00000000 l    d  .ram2_init	00000000 .ram2_init
00000000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
00000000 l    d  .ram5_init	00000000 .ram5_init
00000000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
200006e0 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 
08000300 l     F .text	00000044 _port_irq_epilogue
08000350 l     F .text	00000014 NMI_Handler
080003b0 l     F .text	0000005c wakeup
08000420 l     F .text	00000002 _unhandled_exception
08000420 l     F .text	00000002 Vector28
08000420 l     F .text	00000002 SVC_Handler
08000420 l     F .text	00000002 DebugMon_Handler
08000420 l     F .text	00000002 Vector34
08000420 l     F .text	00000002 PendSV_Handler
08000420 l     F .text	00000002 SysTick_Handler
08000420 l     F .text	00000002 Vector40
08000420 l     F .text	00000002 Vector44
08000420 l     F .text	00000002 Vector48
08000420 l     F .text	00000002 Vector4C
08000420 l     F .text	00000002 Vector50
08000420 l     F .text	00000002 Vector54
08000420 l     F .text	00000002 Vector58
08000420 l     F .text	00000002 Vector5C
08000420 l     F .text	00000002 Vector60
08000420 l     F .text	00000002 UsageFault_Handler
08000420 l     F .text	00000002 Vector20
08000420 l     F .text	00000002 Vector1C
08000420 l     F .text	00000002 Vector70
08000420 l     F .text	00000002 MemManage_Handler
08000420 l     F .text	00000002 HardFault_Handler
08000420 l     F .text	00000002 BusFault_Handler
08000420 l     F .text	00000002 Vector80
08000420 l     F .text	00000002 Vector84
08000420 l     F .text	00000002 Vector88
08000420 l     F .text	00000002 Vector8C
08000420 l     F .text	00000002 Vector90
08000420 l     F .text	00000002 Vector94
08000420 l     F .text	00000002 Vector98
08000420 l     F .text	00000002 Vector9C
08000420 l     F .text	00000002 VectorA0
08000420 l     F .text	00000002 VectorA4
08000420 l     F .text	00000002 VectorA8
08000420 l     F .text	00000002 Vector24
08000420 l     F .text	00000002 VectorB0
08000420 l     F .text	00000002 VectorB4
08000420 l     F .text	00000002 VectorB8
08000420 l     F .text	00000002 VectorBC
08000430 l     F .text	00000074 Vector74
080004b0 l     F .text	00000008 Vector78
080004c0 l     F .text	00000098 Vector7C
08000560 l     F .text	00000038 Vector64
080005a0 l     F .text	000000ac Vector6C
08000650 l     F .text	00000060 Vector68
080006b0 l     F .text	00000024 chSchGoSleepS
08000ae0 l     F .text	00000028 chThdEnqueueTimeoutS
08000b10 l     F .text	000000ac oqWriteTimeout
08000be0 l     F .text	0000004c oqPutTimeout
08000c50 l     F .text	000000ac iqReadTimeout
08000d20 l     F .text	00000048 iqGetTimeout
08000dc0 l     F .text	00000170 VectorAC
20000400 l     O .data	00000034 pwmcfg
08001584 l     O .rodata	00000080 ram_areas
00000000 l    df *ABS*	00000000 build/obj/crt0_v6m.o
080000e6 l       .text	00000000 msloop
080000f0 l       .text	00000000 endmsloop
080000f4 l       .text	00000000 psloop
080000fe l       .text	00000000 endpsloop
08000104 l       .text	00000000 dloop
08000112 l       .text	00000000 enddloop
08000118 l       .text	00000000 bloop
08000122 l       .text	00000000 endbloop
0800012e l       .text	00000000 initloop
0800013a l       .text	00000000 endinitloop
08000142 l       .text	00000000 finiloop
0800014e l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v6m.o
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
80000000 l       *ABS*	00000000 ICSR_NMIPENDSET
00000000 l    df *ABS*	00000000 _udivsi3.o
080001d0 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 
08001020 l     F .text	00000038 servoSetValue
20000460 l     O .bss	00000034 ADCD1
200005c0 l     O .bss	000000d8 ch_idle_thread_wa
20000698 l     O .bss	00000020 default_heap
200006c0 l     O .bss	00000010 sd_in_buf1
200006d0 l     O .bss	00000010 sd_out_buf1
20000434 l     O .data	00000014 servo1
20000448 l     O .data	00000014 servo2
08001690 l     O .rodata	00000016 ch_debug
080016b0 l     O .rodata	00000020 vmt
08000f30 g     F .text	00000048 chThdExit
08000d10 g     F .text	0000000e .hidden read.lto_priv.25
080009c0 g     F .text	00000120 .hidden chSchGoSleepTimeoutS
00000000 g       .rodata	00000000 __ram4_start__
00000000 g       .ram5	00000000 __ram5_clear__
200006e0 g       .ram0_init	00000000 __ram0_init__
080006e0 g     F .text	000001f0 .hidden servoInit
00000000 g       .ram1	00000000 __ram1_free__
00000000 g       .rodata	00000000 __ram6_start__
08000000 g     O .vectors	000000c0 _vectors
080016d0 g       .data	00000000 __exidx_end
200006e0 g       .ram0	00000000 __ram0_free__
200006e0 g       .heap	00000000 __heap_base__
080002f0 g     F .text	00000010 .hidden notify1.lto_priv.22
0800172c g       *ABS*	00000000 __ram3_init_text__
00000000 g       *ABS*	00000000 __ram5_end__
00000000 g       .ram5	00000000 __ram5_noinit__
00000000 g       *ABS*	00000000 __ram5_size__
08000d90 g     F .text	00000024 .hidden chSchReadyI
080000c0 g       .vectors	00000000 __fini_array_end
20000400 g       .pstack	00000000 __main_thread_stack_end__
080016d0 g       .rodata	00000000 __rodata_end__
080001d0 g     F .text	0000010a .hidden __udivsi3
20000460 g       .bss	00000000 _bss_start
20004000 g       .heap	00000000 __heap_end__
00000000 g       *ABS*	00000000 __ram1_size__
00000000 g       .ram1	00000000 __ram1_clear__
08000c30 g     F .text	0000000a .hidden putt.lto_priv.28
08000bd0 g     F .text	0000000e .hidden write.lto_priv.24
00000000 g       .ram7	00000000 __ram7_free__
00000000 g       *ABS*	00000000 __ram4_size__
00000000 g       *ABS*	00000000 __ram1_end__
00000000 g       *ABS*	00000000 __ram4_end__
080016d0 g       .data	00000000 __exidx_start
0800172c g       *ABS*	00000000 __ram0_init_text__
0800172c g       *ABS*	00000000 __ram1_init_text__
00004000 g       *ABS*	00000000 __ram0_size__
0800172c g       *ABS*	00000000 __ram5_init_text__
200006e0 g       .bss	00000000 _bss_end
08001060 g     F .text	00000074 .hidden chEvtBroadcastFlagsI.constprop.14
080000c0 g     F .text	00000000 Reset_Handler
00000000 g       .ram4	00000000 __ram4_clear__
00000000 g       .ram5	00000000 __ram5_free__
0800172c g       *ABS*	00000000 __ram6_init_text__
00000000 g       .ram3	00000000 __ram3_clear__
08000ff0 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
00000000 g       .ram6_init	00000000 __ram6_init__
08000980 g     F .text	0000003c chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
00000000 g       .ram6	00000000 __ram6_free__
08001604 g     O .rodata	0000008c .hidden _stm32_dma_streams
00000000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
00000000 g       .ram4_init	00000000 __ram4_init__
00000000 g       .ram7	00000000 __ram7_clear__
20000400 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
08000190 g     F .text	00000000 _port_switch
08001010 g     F .text	00000002 __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
08001000 g     F .text	00000002 __late_init
200006b8 g     O .bss	00000004 .hidden endmem.lto_priv.33
00000000 g       .rodata	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
2000045c g       .data	00000000 _data_end
080002e4  w    F .text	00000002 .hidden __aeabi_ldiv0
00000000 g       *ABS*	00000000 __ram3_size__
080016d0 g       *ABS*	00000000 _textdata
08000c40 g     F .text	0000000e .hidden put.lto_priv.26
080000c0 g       .vectors	00000000 __fini_array_start
00000000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
00000000 g       *ABS*	00000000 __ram2_size__
00000000 g       .rodata	00000000 __ram1_start__
08001564 g       .rodata	00000000 __rodata_base__
080010e0 g     F .text	00000484 main
00000000 g       *ABS*	00000000 __ram6_size__
0800172c g       *ABS*	00000000 __ram2_init_text__
080001d0 g     F .text	00000000 .hidden __aeabi_uidiv
00000000 g       .ram3	00000000 __ram3_free__
080000c0 g       .vectors	00000000 __init_array_end
20000494 g     O .bss	0000001c .hidden PWMD1
0800172c g       *ABS*	00000000 __ram4_init_text__
00000000 g       .ram1	00000000 __ram1_noinit__
200006bc g     O .bss	00000004 .hidden nextmem.lto_priv.32
080001b0 g     F .text	00000000 _port_thread_start
00000000 g       .ram2_init	00000000 __ram2_init__
00000000 g       *ABS*	00000000 __ram2_end__
20000200 g       .pstack	00000000 __process_stack_base__
200006e0 g       .ram0	00000000 __ram0_clear__
08000410 g     F .text	00000002 .hidden _idle_thread.lto_priv.23
00000000 g       .ram3	00000000 __ram3_noinit__
20000400 g       .data	00000000 _data
200006e0 g       .ram0	00000000 __ram0_noinit__
08000f80 g     F .text	0000006c __init_ram_areas
00000000 g       .rodata	00000000 __ram2_start__
080001bc g     F .text	00000000 _port_switch_from_isr
08000d80 g     F .text	0000000e .hidden get.lto_priv.27
00000000 g       *ABS*	00000000 __ram7_end__
20000200 g       .mstack	00000000 __main_stack_end__
080002dc g     F .text	00000008 .hidden __aeabi_uidivmod
00000000 g       .ram5_init	00000000 __ram5_init__
2000045c g       .data	00000000 _edata
20000510 g     O .bss	00000038 .hidden _stm32_dma_isr_redir
20000200 g       .pstack	00000000 __main_thread_stack_base__
0800172c g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
20000000 g       .rodata	00000000 __ram0_start__
080001c0 g       .text	00000000 _port_exit_from_isr
00000000 g       .ram1_init	00000000 __ram1_init__
080002e4  w    F .text	00000002 .hidden __aeabi_idiv0
080000c0 g       .vectors	00000000 __init_array_start
08000370 g     F .text	00000034 .hidden chCoreAllocAligned
080016d0 g       *ABS*	00000000 _textdata_start
200004b0 g     O .bss	00000060 .hidden SD1
00000000 g       .rodata	00000000 __ram5_start__
20000548 g     O .bss	00000074 .hidden ch
00000000 g       .ram2	00000000 __ram2_free__
00000000 g       .ram4	00000000 __ram4_free__
20004000 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
00000200 g       *ABS*	00000000 __main_stack_size__
08000d70 g     F .text	0000000a .hidden gett.lto_priv.29
00000000 g       .ram7	00000000 __ram7_noinit__
20000400 g       .pstack	00000000 __process_stack_end__
080008d0 g     F .text	000000a4 __early_init
00000000 g       .rodata	00000000 __ram3_start__
08000d00 g     F .text	0000000a .hidden readt.lto_priv.31
00000200 g       *ABS*	00000000 __process_stack_size__
08000bc0 g     F .text	0000000a .hidden writet.lto_priv.30


