$date
	Sun Nov 17 17:37:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module csr_tb $end
$var wire 32 ! csr_read_data [31:0] $end
$var reg 1 " clk $end
$var reg 12 # csr_addr [11:0] $end
$var reg 1 $ csr_read $end
$var reg 1 % csr_write $end
$var reg 32 & csr_write_data [31:0] $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 12 ( csr_addr [11:0] $end
$var wire 1 $ csr_read $end
$var wire 1 % csr_write $end
$var wire 32 ) csr_write_data [31:0] $end
$var wire 1 ' rst $end
$var parameter 12 * MCAUSE $end
$var parameter 12 + MEPC $end
$var parameter 12 , MSTATUS $end
$var parameter 12 - MTVEC $end
$var reg 32 . csr_read_data [31:0] $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100000101 -
b1100000000 ,
b1101000001 +
b1101000010 *
$end
#0
$dumpvars
b1000000000000 /
b0 .
b0 )
b0 (
1'
b0 &
0%
0$
b0 #
0"
b0 !
$end
#5000
b1000000000000 /
1"
#10000
0"
0'
#15000
1"
#20000
0"
b1100000000 #
b1100000000 (
1$
#25000
1"
#30000
0"
b11011110101011011011111011101111 &
b11011110101011011011111011101111 )
1%
0$
#35000
1"
#40000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 .
0"
1$
0%
#45000
1"
#50000
b0 !
b0 .
0"
b10010001101000101011001111000 &
b10010001101000101011001111000 )
b1101000001 #
b1101000001 (
1%
0$
#55000
1"
#60000
b10010001101000101011001111000 !
b10010001101000101011001111000 .
0"
1$
0%
#65000
1"
#70000
b0 !
b0 .
0"
b111111111111 #
b111111111111 (
#75000
1"
#80000
0"
