module reset_delay( input iCLK, output reg oRESET);
reg [9:0] Cont; 

always@(posedge iCLK)
begin
    if(Cont != 10'h3FF)  // 10位计数器
    begin
        Cont <= Cont + 1'b1;
        oRESET <= 1'b0;
    end
    else
        oRESET <= 1'b1;
end

endmodule
