Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan  9 21:42:15 2021
| Host         : LAPTOP-UK1PB0F4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.383        0.000                      0                  146        0.146        0.000                      0                  146        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.383        0.000                      0                  146        0.146        0.000                      0                  146        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.188ns (23.171%)  route 3.939ns (76.829%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.723     5.326    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sensor_temperature/I2C/cnt_bit_reg[20]/Q
                         net (fo=3, routed)           0.850     6.632    sensor_temperature/I2C/cnt_bit[20]
    SLICE_X6Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_10/O
                         net (fo=2, routed)           0.802     7.558    sensor_temperature/I2C/FSM_onehot_state[8]_i_10_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.152     7.710 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_6/O
                         net (fo=4, routed)           0.995     8.705    sensor_temperature/I2C/FSM_onehot_state[8]_i_6_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.037 r  sensor_temperature/I2C/cnt_bit[31]_i_5/O
                         net (fo=5, routed)           0.610     9.647    sensor_temperature/I2C/cnt_bit[31]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.771 r  sensor_temperature/I2C/cnt_bit[31]_i_1/O
                         net (fo=29, routed)          0.682    10.453    sensor_temperature/I2C/cnt_bit[31]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.601    15.024    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[25]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y60          FDRE (Setup_fdre_C_R)       -0.429    14.835    sensor_temperature/I2C/cnt_bit_reg[25]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.188ns (23.171%)  route 3.939ns (76.829%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.723     5.326    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sensor_temperature/I2C/cnt_bit_reg[20]/Q
                         net (fo=3, routed)           0.850     6.632    sensor_temperature/I2C/cnt_bit[20]
    SLICE_X6Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_10/O
                         net (fo=2, routed)           0.802     7.558    sensor_temperature/I2C/FSM_onehot_state[8]_i_10_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.152     7.710 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_6/O
                         net (fo=4, routed)           0.995     8.705    sensor_temperature/I2C/FSM_onehot_state[8]_i_6_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.037 r  sensor_temperature/I2C/cnt_bit[31]_i_5/O
                         net (fo=5, routed)           0.610     9.647    sensor_temperature/I2C/cnt_bit[31]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.771 r  sensor_temperature/I2C/cnt_bit[31]_i_1/O
                         net (fo=29, routed)          0.682    10.453    sensor_temperature/I2C/cnt_bit[31]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.601    15.024    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[26]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y60          FDRE (Setup_fdre_C_R)       -0.429    14.835    sensor_temperature/I2C/cnt_bit_reg[26]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.188ns (23.171%)  route 3.939ns (76.829%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.723     5.326    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sensor_temperature/I2C/cnt_bit_reg[20]/Q
                         net (fo=3, routed)           0.850     6.632    sensor_temperature/I2C/cnt_bit[20]
    SLICE_X6Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_10/O
                         net (fo=2, routed)           0.802     7.558    sensor_temperature/I2C/FSM_onehot_state[8]_i_10_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.152     7.710 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_6/O
                         net (fo=4, routed)           0.995     8.705    sensor_temperature/I2C/FSM_onehot_state[8]_i_6_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.037 r  sensor_temperature/I2C/cnt_bit[31]_i_5/O
                         net (fo=5, routed)           0.610     9.647    sensor_temperature/I2C/cnt_bit[31]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.771 r  sensor_temperature/I2C/cnt_bit[31]_i_1/O
                         net (fo=29, routed)          0.682    10.453    sensor_temperature/I2C/cnt_bit[31]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.601    15.024    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[27]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y60          FDRE (Setup_fdre_C_R)       -0.429    14.835    sensor_temperature/I2C/cnt_bit_reg[27]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.188ns (23.171%)  route 3.939ns (76.829%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.723     5.326    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sensor_temperature/I2C/cnt_bit_reg[20]/Q
                         net (fo=3, routed)           0.850     6.632    sensor_temperature/I2C/cnt_bit[20]
    SLICE_X6Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_10/O
                         net (fo=2, routed)           0.802     7.558    sensor_temperature/I2C/FSM_onehot_state[8]_i_10_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.152     7.710 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_6/O
                         net (fo=4, routed)           0.995     8.705    sensor_temperature/I2C/FSM_onehot_state[8]_i_6_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.037 r  sensor_temperature/I2C/cnt_bit[31]_i_5/O
                         net (fo=5, routed)           0.610     9.647    sensor_temperature/I2C/cnt_bit[31]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.771 r  sensor_temperature/I2C/cnt_bit[31]_i_1/O
                         net (fo=29, routed)          0.682    10.453    sensor_temperature/I2C/cnt_bit[31]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.601    15.024    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[28]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y60          FDRE (Setup_fdre_C_R)       -0.429    14.835    sensor_temperature/I2C/cnt_bit_reg[28]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.188ns (23.413%)  route 3.886ns (76.587%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.723     5.326    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sensor_temperature/I2C/cnt_bit_reg[20]/Q
                         net (fo=3, routed)           0.850     6.632    sensor_temperature/I2C/cnt_bit[20]
    SLICE_X6Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_10/O
                         net (fo=2, routed)           0.802     7.558    sensor_temperature/I2C/FSM_onehot_state[8]_i_10_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.152     7.710 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_6/O
                         net (fo=4, routed)           0.995     8.705    sensor_temperature/I2C/FSM_onehot_state[8]_i_6_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.037 r  sensor_temperature/I2C/cnt_bit[31]_i_5/O
                         net (fo=5, routed)           0.610     9.647    sensor_temperature/I2C/cnt_bit[31]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.771 r  sensor_temperature/I2C/cnt_bit[31]_i_1/O
                         net (fo=29, routed)          0.629    10.400    sensor_temperature/I2C/cnt_bit[31]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[10]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y56          FDRE (Setup_fdre_C_R)       -0.429    14.837    sensor_temperature/I2C/cnt_bit_reg[10]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.188ns (23.413%)  route 3.886ns (76.587%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.723     5.326    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sensor_temperature/I2C/cnt_bit_reg[20]/Q
                         net (fo=3, routed)           0.850     6.632    sensor_temperature/I2C/cnt_bit[20]
    SLICE_X6Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_10/O
                         net (fo=2, routed)           0.802     7.558    sensor_temperature/I2C/FSM_onehot_state[8]_i_10_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.152     7.710 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_6/O
                         net (fo=4, routed)           0.995     8.705    sensor_temperature/I2C/FSM_onehot_state[8]_i_6_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.037 r  sensor_temperature/I2C/cnt_bit[31]_i_5/O
                         net (fo=5, routed)           0.610     9.647    sensor_temperature/I2C/cnt_bit[31]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.771 r  sensor_temperature/I2C/cnt_bit[31]_i_1/O
                         net (fo=29, routed)          0.629    10.400    sensor_temperature/I2C/cnt_bit[31]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[11]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y56          FDRE (Setup_fdre_C_R)       -0.429    14.837    sensor_temperature/I2C/cnt_bit_reg[11]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.188ns (23.413%)  route 3.886ns (76.587%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.723     5.326    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sensor_temperature/I2C/cnt_bit_reg[20]/Q
                         net (fo=3, routed)           0.850     6.632    sensor_temperature/I2C/cnt_bit[20]
    SLICE_X6Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_10/O
                         net (fo=2, routed)           0.802     7.558    sensor_temperature/I2C/FSM_onehot_state[8]_i_10_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.152     7.710 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_6/O
                         net (fo=4, routed)           0.995     8.705    sensor_temperature/I2C/FSM_onehot_state[8]_i_6_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.037 r  sensor_temperature/I2C/cnt_bit[31]_i_5/O
                         net (fo=5, routed)           0.610     9.647    sensor_temperature/I2C/cnt_bit[31]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.771 r  sensor_temperature/I2C/cnt_bit[31]_i_1/O
                         net (fo=29, routed)          0.629    10.400    sensor_temperature/I2C/cnt_bit[31]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[12]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y56          FDRE (Setup_fdre_C_R)       -0.429    14.837    sensor_temperature/I2C/cnt_bit_reg[12]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.188ns (23.413%)  route 3.886ns (76.587%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.723     5.326    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sensor_temperature/I2C/cnt_bit_reg[20]/Q
                         net (fo=3, routed)           0.850     6.632    sensor_temperature/I2C/cnt_bit[20]
    SLICE_X6Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_10/O
                         net (fo=2, routed)           0.802     7.558    sensor_temperature/I2C/FSM_onehot_state[8]_i_10_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.152     7.710 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_6/O
                         net (fo=4, routed)           0.995     8.705    sensor_temperature/I2C/FSM_onehot_state[8]_i_6_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.037 r  sensor_temperature/I2C/cnt_bit[31]_i_5/O
                         net (fo=5, routed)           0.610     9.647    sensor_temperature/I2C/cnt_bit[31]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.771 r  sensor_temperature/I2C/cnt_bit[31]_i_1/O
                         net (fo=29, routed)          0.629    10.400    sensor_temperature/I2C/cnt_bit[31]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[9]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y56          FDRE (Setup_fdre_C_R)       -0.429    14.837    sensor_temperature/I2C/cnt_bit_reg[9]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.188ns (23.556%)  route 3.855ns (76.444%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.723     5.326    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sensor_temperature/I2C/cnt_bit_reg[20]/Q
                         net (fo=3, routed)           0.850     6.632    sensor_temperature/I2C/cnt_bit[20]
    SLICE_X6Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_10/O
                         net (fo=2, routed)           0.802     7.558    sensor_temperature/I2C/FSM_onehot_state[8]_i_10_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.152     7.710 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_6/O
                         net (fo=4, routed)           0.995     8.705    sensor_temperature/I2C/FSM_onehot_state[8]_i_6_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.037 r  sensor_temperature/I2C/cnt_bit[31]_i_5/O
                         net (fo=5, routed)           0.610     9.647    sensor_temperature/I2C/cnt_bit[31]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.771 r  sensor_temperature/I2C/cnt_bit[31]_i_1/O
                         net (fo=29, routed)          0.598    10.369    sensor_temperature/I2C/cnt_bit[31]_i_1_n_0
    SLICE_X5Y61          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[29]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y61          FDRE (Setup_fdre_C_R)       -0.429    14.834    sensor_temperature/I2C/cnt_bit_reg[29]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.188ns (23.556%)  route 3.855ns (76.444%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.723     5.326    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sensor_temperature/I2C/cnt_bit_reg[20]/Q
                         net (fo=3, routed)           0.850     6.632    sensor_temperature/I2C/cnt_bit[20]
    SLICE_X6Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_10/O
                         net (fo=2, routed)           0.802     7.558    sensor_temperature/I2C/FSM_onehot_state[8]_i_10_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.152     7.710 r  sensor_temperature/I2C/FSM_onehot_state[8]_i_6/O
                         net (fo=4, routed)           0.995     8.705    sensor_temperature/I2C/FSM_onehot_state[8]_i_6_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.037 r  sensor_temperature/I2C/cnt_bit[31]_i_5/O
                         net (fo=5, routed)           0.610     9.647    sensor_temperature/I2C/cnt_bit[31]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.771 r  sensor_temperature/I2C/cnt_bit[31]_i_1/O
                         net (fo=29, routed)          0.598    10.369    sensor_temperature/I2C/cnt_bit[31]_i_1_n_0
    SLICE_X5Y61          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[30]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y61          FDRE (Setup_fdre_C_R)       -0.429    14.834    sensor_temperature/I2C/cnt_bit_reg[30]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  4.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sensor_temperature/I2C/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.526%)  route 0.081ns (36.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  sensor_temperature/I2C/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  sensor_temperature/I2C/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.081     1.744    sensor_temperature/I2C/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y57          FDPE                                         r  sensor_temperature/I2C/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.876     2.041    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X0Y57          FDPE                                         r  sensor_temperature/I2C/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y57          FDPE (Hold_fdpe_C_D)         0.076     1.598    sensor_temperature/I2C/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sensor_temperature/I2C/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  sensor_temperature/I2C/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  sensor_temperature/I2C/stretch_reg/Q
                         net (fo=11, routed)          0.116     1.803    sensor_temperature/I2C/stretch
    SLICE_X3Y58          LUT6 (Prop_lut6_I2_O)        0.045     1.848 r  sensor_temperature/I2C/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.848    sensor_temperature/I2C/count_0[4]
    SLICE_X3Y58          FDCE                                         r  sensor_temperature/I2C/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.876     2.041    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  sensor_temperature/I2C/count_reg[4]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y58          FDCE (Hold_fdce_C_D)         0.091     1.626    sensor_temperature/I2C/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sensor_temperature/I2C/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.602     1.521    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  sensor_temperature/I2C/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.128     1.649 f  sensor_temperature/I2C/count_reg[7]/Q
                         net (fo=7, routed)           0.091     1.740    sensor_temperature/I2C/count[7]
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.099     1.839 r  sensor_temperature/I2C/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    sensor_temperature/I2C/count_0[6]
    SLICE_X4Y59          FDCE                                         r  sensor_temperature/I2C/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.873     2.038    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  sensor_temperature/I2C/count_reg[6]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y59          FDCE (Hold_fdce_C_D)         0.092     1.613    sensor_temperature/I2C/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sensor_temperature/I2C/cnt_bit_reg[5]/Q
                         net (fo=4, routed)           0.067     1.730    sensor_temperature/I2C/cnt_bit[5]
    SLICE_X5Y55          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.854 r  sensor_temperature/I2C/cnt_bit_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.854    sensor_temperature/I2C/in22[6]
    SLICE_X5Y55          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.874     2.039    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.105     1.627    sensor_temperature/I2C/cnt_bit_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 sensor_temperature/I2C/ReadWrite_Address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.534%)  route 0.182ns (49.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.604     1.523    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  sensor_temperature/I2C/ReadWrite_Address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sensor_temperature/I2C/ReadWrite_Address_reg[0]/Q
                         net (fo=3, routed)           0.182     1.846    sensor_temperature/I2C/ReadWriteAdr
    SLICE_X2Y56          LUT6 (Prop_lut6_I3_O)        0.045     1.891 r  sensor_temperature/I2C/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.891    sensor_temperature/I2C/FSM_onehot_state[3]_i_1_n_0
    SLICE_X2Y56          FDCE                                         r  sensor_temperature/I2C/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.877     2.042    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  sensor_temperature/I2C/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          FDCE (Hold_fdce_C_D)         0.121     1.660    sensor_temperature/I2C/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sensor_temperature/I2C/cnt_bit_reg[9]/Q
                         net (fo=3, routed)           0.079     1.742    sensor_temperature/I2C/cnt_bit[9]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.866 r  sensor_temperature/I2C/cnt_bit_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.866    sensor_temperature/I2C/in22[10]
    SLICE_X5Y56          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.874     2.039    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[10]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.105     1.627    sensor_temperature/I2C/cnt_bit_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.602     1.521    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sensor_temperature/I2C/cnt_bit_reg[17]/Q
                         net (fo=4, routed)           0.079     1.741    sensor_temperature/I2C/cnt_bit[17]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.865 r  sensor_temperature/I2C/cnt_bit_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.865    sensor_temperature/I2C/in22[18]
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.873     2.038    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[18]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.105     1.626    sensor_temperature/I2C/cnt_bit_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.602     1.521    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sensor_temperature/I2C/cnt_bit_reg[21]/Q
                         net (fo=3, routed)           0.079     1.741    sensor_temperature/I2C/cnt_bit[21]
    SLICE_X5Y59          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.865 r  sensor_temperature/I2C/cnt_bit_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.865    sensor_temperature/I2C/in22[22]
    SLICE_X5Y59          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.873     2.038    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[22]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.105     1.626    sensor_temperature/I2C/cnt_bit_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.601     1.520    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  sensor_temperature/I2C/cnt_bit_reg[25]/Q
                         net (fo=4, routed)           0.079     1.741    sensor_temperature/I2C/cnt_bit[25]
    SLICE_X5Y60          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.865 r  sensor_temperature/I2C/cnt_bit_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.865    sensor_temperature/I2C/in22[26]
    SLICE_X5Y60          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[26]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y60          FDRE (Hold_fdre_C_D)         0.105     1.625    sensor_temperature/I2C/cnt_bit_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sensor_temperature/I2C/cnt_bit_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_temperature/I2C/cnt_bit_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.601     1.520    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  sensor_temperature/I2C/cnt_bit_reg[29]/Q
                         net (fo=3, routed)           0.079     1.741    sensor_temperature/I2C/cnt_bit[29]
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.865 r  sensor_temperature/I2C/cnt_bit_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.865    sensor_temperature/I2C/in22[30]
    SLICE_X5Y61          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    sensor_temperature/I2C/Clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  sensor_temperature/I2C/cnt_bit_reg[30]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.105     1.625    sensor_temperature/I2C/cnt_bit_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y55     sensor_temperature/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     sensor_temperature/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     sensor_temperature/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y55     sensor_temperature/I2C/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     sensor_temperature/I2C/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56     sensor_temperature/I2C/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56     sensor_temperature/I2C/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     sensor_temperature/I2C/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     sensor_temperature/I2C/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y55     sensor_temperature/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y55     sensor_temperature/I2C/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     sensor_temperature/I2C/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     sensor_temperature/I2C/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y55     sensor_temperature/I2C/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     sensor_temperature/I2C/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y56     sensor_temperature/I2C/ReadWrite_Address_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     sensor_temperature/I2C/cnt_bit_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     sensor_temperature/I2C/cnt_bit_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y54     sensor_temperature/I2C/cnt_bit_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y55     sensor_temperature/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     sensor_temperature/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     sensor_temperature/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y55     sensor_temperature/I2C/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     sensor_temperature/I2C/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     sensor_temperature/I2C/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     sensor_temperature/I2C/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     sensor_temperature/I2C/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     sensor_temperature/I2C/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     sensor_temperature/I2C/FSM_onehot_state_reg[6]/C



