###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       411892   # Number of WRITE/WRITEP commands
num_reads_done                 =       825554   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       620361   # Number of read row buffer hits
num_read_cmds                  =       825547   # Number of READ/READP commands
num_writes_done                =       411897   # Number of read requests issued
num_write_row_hits             =       318206   # Number of write row buffer hits
num_act_cmds                   =       300424   # Number of ACT commands
num_pre_cmds                   =       300395   # Number of PRE commands
num_ondemand_pres              =       275871   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9532597   # Cyles of rank active rank.0
rank_active_cycles.1           =      9346101   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       467403   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       653899   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1170115   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15175   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4105   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4118   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4790   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4692   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7507   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2024   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1084   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1113   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22728   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          106   # Write cmd latency (cycles)
write_latency[20-39]           =         1134   # Write cmd latency (cycles)
write_latency[40-59]           =         1860   # Write cmd latency (cycles)
write_latency[60-79]           =         3636   # Write cmd latency (cycles)
write_latency[80-99]           =         6561   # Write cmd latency (cycles)
write_latency[100-119]         =         9096   # Write cmd latency (cycles)
write_latency[120-139]         =        12846   # Write cmd latency (cycles)
write_latency[140-159]         =        16173   # Write cmd latency (cycles)
write_latency[160-179]         =        19042   # Write cmd latency (cycles)
write_latency[180-199]         =        21370   # Write cmd latency (cycles)
write_latency[200-]            =       320068   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       273165   # Read request latency (cycles)
read_latency[40-59]            =        93001   # Read request latency (cycles)
read_latency[60-79]            =       116599   # Read request latency (cycles)
read_latency[80-99]            =        47200   # Read request latency (cycles)
read_latency[100-119]          =        36774   # Read request latency (cycles)
read_latency[120-139]          =        31675   # Read request latency (cycles)
read_latency[140-159]          =        21571   # Read request latency (cycles)
read_latency[160-179]          =        17918   # Read request latency (cycles)
read_latency[180-199]          =        14956   # Read request latency (cycles)
read_latency[200-]             =       172688   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.05616e+09   # Write energy
read_energy                    =  3.32861e+09   # Read energy
act_energy                     =   8.2196e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.24353e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.13872e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94834e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83197e+09   # Active standby energy rank.1
average_read_latency           =      154.169   # Average read request latency (cycles)
average_interarrival           =      8.08092   # Average request interarrival latency (cycles)
total_energy                   =  1.92299e+10   # Total energy (pJ)
average_power                  =      1922.99   # Average power (mW)
average_bandwidth              =      10.5596   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       443005   # Number of WRITE/WRITEP commands
num_reads_done                 =       855519   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       646759   # Number of read row buffer hits
num_read_cmds                  =       855512   # Number of READ/READP commands
num_writes_done                =       443008   # Number of read requests issued
num_write_row_hits             =       336411   # Number of write row buffer hits
num_act_cmds                   =       316935   # Number of ACT commands
num_pre_cmds                   =       316903   # Number of PRE commands
num_ondemand_pres              =       291165   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9456041   # Cyles of rank active rank.0
rank_active_cycles.1           =      9419459   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       543959   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       580541   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1231806   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14762   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3968   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4167   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4806   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4793   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7375   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1987   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1108   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1058   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22697   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          112   # Write cmd latency (cycles)
write_latency[20-39]           =         1242   # Write cmd latency (cycles)
write_latency[40-59]           =         1975   # Write cmd latency (cycles)
write_latency[60-79]           =         3922   # Write cmd latency (cycles)
write_latency[80-99]           =         7173   # Write cmd latency (cycles)
write_latency[100-119]         =        10059   # Write cmd latency (cycles)
write_latency[120-139]         =        13973   # Write cmd latency (cycles)
write_latency[140-159]         =        18150   # Write cmd latency (cycles)
write_latency[160-179]         =        21765   # Write cmd latency (cycles)
write_latency[180-199]         =        24266   # Write cmd latency (cycles)
write_latency[200-]            =       340368   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       266874   # Read request latency (cycles)
read_latency[40-59]            =       102492   # Read request latency (cycles)
read_latency[60-79]            =       124621   # Read request latency (cycles)
read_latency[80-99]            =        52495   # Read request latency (cycles)
read_latency[100-119]          =        39239   # Read request latency (cycles)
read_latency[120-139]          =        32695   # Read request latency (cycles)
read_latency[140-159]          =        23144   # Read request latency (cycles)
read_latency[160-179]          =        18803   # Read request latency (cycles)
read_latency[180-199]          =        15685   # Read request latency (cycles)
read_latency[200-]             =       179464   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.21148e+09   # Write energy
read_energy                    =  3.44942e+09   # Read energy
act_energy                     =  8.67134e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    2.611e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.7866e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90057e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87774e+09   # Active standby energy rank.1
average_read_latency           =      153.458   # Average read request latency (cycles)
average_interarrival           =      7.70083   # Average request interarrival latency (cycles)
total_energy                   =  1.95508e+10   # Total energy (pJ)
average_power                  =      1955.08   # Average power (mW)
average_bandwidth              =      11.0808   # Average bandwidth
