// Seed: 363095838
module module_0;
  supply0 id_2 = 1'b0 & id_2;
endmodule
macromodule module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input logic id_2
    , id_4
);
  assign id_4 = id_2;
  initial id_4 <= 1;
  tri1 id_5 = id_0;
  integer id_6;
  wire id_7, id_8;
  uwire id_9, id_10, id_11, id_12, id_13 = (1), id_14 = 1'h0, id_15, id_16, id_17, id_18;
  supply1 id_19 = id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  id_20 :
  assert property (@(1'b0 or posedge 1 ? 1 : 1) id_11)
  else;
endmodule
