#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x151d850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14eb320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14f2c80 .functor NOT 1, L_0x15494e0, C4<0>, C4<0>, C4<0>;
L_0x15492c0 .functor XOR 2, L_0x1549160, L_0x1549220, C4<00>, C4<00>;
L_0x15493d0 .functor XOR 2, L_0x15492c0, L_0x1549330, C4<00>, C4<00>;
v0x1545af0_0 .net *"_ivl_10", 1 0, L_0x1549330;  1 drivers
v0x1545bf0_0 .net *"_ivl_12", 1 0, L_0x15493d0;  1 drivers
v0x1545cd0_0 .net *"_ivl_2", 1 0, L_0x15490c0;  1 drivers
v0x1545d90_0 .net *"_ivl_4", 1 0, L_0x1549160;  1 drivers
v0x1545e70_0 .net *"_ivl_6", 1 0, L_0x1549220;  1 drivers
v0x1545fa0_0 .net *"_ivl_8", 1 0, L_0x15492c0;  1 drivers
v0x1546080_0 .net "a", 0 0, v0x1543970_0;  1 drivers
v0x1546120_0 .net "b", 0 0, v0x1543a10_0;  1 drivers
v0x15461c0_0 .net "c", 0 0, v0x1543ab0_0;  1 drivers
v0x1546260_0 .var "clk", 0 0;
v0x1546300_0 .net "d", 0 0, v0x1543bf0_0;  1 drivers
v0x15463a0_0 .net "out_pos_dut", 0 0, L_0x1548f30;  1 drivers
v0x1546440_0 .net "out_pos_ref", 0 0, L_0x1547a80;  1 drivers
v0x15464e0_0 .net "out_sop_dut", 0 0, L_0x1548440;  1 drivers
v0x1546580_0 .net "out_sop_ref", 0 0, L_0x151ed60;  1 drivers
v0x1546620_0 .var/2u "stats1", 223 0;
v0x15466c0_0 .var/2u "strobe", 0 0;
v0x1546870_0 .net "tb_match", 0 0, L_0x15494e0;  1 drivers
v0x1546940_0 .net "tb_mismatch", 0 0, L_0x14f2c80;  1 drivers
v0x15469e0_0 .net "wavedrom_enable", 0 0, v0x1543ec0_0;  1 drivers
v0x1546ab0_0 .net "wavedrom_title", 511 0, v0x1543f60_0;  1 drivers
L_0x15490c0 .concat [ 1 1 0 0], L_0x1547a80, L_0x151ed60;
L_0x1549160 .concat [ 1 1 0 0], L_0x1547a80, L_0x151ed60;
L_0x1549220 .concat [ 1 1 0 0], L_0x1548f30, L_0x1548440;
L_0x1549330 .concat [ 1 1 0 0], L_0x1547a80, L_0x151ed60;
L_0x15494e0 .cmp/eeq 2, L_0x15490c0, L_0x15493d0;
S_0x14ef9b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14eb320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14f3060 .functor AND 1, v0x1543ab0_0, v0x1543bf0_0, C4<1>, C4<1>;
L_0x14f3440 .functor NOT 1, v0x1543970_0, C4<0>, C4<0>, C4<0>;
L_0x14f3820 .functor NOT 1, v0x1543a10_0, C4<0>, C4<0>, C4<0>;
L_0x14f3aa0 .functor AND 1, L_0x14f3440, L_0x14f3820, C4<1>, C4<1>;
L_0x150add0 .functor AND 1, L_0x14f3aa0, v0x1543ab0_0, C4<1>, C4<1>;
L_0x151ed60 .functor OR 1, L_0x14f3060, L_0x150add0, C4<0>, C4<0>;
L_0x1546f00 .functor NOT 1, v0x1543a10_0, C4<0>, C4<0>, C4<0>;
L_0x1546f70 .functor OR 1, L_0x1546f00, v0x1543bf0_0, C4<0>, C4<0>;
L_0x1547080 .functor AND 1, v0x1543ab0_0, L_0x1546f70, C4<1>, C4<1>;
L_0x1547140 .functor NOT 1, v0x1543970_0, C4<0>, C4<0>, C4<0>;
L_0x1547210 .functor OR 1, L_0x1547140, v0x1543a10_0, C4<0>, C4<0>;
L_0x1547280 .functor AND 1, L_0x1547080, L_0x1547210, C4<1>, C4<1>;
L_0x1547400 .functor NOT 1, v0x1543a10_0, C4<0>, C4<0>, C4<0>;
L_0x1547470 .functor OR 1, L_0x1547400, v0x1543bf0_0, C4<0>, C4<0>;
L_0x1547390 .functor AND 1, v0x1543ab0_0, L_0x1547470, C4<1>, C4<1>;
L_0x1547600 .functor NOT 1, v0x1543970_0, C4<0>, C4<0>, C4<0>;
L_0x1547700 .functor OR 1, L_0x1547600, v0x1543bf0_0, C4<0>, C4<0>;
L_0x15477c0 .functor AND 1, L_0x1547390, L_0x1547700, C4<1>, C4<1>;
L_0x1547970 .functor XNOR 1, L_0x1547280, L_0x15477c0, C4<0>, C4<0>;
v0x14f25b0_0 .net *"_ivl_0", 0 0, L_0x14f3060;  1 drivers
v0x14f29b0_0 .net *"_ivl_12", 0 0, L_0x1546f00;  1 drivers
v0x14f2d90_0 .net *"_ivl_14", 0 0, L_0x1546f70;  1 drivers
v0x14f3170_0 .net *"_ivl_16", 0 0, L_0x1547080;  1 drivers
v0x14f3550_0 .net *"_ivl_18", 0 0, L_0x1547140;  1 drivers
v0x14f3930_0 .net *"_ivl_2", 0 0, L_0x14f3440;  1 drivers
v0x14f3bb0_0 .net *"_ivl_20", 0 0, L_0x1547210;  1 drivers
v0x1541ee0_0 .net *"_ivl_24", 0 0, L_0x1547400;  1 drivers
v0x1541fc0_0 .net *"_ivl_26", 0 0, L_0x1547470;  1 drivers
v0x15420a0_0 .net *"_ivl_28", 0 0, L_0x1547390;  1 drivers
v0x1542180_0 .net *"_ivl_30", 0 0, L_0x1547600;  1 drivers
v0x1542260_0 .net *"_ivl_32", 0 0, L_0x1547700;  1 drivers
v0x1542340_0 .net *"_ivl_36", 0 0, L_0x1547970;  1 drivers
L_0x7fe015e1c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1542400_0 .net *"_ivl_38", 0 0, L_0x7fe015e1c018;  1 drivers
v0x15424e0_0 .net *"_ivl_4", 0 0, L_0x14f3820;  1 drivers
v0x15425c0_0 .net *"_ivl_6", 0 0, L_0x14f3aa0;  1 drivers
v0x15426a0_0 .net *"_ivl_8", 0 0, L_0x150add0;  1 drivers
v0x1542780_0 .net "a", 0 0, v0x1543970_0;  alias, 1 drivers
v0x1542840_0 .net "b", 0 0, v0x1543a10_0;  alias, 1 drivers
v0x1542900_0 .net "c", 0 0, v0x1543ab0_0;  alias, 1 drivers
v0x15429c0_0 .net "d", 0 0, v0x1543bf0_0;  alias, 1 drivers
v0x1542a80_0 .net "out_pos", 0 0, L_0x1547a80;  alias, 1 drivers
v0x1542b40_0 .net "out_sop", 0 0, L_0x151ed60;  alias, 1 drivers
v0x1542c00_0 .net "pos0", 0 0, L_0x1547280;  1 drivers
v0x1542cc0_0 .net "pos1", 0 0, L_0x15477c0;  1 drivers
L_0x1547a80 .functor MUXZ 1, L_0x7fe015e1c018, L_0x1547280, L_0x1547970, C4<>;
S_0x1542e40 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14eb320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1543970_0 .var "a", 0 0;
v0x1543a10_0 .var "b", 0 0;
v0x1543ab0_0 .var "c", 0 0;
v0x1543b50_0 .net "clk", 0 0, v0x1546260_0;  1 drivers
v0x1543bf0_0 .var "d", 0 0;
v0x1543ce0_0 .var/2u "fail", 0 0;
v0x1543d80_0 .var/2u "fail1", 0 0;
v0x1543e20_0 .net "tb_match", 0 0, L_0x15494e0;  alias, 1 drivers
v0x1543ec0_0 .var "wavedrom_enable", 0 0;
v0x1543f60_0 .var "wavedrom_title", 511 0;
E_0x14fe700/0 .event negedge, v0x1543b50_0;
E_0x14fe700/1 .event posedge, v0x1543b50_0;
E_0x14fe700 .event/or E_0x14fe700/0, E_0x14fe700/1;
S_0x1543170 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1542e40;
 .timescale -12 -12;
v0x15433b0_0 .var/2s "i", 31 0;
E_0x14fe5a0 .event posedge, v0x1543b50_0;
S_0x15434b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1542e40;
 .timescale -12 -12;
v0x15436b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1543790 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1542e40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1544140 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14eb320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1547c30 .functor AND 1, v0x1543ab0_0, v0x1543bf0_0, C4<1>, C4<1>;
L_0x1547ee0 .functor NOT 1, v0x1543970_0, C4<0>, C4<0>, C4<0>;
L_0x1547f70 .functor NOT 1, v0x1543a10_0, C4<0>, C4<0>, C4<0>;
L_0x15480f0 .functor AND 1, L_0x1547ee0, L_0x1547f70, C4<1>, C4<1>;
L_0x1548230 .functor AND 1, L_0x15480f0, v0x1543ab0_0, C4<1>, C4<1>;
L_0x15482f0 .functor OR 1, L_0x1547c30, L_0x1548230, C4<0>, C4<0>;
L_0x1548440 .functor BUFZ 1, L_0x15482f0, C4<0>, C4<0>, C4<0>;
L_0x1548550 .functor NOT 1, v0x1543a10_0, C4<0>, C4<0>, C4<0>;
L_0x1548610 .functor OR 1, L_0x1548550, v0x1543bf0_0, C4<0>, C4<0>;
L_0x15486d0 .functor AND 1, v0x1543ab0_0, L_0x1548610, C4<1>, C4<1>;
L_0x15487f0 .functor NOT 1, v0x1543970_0, C4<0>, C4<0>, C4<0>;
L_0x1548970 .functor OR 1, L_0x15487f0, v0x1543a10_0, C4<0>, C4<0>;
L_0x1548a50 .functor AND 1, L_0x15486d0, L_0x1548970, C4<1>, C4<1>;
L_0x1548b60 .functor NOT 1, v0x1543970_0, C4<0>, C4<0>, C4<0>;
L_0x15489e0 .functor OR 1, L_0x1548b60, v0x1543bf0_0, C4<0>, C4<0>;
L_0x1548ca0 .functor AND 1, v0x1543ab0_0, L_0x15489e0, C4<1>, C4<1>;
v0x1544300_0 .net *"_ivl_14", 0 0, L_0x1548550;  1 drivers
v0x15443e0_0 .net *"_ivl_16", 0 0, L_0x1548610;  1 drivers
v0x15444c0_0 .net *"_ivl_18", 0 0, L_0x15486d0;  1 drivers
v0x15445b0_0 .net *"_ivl_2", 0 0, L_0x1547ee0;  1 drivers
v0x1544690_0 .net *"_ivl_20", 0 0, L_0x15487f0;  1 drivers
v0x15447c0_0 .net *"_ivl_22", 0 0, L_0x1548970;  1 drivers
v0x15448a0_0 .net *"_ivl_26", 0 0, L_0x1548b60;  1 drivers
v0x1544980_0 .net *"_ivl_28", 0 0, L_0x15489e0;  1 drivers
v0x1544a60_0 .net *"_ivl_32", 0 0, L_0x1548df0;  1 drivers
L_0x7fe015e1c060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1544bb0_0 .net *"_ivl_34", 0 0, L_0x7fe015e1c060;  1 drivers
v0x1544c90_0 .net *"_ivl_4", 0 0, L_0x1547f70;  1 drivers
v0x1544d70_0 .net *"_ivl_6", 0 0, L_0x15480f0;  1 drivers
v0x1544e50_0 .net "a", 0 0, v0x1543970_0;  alias, 1 drivers
v0x1544ef0_0 .net "b", 0 0, v0x1543a10_0;  alias, 1 drivers
v0x1544fe0_0 .net "c", 0 0, v0x1543ab0_0;  alias, 1 drivers
v0x15450d0_0 .net "d", 0 0, v0x1543bf0_0;  alias, 1 drivers
v0x15451c0_0 .net "out_pos", 0 0, L_0x1548f30;  alias, 1 drivers
v0x1545390_0 .net "out_sop", 0 0, L_0x1548440;  alias, 1 drivers
v0x1545450_0 .net "pos0", 0 0, L_0x1548a50;  1 drivers
v0x1545510_0 .net "pos1", 0 0, L_0x1548ca0;  1 drivers
v0x15455d0_0 .net "sop1", 0 0, L_0x1547c30;  1 drivers
v0x1545690_0 .net "sop2", 0 0, L_0x1548230;  1 drivers
v0x1545750_0 .net "sop3", 0 0, L_0x15482f0;  1 drivers
L_0x1548df0 .cmp/eeq 1, L_0x1548a50, L_0x1548ca0;
L_0x1548f30 .functor MUXZ 1, L_0x7fe015e1c060, L_0x1548a50, L_0x1548df0, C4<>;
S_0x15458d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14eb320;
 .timescale -12 -12;
E_0x14e79f0 .event anyedge, v0x15466c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15466c0_0;
    %nor/r;
    %assign/vec4 v0x15466c0_0, 0;
    %wait E_0x14e79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1542e40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1543ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1543d80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1542e40;
T_4 ;
    %wait E_0x14fe700;
    %load/vec4 v0x1543e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1543ce0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1542e40;
T_5 ;
    %wait E_0x14fe5a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %wait E_0x14fe5a0;
    %load/vec4 v0x1543ce0_0;
    %store/vec4 v0x1543d80_0, 0, 1;
    %fork t_1, S_0x1543170;
    %jmp t_0;
    .scope S_0x1543170;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15433b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x15433b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14fe5a0;
    %load/vec4 v0x15433b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15433b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15433b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1542e40;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14fe700;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1543bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1543a10_0, 0;
    %assign/vec4 v0x1543970_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1543ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1543d80_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14eb320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1546260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15466c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14eb320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1546260_0;
    %inv;
    %store/vec4 v0x1546260_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14eb320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1543b50_0, v0x1546940_0, v0x1546080_0, v0x1546120_0, v0x15461c0_0, v0x1546300_0, v0x1546580_0, v0x15464e0_0, v0x1546440_0, v0x15463a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14eb320;
T_9 ;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1546620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14eb320;
T_10 ;
    %wait E_0x14fe700;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1546620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1546620_0, 4, 32;
    %load/vec4 v0x1546870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1546620_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1546620_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1546620_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1546580_0;
    %load/vec4 v0x1546580_0;
    %load/vec4 v0x15464e0_0;
    %xor;
    %load/vec4 v0x1546580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1546620_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1546620_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1546440_0;
    %load/vec4 v0x1546440_0;
    %load/vec4 v0x15463a0_0;
    %xor;
    %load/vec4 v0x1546440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1546620_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1546620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1546620_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/machine/ece241_2013_q2/iter0/response4/top_module.sv";
