# RISC-V

### Code Examples

- [Examples of basic RISC-V instructions being used](/code/riscv/riscv.s)

---

There are many different assembly languages, depending on the processor you want to talk to.

**RISC-V** is a simpler assembly language, made for educational and research purposes.

## Running programs

To run [our RISC-V code](/code/riscv/riscv.s), you can paste the file contents into a RISC-V interpreter, like https://www.cs.cornell.edu/courses/cs3410/2019sp/riscv/interpreter/.

## Instructions

https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf

<p align="center">
  <br />
  <img src="https://cloud-az5f0vqak-hack-club-bot.vercel.app/0screen_shot_2022-06-01_at_2.04.20_pm.png">
  <br />
  <span>
    <em>
      RISC-V instructions pulled from [this RISC-V card](https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf)
    </em>
  </span>
</p>
<br />

TODO: Fill this out

## Registers

TODO: Fill this out

<p align="center">
  <br />
  <img src="https://cloud-3wcgo2ul0-hack-club-bot.vercel.app/0screen_shot_2022-06-01_at_2.03.52_pm.png">
  <br />
  <span>
    <em>
      RISC-V registers pulled from [this RISC-V card](https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf)
    </em>
  </span>
</p>
<br />

## Resources
_Here are some resources I ended up using while writing the program in this section._

- https://medium.com/swlh/risc-v-assembly-for-beginners-387c6cd02c49
- https://www.cs.cornell.edu/courses/cs3410/2019sp/riscv/interpreter/
- https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf
- https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf
