
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2549822 heartbeat IPC: 3.92184 cumulative IPC: 3.92184 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242341 heartbeat IPC: 3.71399 cumulative IPC: 3.81509 (Simulation time: 0 hr 0 min 28 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005866 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005866 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 63276469 heartbeat IPC: 0.180928 cumulative IPC: 0.180928 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 118146827 heartbeat IPC: 0.182248 cumulative IPC: 0.181585 (Simulation time: 0 hr 2 min 11 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 173219436 heartbeat IPC: 0.181579 cumulative IPC: 0.181583 (Simulation time: 0 hr 2 min 57 sec) 
Finished CPU 0 instructions: 30000004 cycles: 165213571 cumulative IPC: 0.181583 (Simulation time: 0 hr 2 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.181583 instructions: 30000004 cycles: 165213571
cpu0_DTLB TOTAL     ACCESS:    7961392  HIT:    6383644  MISS:    1577748
cpu0_DTLB LOAD      ACCESS:    7854810  HIT:    6277062  MISS:    1577748
cpu0_DTLB RFO       ACCESS:     106582  HIT:     106582  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74289 cycles
cpu0_ITLB TOTAL     ACCESS:    3225558  HIT:    3225558  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3225558  HIT:    3225558  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577748  HIT:    1575410  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577748  HIT:    1575410  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.201 cycles
cpu0_L1D TOTAL     ACCESS:    7295267  HIT:    4908229  MISS:    2387038
cpu0_L1D LOAD      ACCESS:    6432543  HIT:    4047682  MISS:    2384861
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:     753454  HIT:     753454  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        161  MISS:       2177
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 97.4959 cycles
cpu0_L2C TOTAL     ACCESS:    5789642  HIT:    1769277  MISS:    4020365
cpu0_L2C LOAD      ACCESS:    2384796  HIT:     751384  MISS:    1633412
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    3402670  HIT:    1015823  MISS:    2386847
cpu0_L2C TRANSLATION ACCESS:       2176  HIT:       2070  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 51.2239 cycles
LLC TOTAL     ACCESS:    4020395  HIT:    1767526  MISS:    2252869
LLC LOAD      ACCESS:    1633395  HIT:    1015523  MISS:     617872
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2386894  HIT:     751897  MISS:    1634997
LLC TRANSLATION ACCESS:        106  HIT:        106  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 76.185 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       7950  ROW_BUFFER_MISS:     609590
 DBUS AVG_CONGESTED_CYCLE:    3.99228
 WQ ROW_BUFFER_HIT:       9525  ROW_BUFFER_MISS:    1096661  FULL:      23844


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6378
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

