INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abonn/Desktop/Cours ESIREM/4eme_Annee/Archi_Reconfigurable/Projet_TP/Projet_TP.srcs/sim_1/new/tb_lena_processing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_lena_processing'
