// Seed: 2544220757
module module_0 (
    output id_0
    , id_4,
    input logic id_1,
    input logic id_2,
    input id_3
);
  logic id_5 = id_2;
  logic id_6;
  logic id_7;
  logic id_8;
  always @(negedge 1) id_6 = 1'd0;
  type_17 id_9 (
      1,
      id_2,
      1
  );
  logic id_10;
endmodule
