verilog xil_defaultlib  \
"../../../../kl10-fpga-rtl.srcs/sources_1/ip/fake_mem_1/sim/fake_mem.v" \

verilog xil_defaultlib "glbl.v"

nosort
