#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016ac15e75d0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0000016ac15d6df0_0 .var "clk", 0 0;
v0000016ac15d6e90_0 .var "in", 0 0;
v0000016ac15d6f30_0 .net "out", 0 0, v0000016ac15e78f0_0;  1 drivers
v0000016ac15d6fd0_0 .var "reset", 0 0;
S_0000016ac15e7760 .scope module, "f" "FSM" 2 10, 3 2 0, S_0000016ac15e75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
P_0000016ac159be30 .param/l "S0" 0 3 4, C4<00>;
P_0000016ac159be68 .param/l "S1" 0 3 4, C4<01>;
P_0000016ac159bea0 .param/l "S2" 0 3 4, C4<10>;
v0000016ac1598ee0_0 .net "clk", 0 0, v0000016ac15d6df0_0;  1 drivers
v0000016ac1599b90_0 .net "in", 0 0, v0000016ac15d6e90_0;  1 drivers
v0000016ac15b2b60_0 .var "nextstate", 1 0;
v0000016ac15e78f0_0 .var "out", 0 0;
v0000016ac15e7990_0 .net "reset", 0 0, v0000016ac15d6fd0_0;  1 drivers
v0000016ac15d6d50_0 .var "state", 1 0;
E_0000016ac15d52e0 .event posedge, v0000016ac15e7990_0, v0000016ac1598ee0_0;
E_0000016ac15d4c20 .event anyedge, v0000016ac15d6d50_0, v0000016ac1599b90_0;
    .scope S_0000016ac15e7760;
T_0 ;
    %wait E_0000016ac15d52e0;
    %load/vec4 v0000016ac15e7990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000016ac15d6d50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016ac15b2b60_0;
    %assign/vec4 v0000016ac15d6d50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016ac15e7760;
T_1 ;
    %wait E_0000016ac15d4c20;
    %load/vec4 v0000016ac15d6d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0000016ac1599b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016ac15b2b60_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016ac15b2b60_0, 0, 2;
T_1.5 ;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0000016ac1599b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016ac15b2b60_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016ac15b2b60_0, 0, 2;
T_1.7 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000016ac1599b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016ac15b2b60_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016ac15b2b60_0, 0, 2;
T_1.9 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000016ac15e7760;
T_2 ;
    %wait E_0000016ac15d52e0;
    %load/vec4 v0000016ac15e7990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ac15e78f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000016ac15d6d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000016ac1599b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %assign/vec4 v0000016ac15e78f0_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ac15e78f0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000016ac1599b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0000016ac15e78f0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000016ac15e75d0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000016ac15d6df0_0;
    %inv;
    %store/vec4 v0000016ac15d6df0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000016ac15e75d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ac15d6df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016ac15d6fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ac15d6e90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ac15d6fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ac15d6e90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016ac15d6e90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ac15d6e90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016ac15d6e90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016ac15d6e90_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000016ac15e75d0;
T_5 ;
    %vpi_call 2 36 "$monitor", "Time = %0t, reset = %b, in = %b, state = %b, out = %b", $time, v0000016ac15d6fd0_0, v0000016ac15d6e90_0, v0000016ac15d6d50_0, v0000016ac15d6f30_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./Q1.v";
