{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453834570323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453834570332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 10:56:10 2016 " "Processing started: Tue Jan 26 10:56:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453834570332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453834570332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453834570332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1453834570924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file code/timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "code/Timer.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834570987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834570987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/outerdoor.sv 1 1 " "Found 1 design units, including 1 entities, in source file code/outerdoor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OuterDoor " "Found entity 1: OuterDoor" {  } { { "code/OuterDoor.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/OuterDoor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834570990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834570990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/interlock.sv 1 1 " "Found 1 design units, including 1 entities, in source file code/interlock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Interlock " "Found entity 1: Interlock" {  } { { "code/Interlock.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Interlock.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834570992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834570992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/innerdoor.sv 1 1 " "Found 1 design units, including 1 entities, in source file code/innerdoor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InnerDoor " "Found entity 1: InnerDoor" {  } { { "code/InnerDoor.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/InnerDoor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834570996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834570996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/departing.sv 1 1 " "Found 1 design units, including 1 entities, in source file code/departing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Departing " "Found entity 1: Departing" {  } { { "code/Departing.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Departing.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834570998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834570998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/chamber.sv 1 1 " "Found 1 design units, including 1 entities, in source file code/chamber.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Chamber " "Found entity 1: Chamber" {  } { { "code/Chamber.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Chamber.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834571001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834571001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/arriving.sv 1 1 " "Found 1 design units, including 1 entities, in source file code/arriving.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arriving " "Found entity 1: Arriving" {  } { { "code/Arriving.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Arriving.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834571002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834571002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834571004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834571004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider15.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider15.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider15 " "Found entity 1: clock_divider15" {  } { { "clock_divider15.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/clock_divider15.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834571007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834571007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/bintohexdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file code/bintohexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinToHexDisplay " "Found entity 1: BinToHexDisplay" {  } { { "code/BinToHexDisplay.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/BinToHexDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834571011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834571011 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done Departing.sv(22) " "Verilog HDL Implicit Net warning at Departing.sv(22): created implicit net for \"done\"" {  } { { "code/Departing.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Departing.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834571011 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done Arriving.sv(23) " "Verilog HDL Implicit Net warning at Arriving.sv(23): created implicit net for \"done\"" {  } { { "code/Arriving.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Arriving.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834571011 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE1_SoC.sv(23) " "Verilog HDL Instantiation warning at DE1_SoC.sv(23): instance has no name" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1453834571012 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE1_SoC.sv(25) " "Verilog HDL Instantiation warning at DE1_SoC.sv(25): instance has no name" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1453834571012 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE1_SoC.sv(27) " "Verilog HDL Instantiation warning at DE1_SoC.sv(27): instance has no name" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1453834571012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453834571867 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..6\] DE1_SoC.sv(5) " "Output port \"LEDR\[8..6\]\" at DE1_SoC.sv(5) has no driver" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1453834571870 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interlock Interlock:i " "Elaborating entity \"Interlock\" for hierarchy \"Interlock:i\"" {  } { { "DE1_SoC.sv" "i" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453834571871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Interlock.sv(48) " "Verilog HDL assignment warning at Interlock.sv(48): truncated value with size 32 to match size of target (2)" {  } { { "code/Interlock.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Interlock.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453834571873 "|DE1_SoC|Interlock:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Interlock.sv(50) " "Verilog HDL assignment warning at Interlock.sv(50): truncated value with size 32 to match size of target (2)" {  } { { "code/Interlock.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Interlock.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453834571873 "|DE1_SoC|Interlock:i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InnerDoor Interlock:i\|InnerDoor:iDoor " "Elaborating entity \"InnerDoor\" for hierarchy \"Interlock:i\|InnerDoor:iDoor\"" {  } { { "code/Interlock.sv" "iDoor" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Interlock.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453834571883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OuterDoor Interlock:i\|OuterDoor:oDoor " "Elaborating entity \"OuterDoor\" for hierarchy \"Interlock:i\|OuterDoor:oDoor\"" {  } { { "code/Interlock.sv" "oDoor" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Interlock.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453834571888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chamber Interlock:i\|Chamber:c " "Elaborating entity \"Chamber\" for hierarchy \"Interlock:i\|Chamber:c\"" {  } { { "code/Interlock.sv" "c" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Interlock.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453834571893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Interlock:i\|Chamber:c\|Timer:tP " "Elaborating entity \"Timer\" for hierarchy \"Interlock:i\|Chamber:c\|Timer:tP\"" {  } { { "code/Chamber.sv" "tP" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Chamber.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453834571908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Timer.sv(21) " "Verilog HDL assignment warning at Timer.sv(21): truncated value with size 32 to match size of target (3)" {  } { { "code/Timer.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Timer.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453834571924 "|DE1_SoC|Interlock:i|Chamber:c|Timer:tP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider15 Interlock:i\|Chamber:c\|Timer:tP\|clock_divider15:clk_div " "Elaborating entity \"clock_divider15\" for hierarchy \"Interlock:i\|Chamber:c\|Timer:tP\|clock_divider15:clk_div\"" {  } { { "code/Timer.sv" "clk_div" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Timer.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453834571925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arriving Interlock:i\|Arriving:a " "Elaborating entity \"Arriving\" for hierarchy \"Interlock:i\|Arriving:a\"" {  } { { "code/Interlock.sv" "a" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Interlock.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453834571931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Arriving.sv(68) " "Verilog HDL assignment warning at Arriving.sv(68): truncated value with size 4 to match size of target (3)" {  } { { "code/Arriving.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Arriving.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453834571933 "|DE1_SoC|Interlock:i|Arriving:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Departing Interlock:i\|Departing:d " "Elaborating entity \"Departing\" for hierarchy \"Interlock:i\|Departing:d\"" {  } { { "code/Interlock.sv" "d" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Interlock.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453834571955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Departing.sv(62) " "Verilog HDL assignment warning at Departing.sv(62): truncated value with size 4 to match size of target (3)" {  } { { "code/Departing.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/code/Departing.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453834571956 "|DE1_SoC|Interlock:i|Departing:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToHexDisplay BinToHexDisplay:comb_13 " "Elaborating entity \"BinToHexDisplay\" for hierarchy \"BinToHexDisplay:comb_13\"" {  } { { "DE1_SoC.sv" "comb_13" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453834571968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o184.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o184.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o184 " "Found entity 1: altsyncram_o184" {  } { { "db/altsyncram_o184.tdf" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/db/altsyncram_o184.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834573417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834573417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834573577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834573577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834573684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834573684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e7i " "Found entity 1: cntr_e7i" {  } { { "db/cntr_e7i.tdf" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/db/cntr_e7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834573855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834573855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834573907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834573907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iti " "Found entity 1: cntr_iti" {  } { { "db/cntr_iti.tdf" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/db/cntr_iti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834574041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834574041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834574205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834574205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834574271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834574271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834574438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834574438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453834574499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453834574499 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834574582 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1453834575607 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453834575736 "|DE1_SoC|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1453834575736 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834575828 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1453834576037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1453834576126 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 43 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 43 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1453834576593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453834576623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834576623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834576840 "|DE1_SoC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834576840 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834576840 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834576840 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834576840 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834576840 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_2/Quartus/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453834576840 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1453834576840 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "787 " "Implemented 787 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453834576845 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453834576845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "710 " "Implemented 710 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453834576845 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1453834576845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453834576845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453834576921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 10:56:16 2016 " "Processing ended: Tue Jan 26 10:56:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453834576921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453834576921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453834576921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453834576921 ""}
