
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M
Install: C:\Microsemi\Libero_SoC_v12.5\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-Q941M45

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202003syn, Build 175R, Built Jun  5 2020 09:18:53, @

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
6        C:\Libero\Projects\board_deploy\board_deploy\component\work\board_deploy_MSS\board_deploy_MSS.v (2021-05-08 23:14:49, 2021-05-08 23:19:00)
7        C:\Libero\Projects\board_deploy\board_deploy\component\work\board_deploy_MSS\board_deploy_MSS_syn.v (2021-05-08 23:14:48, 2021-05-08 23:19:00)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
3        work.MSS_025.verilog may have changed because the following files changed:
                        C:\Libero\Projects\board_deploy\board_deploy\component\work\board_deploy_MSS\board_deploy_MSS.v (2021-05-08 23:14:49, 2021-05-08 23:19:00) <-- (may instantiate this module)
                        C:\Libero\Projects\board_deploy\board_deploy\component\work\board_deploy_MSS\board_deploy_MSS_syn.v (2021-05-08 23:14:48, 2021-05-08 23:19:00) <-- (module definition)
15       work.board_deploy_MSS.verilog may have changed because the following files changed:
                        C:\Libero\Projects\board_deploy\board_deploy\component\work\board_deploy_MSS\board_deploy_MSS.v (2021-05-08 23:14:49, 2021-05-08 23:19:00) <-- (module definition)

*******************************************************************
Unmodified files: 18
FID:  path (timestamp)
0        C:\Libero\Projects\board_deploy\board_deploy\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2020-12-10 19:39:05)
1        C:\Libero\Projects\board_deploy\board_deploy\component\work\FCCC_C0\FCCC_C0.v (2021-05-08 22:20:18)
2        C:\Libero\Projects\board_deploy\board_deploy\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v (2021-05-08 22:20:18)
16       C:\Libero\Projects\board_deploy\board_deploy\component\work\FCCC_C1\FCCC_C1.v (2021-05-08 22:19:43)
17       C:\Libero\Projects\board_deploy\board_deploy\component\work\FCCC_C1\FCCC_C1_0\FCCC_C1_FCCC_C1_0_FCCC.v (2021-05-08 22:19:43)
3        C:\Libero\Projects\board_deploy\board_deploy\component\work\OSC_C0\OSC_C0.v (2021-04-25 13:44:04)
4        C:\Libero\Projects\board_deploy\board_deploy\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (2021-04-25 13:44:04)
5        C:\Libero\Projects\board_deploy\board_deploy\component\work\board_deploy\board_deploy.v (2021-05-08 22:40:40)
18       C:\Libero\Projects\board_deploy\board_deploy\hdl\Add_Counter.v (2021-05-08 23:00:02)
8        C:\Libero\Projects\board_deploy\board_deploy\hdl\Gate_Set.v (2021-05-05 18:03:43)
9        C:\Libero\Projects\board_deploy\board_deploy\hdl\Recip_Freq_Counter.v (2021-05-08 22:34:23)
10       C:\Libero\Projects\board_deploy\board_deploy\hdl\SPI_slave.v (2021-01-30 15:24:48)
19       C:\Libero\Projects\board_deploy\board_deploy\hdl\fine_counter.v (2021-05-08 22:40:05)
11       C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\generic\smartfusion2.v (2020-06-21 07:37:27)
12       C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\hypermods.v (2020-06-21 07:37:56)
13       C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\scemi_objects.v (2020-06-21 07:37:56)
14       C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\scemi_pipes.svh (2020-06-21 07:37:56)
15       C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\umr_capim.v (2020-06-21 07:37:56)

*******************************************************************
Unchanged modules: 18
MID:  lib.cell.view
18       work.Add_Counters.verilog
0        work.FCCC_C0.verilog
1        work.FCCC_C0_FCCC_C0_0_FCCC.verilog
16       work.FCCC_C1.verilog
17       work.FCCC_C1_FCCC_C1_0_FCCC.verilog
2        work.Gate_Set.verilog
4        work.OSC_C0.verilog
5        work.OSC_C0_OSC_C0_0_OSC.verilog
6        work.RCOSC_1MHZ.verilog
7        work.RCOSC_1MHZ_FAB.verilog
8        work.RCOSC_25_50MHZ.verilog
9        work.RCOSC_25_50MHZ_FAB.verilog
10       work.Recip_Freq_Count.verilog
11       work.SPI_Slave.verilog
12       work.XTLOSC.verilog
13       work.XTLOSC_FAB.verilog
14       work.board_deploy.verilog
19       work.fine_counter.verilog
