Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_send_recieve_behav xil_defaultlib.tb_send_recieve xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/src/HyperRam_Register_Read.sv" Line 3. Module HyperRam_Register_Read_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/src/HyperRam_Register_Read.sv" Line 3. Module HyperRam_Register_Read_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.ODDRE1(SIM_DEVICE="ULTRASCALE_PL...
Compiling module unisims_ver.IDDRE1_default
Compiling module xil_defaultlib.HyperRam_Register_Read_default
Compiling module xil_defaultlib.tb_send_recieve
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_send_recieve_behav
