INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/Imm_Data_Extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Data_Extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/Pipelined_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Processor
INFO: [VRFC 10-2458] undeclared symbol EXMEM_PC, assumed default net type wire [E:/pipelined_riscv_processor/src_files/Pipelined_Processor.v:92]
INFO: [VRFC 10-2458] undeclared symbol EXMEM_Branch, assumed default net type wire [E:/pipelined_riscv_processor/src_files/Pipelined_Processor.v:93]
INFO: [VRFC 10-2458] undeclared symbol EXMEM_Zero, assumed default net type wire [E:/pipelined_riscv_processor/src_files/Pipelined_Processor.v:93]
INFO: [VRFC 10-2458] undeclared symbol MEMWB_rd, assumed default net type wire [E:/pipelined_riscv_processor/src_files/Pipelined_Processor.v:134]
INFO: [VRFC 10-2458] undeclared symbol MEMWB_RegWrite, assumed default net type wire [E:/pipelined_riscv_processor/src_files/Pipelined_Processor.v:135]
WARNING: [VRFC 10-2938] 'EXMEM_PC' is already implicitly declared on line 92 [E:/pipelined_riscv_processor/src_files/Pipelined_Processor.v:233]
WARNING: [VRFC 10-2938] 'EXMEM_Branch' is already implicitly declared on line 93 [E:/pipelined_riscv_processor/src_files/Pipelined_Processor.v:235]
WARNING: [VRFC 10-2938] 'EXMEM_Zero' is already implicitly declared on line 93 [E:/pipelined_riscv_processor/src_files/Pipelined_Processor.v:241]
WARNING: [VRFC 10-2938] 'MEMWB_RegWrite' is already implicitly declared on line 135 [E:/pipelined_riscv_processor/src_files/Pipelined_Processor.v:295]
WARNING: [VRFC 10-2938] 'MEMWB_rd' is already implicitly declared on line 134 [E:/pipelined_riscv_processor/src_files/Pipelined_Processor.v:300]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/src_files/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/pipelined_riscv_processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/testbench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Top
WARNING: [VRFC 10-3248] data object 'sig_zero' is already declared [E:/pipelined_riscv_processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/testbench_Top.v:54]
WARNING: [VRFC 10-3703] second declaration of 'sig_zero' ignored [E:/pipelined_riscv_processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/testbench_Top.v:54]
