5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (multi_exp2.1.vcd) 2 -o (multi_exp2.1.cdd) 2 -v (multi_exp2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 multi_exp2.1.v 1 24 1 
2 1 5 5 5 110011 2 1 100c 0 0 1 1 d
2 2 5 5 5 d000d 2 1 100c 0 0 1 1 c
2 3 5 5 5 90009 2 1 100c 0 0 1 1 b
2 4 5 5 5 9000d 2 8 138c 2 3 1 18 0 1 1 1 1 0
2 5 5 5 5 90011 2 8 138c 1 4 1 18 0 1 1 1 1 0
2 6 5 5 5 50005 0 1 1410 0 0 1 1 a
2 7 5 5 5 50011 3 36 e 5 6
2 8 6 6 6 100010 2 1 100c 0 0 1 1 b
2 9 6 6 6 9000c 1 0 21004 0 0 1 16 0 0
2 10 6 6 6 90010 3 8 1184 8 9 1 18 0 1 1 1 0 0
2 11 6 6 6 50005 0 1 1410 0 0 1 1 e
2 12 6 6 6 50010 2 36 6 10 11
1 b 1 3 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 c 2 3 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 d 3 3 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 a 4 5 60005 1 0 0 0 1 17 1 1 0 1 0 0
1 e 5 6 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 7 f 7 7 7
4 12 f 12 12 12
3 1 main.u$0 "main.u$0" 0 multi_exp2.1.v 8 22 1 
