

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Wed Mar  5 05:20:13 2025
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        pipeline_fir
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |       Modules       | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |       & Loops       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir                |     -|  1.76|       37|  370.000|         -|       38|     -|        no|     -|  2 (~0%)|  150 (~0%)|  262 (~0%)|    -|
    | + fir_Pipeline_TDL  |     -|  5.83|       12|  120.000|         -|       12|     -|        no|     -|        -|   11 (~0%)|   59 (~0%)|    -|
    |  o TDL              |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|        -|          -|          -|    -|
    | o MAC               |     -|  7.30|       22|  220.000|         2|        -|    11|        no|     -|        -|          -|          -|    -|
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + fir                   | 2   |        |          |     |        |         |
|   mul_11s_32s_32_1_1_U2 | 2   |        | mul_ln38 | mul | auto   | 0       |
|   acc_1_fu_155_p2       | -   |        | acc_1    | add | fabric | 0       |
|   add_ln36_fu_138_p2    | -   |        | add_ln36 | add | fabric | 0       |
|  + fir_Pipeline_TDL     | 0   |        |          |     |        |         |
|    add_ln33_fu_72_p2    | -   |        | add_ln33 | add | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+---------------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+-------------------+------+------+--------+---------------+---------+------+---------+
| + fir             | 0    | 0    |        |               |         |      |         |
|   shift_reg_U     | -    | -    |        | shift_reg     | ram_s2p | auto | 1       |
|   fir_int_int_c_U | -    | -    |        | fir_int_int_c | rom_1p  | auto | 1       |
+-------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+----------------------------------------+
| Type     | Options | Location                               |
+----------+---------+----------------------------------------+
| pipeline | off     | pipeline_example_fir/FIR.cpp:37 in fir |
+----------+---------+----------------------------------------+


