

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_s'
================================================================
* Date:           Sun May 25 15:18:53 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1159|     1159| 5.795 us | 5.795 us |  1159|  1159|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |       34|       34|         1|          -|          -|    34|    no    |
        |- PadMain         |     1088|     1088|        34|          -|          -|    32|    no    |
        | + CopyMain       |       32|       32|         1|          -|          -|    32|    no    |
        |- PadBottomWidth  |       34|       34|         1|          -|          -|    34|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    118|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    219|    -|
|Register         |        -|      -|      37|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      37|    337|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_fu_164_p2               |     +    |      0|  0|  15|           6|           1|
    |j_5_fu_208_p2             |     +    |      0|  0|  15|           6|           1|
    |j_6_fu_176_p2             |     +    |      0|  0|  15|           6|           1|
    |j_fu_152_p2               |     +    |      0|  0|  15|           6|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op23  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op46  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln53_fu_146_p2       |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln59_fu_158_p2       |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln65_fu_170_p2       |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln77_fu_202_p2       |   icmp   |      0|  0|  11|           6|           6|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 118|          55|          37|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  33|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |i1_0_reg_113           |   9|          2|    6|         12|
    |j3_0_reg_124           |   9|          2|    6|         12|
    |j6_0_reg_135           |   9|          2|    6|         12|
    |j_0_reg_102            |   9|          2|    6|         12|
    |real_start             |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_0_V_din     |  15|          3|    4|         12|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_din     |  15|          3|    4|         12|
    |res_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_2_V_din     |  15|          3|    4|         12|
    |res_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_3_V_din     |  15|          3|    4|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 219|         46|   51|        122|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  5|   0|    5|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_0_reg_113    |  6|   0|    6|          0|
    |i_reg_225       |  6|   0|    6|          0|
    |j3_0_reg_124    |  6|   0|    6|          0|
    |j6_0_reg_135    |  6|   0|    6|          0|
    |j_0_reg_102     |  6|   0|    6|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 37|   0|   37|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> | return value |
|start_out                | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> | return value |
|start_write              | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> | return value |
|data_V_data_0_V_dout     |  in |    4|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |    4|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |    4|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout     |  in |    4|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|res_V_data_0_V_din       | out |    4|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |    4|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |    4|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |    4|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 4 3 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str89) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:51]   --->   Operation 14 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str89)" [firmware/nnet_utils/nnet_padding_stream.h:51]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %PadTop_begin ], [ %j, %_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i40.0 ]"   --->   Operation 17 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.42ns)   --->   "%icmp_ln53 = icmp eq i6 %j_0, -30" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 18 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 34, i64 34, i64 34)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 20 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %PadTop_end, label %_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i40.0" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str90) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 22 'specloopname' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4 0, i4 0, i4 0, i4 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:54]   --->   Operation 23 'write' <Predicate = (!icmp_ln53)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 24 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str89, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 25 'specregionend' 'empty_35' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 26 'br' <Predicate = (icmp_ln53)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i, %PadMain_end ], [ 0, %PadTop_end ]"   --->   Operation 27 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.42ns)   --->   "%icmp_ln59 = icmp eq i6 %i1_0, -32" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 28 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 29 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.82ns)   --->   "%i = add i6 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %PadBottom_begin, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str91) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str91)" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 33 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str92) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4 0, i4 0, i4 0, i4 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62]   --->   Operation 35 'write' <Predicate = (!icmp_ln59)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 36 'br' <Predicate = (!icmp_ln59)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str95) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 37 'specloopname' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str95)" [firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 38 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 39 'br' <Predicate = (icmp_ln59)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%j3_0 = phi i6 [ %j_6, %"fill_data<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config28>.exit" ], [ 0, %PadMain_begin ]"   --->   Operation 40 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.42ns)   --->   "%icmp_ln65 = icmp eq i6 %j3_0, -32" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 41 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 42 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.82ns)   --->   "%j_6 = add i6 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 43 'add' 'j_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %PadMain_end, label %"fill_data<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config28>.exit"" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str93) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.18ns)   --->   "%empty_38 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V)" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 46 'read' 'empty_38' <Predicate = (!icmp_ln65)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i4, i4, i4, i4 } %empty_38, 0" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 47 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i4, i4, i4, i4 } %empty_38, 1" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 48 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i4, i4, i4, i4 } %empty_38, 2" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 49 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i4, i4, i4, i4 } %empty_38, 3" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 50 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 51 'write' <Predicate = (!icmp_ln65)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 52 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str94) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:69]   --->   Operation 53 'specloopname' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4 0, i4 0, i4 0, i4 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70]   --->   Operation 54 'write' <Predicate = (icmp_ln65)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str91, i32 %tmp_6)" [firmware/nnet_utils/nnet_padding_stream.h:72]   --->   Operation 55 'specregionend' 'empty_39' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 56 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.18>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%j6_0 = phi i6 [ 0, %PadBottom_begin ], [ %j_5, %_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0 ]"   --->   Operation 57 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.42ns)   --->   "%icmp_ln77 = icmp eq i6 %j6_0, -30" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 58 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 34, i64 34, i64 34)"   --->   Operation 59 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.82ns)   --->   "%j_5 = add i6 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 60 'add' 'j_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %PadBottom_end, label %_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str96) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4 0, i4 0, i4 0, i4 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:78]   --->   Operation 63 'write' <Predicate = (!icmp_ln77)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 64 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str95, i32 %tmp_5)" [firmware/nnet_utils/nnet_padding_stream.h:80]   --->   Operation 65 'specregionend' 'empty_41' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:81]   --->   Operation 66 'ret' <Predicate = (icmp_ln77)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specloopname_ln51 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 001000]
br_ln53           (br               ) [ 011000]
j_0               (phi              ) [ 001000]
icmp_ln53         (icmp             ) [ 001000]
empty             (speclooptripcount) [ 000000]
j                 (add              ) [ 011000]
br_ln53           (br               ) [ 000000]
specloopname_ln53 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
br_ln53           (br               ) [ 011000]
empty_35          (specregionend    ) [ 000000]
br_ln59           (br               ) [ 001110]
i1_0              (phi              ) [ 000100]
icmp_ln59         (icmp             ) [ 000110]
empty_36          (speclooptripcount) [ 000000]
i                 (add              ) [ 001110]
br_ln59           (br               ) [ 000000]
specloopname_ln59 (specloopname     ) [ 000000]
tmp_6             (specregionbegin  ) [ 000010]
specloopname_ln61 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
br_ln65           (br               ) [ 000110]
specloopname_ln75 (specloopname     ) [ 000000]
tmp_5             (specregionbegin  ) [ 000001]
br_ln77           (br               ) [ 000111]
j3_0              (phi              ) [ 000010]
icmp_ln65         (icmp             ) [ 000110]
empty_37          (speclooptripcount) [ 000000]
j_6               (add              ) [ 000110]
br_ln65           (br               ) [ 000000]
specloopname_ln65 (specloopname     ) [ 000000]
empty_38          (read             ) [ 000000]
tmp_data_0_V      (extractvalue     ) [ 000000]
tmp_data_1_V      (extractvalue     ) [ 000000]
tmp_data_2_V      (extractvalue     ) [ 000000]
tmp_data_3_V      (extractvalue     ) [ 000000]
write_ln26        (write            ) [ 000000]
br_ln65           (br               ) [ 000110]
specloopname_ln69 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
empty_39          (specregionend    ) [ 000000]
br_ln59           (br               ) [ 001110]
j6_0              (phi              ) [ 000001]
icmp_ln77         (icmp             ) [ 000001]
empty_40          (speclooptripcount) [ 000000]
j_5               (add              ) [ 000101]
br_ln77           (br               ) [ 000000]
specloopname_ln77 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
br_ln77           (br               ) [ 000101]
empty_41          (specregionend    ) [ 000000]
ret_ln81          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="0" index="3" bw="4" slack="0"/>
<pin id="75" dir="0" index="4" bw="4" slack="0"/>
<pin id="76" dir="0" index="5" bw="4" slack="0"/>
<pin id="77" dir="0" index="6" bw="4" slack="0"/>
<pin id="78" dir="0" index="7" bw="4" slack="0"/>
<pin id="79" dir="0" index="8" bw="4" slack="0"/>
<pin id="80" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/2 write_ln15/3 write_ln26/4 write_ln15/4 write_ln15/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_38_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="4" slack="0"/>
<pin id="96" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_38/4 "/>
</bind>
</comp>

<comp id="102" class="1005" name="j_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="1"/>
<pin id="104" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_0_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i1_0_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="1"/>
<pin id="115" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i1_0_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="j3_0_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="1"/>
<pin id="126" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="j3_0_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="j6_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="1"/>
<pin id="137" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="j6_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln53_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln59_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln65_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="j_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_data_0_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_data_1_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_data_2_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_data_3_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln77_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="j_5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/5 "/>
</bind>
</comp>

<comp id="217" class="1005" name="j_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="233" class="1005" name="j_6_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="241" class="1005" name="j_5_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="46" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="86"><net_src comp="48" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="87"><net_src comp="48" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="70" pin=8"/></net>

<net id="97"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="106" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="106" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="117" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="117" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="128" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="128" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="90" pin="5"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="70" pin=5"/></net>

<net id="190"><net_src comp="90" pin="5"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="70" pin=6"/></net>

<net id="195"><net_src comp="90" pin="5"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="70" pin=7"/></net>

<net id="200"><net_src comp="90" pin="5"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="70" pin=8"/></net>

<net id="206"><net_src comp="139" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="139" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="152" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="228"><net_src comp="164" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="236"><net_src comp="176" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="244"><net_src comp="208" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="139" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {2 3 4 5 }
	Port: res_V_data_1_V | {2 3 4 5 }
	Port: res_V_data_2_V | {2 3 4 5 }
	Port: res_V_data_3_V | {2 3 4 5 }
 - Input state : 
	Port: zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> : data_V_data_0_V | {4 }
	Port: zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> : data_V_data_1_V | {4 }
	Port: zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> : data_V_data_2_V | {4 }
	Port: zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config28> : data_V_data_3_V | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln53 : 1
		j : 1
		br_ln53 : 2
	State 3
		icmp_ln59 : 1
		i : 1
		br_ln59 : 2
	State 4
		icmp_ln65 : 1
		j_6 : 1
		br_ln65 : 2
		write_ln26 : 1
	State 5
		icmp_ln77 : 1
		j_5 : 1
		br_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       j_fu_152      |    0    |    15   |
|    add   |       i_fu_164      |    0    |    15   |
|          |      j_6_fu_176     |    0    |    15   |
|          |      j_5_fu_208     |    0    |    15   |
|----------|---------------------|---------|---------|
|          |   icmp_ln53_fu_146  |    0    |    11   |
|   icmp   |   icmp_ln59_fu_158  |    0    |    11   |
|          |   icmp_ln65_fu_170  |    0    |    11   |
|          |   icmp_ln77_fu_202  |    0    |    11   |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_70   |    0    |    0    |
|----------|---------------------|---------|---------|
|   read   | empty_38_read_fu_90 |    0    |    0    |
|----------|---------------------|---------|---------|
|          | tmp_data_0_V_fu_182 |    0    |    0    |
|extractvalue| tmp_data_1_V_fu_187 |    0    |    0    |
|          | tmp_data_2_V_fu_192 |    0    |    0    |
|          | tmp_data_3_V_fu_197 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   104   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i1_0_reg_113|    6   |
|  i_reg_225 |    6   |
|j3_0_reg_124|    6   |
|j6_0_reg_135|    6   |
| j_0_reg_102|    6   |
| j_5_reg_241|    6   |
| j_6_reg_233|    6   |
|  j_reg_217 |    6   |
+------------+--------+
|    Total   |   48   |
+------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_70 |  p5  |   2  |   4  |    8   ||    9    |
| grp_write_fu_70 |  p6  |   2  |   4  |    8   ||    9    |
| grp_write_fu_70 |  p7  |   2  |   4  |    8   ||    9    |
| grp_write_fu_70 |  p8  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   32   ||  7.076  ||    36   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   48   |   140  |
+-----------+--------+--------+--------+
