# Design-and-implementation-of-18-Transistor-Based-Full-Adder
The implementation of a full adder utilizing Complementary Pass Transistor Logic (CPL) successfully generates the required sum and carry signals, requiring 18 transistors in its structure.
