Release 14.2 Map P.28xd (lin64)
Xilinx Map Application Log File for Design 'xilinx_pci_exp_ep'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o xilinx_pci_exp_ep_map.ncd xilinx_pci_exp_ep.ngd
xilinx_pci_exp_ep.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Sat Aug 16 12:39:57 2014

Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_
   inst
   of frag REGCLKAU connected to power/ground net
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_
   inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_
   inst
   of frag REGCLKAL connected to power/ground net
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_
   inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_
   inst
   of frag REGCLKAU connected to power/ground net
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_
   inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_
   inst
   of frag REGCLKAL connected to power/ground net
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_
   inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_
   inst
   of frag REGCLKAU connected to power/ground net
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_
   inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_
   inst
   of frag REGCLKAL connected to power/ground net
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_
   inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_
   inst
   of frag REGCLKAU connected to power/ground net
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_
   inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_
   inst
   of frag REGCLKAL connected to power/ground net
   ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_
   inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank
   of frag RDRCLKU connected to power/ground net
   ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank_RD
   RCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank
   of frag RDRCLKL connected to power/ground net
   ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank_RD
   RCLKL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3383e51a) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 2 IOs, 1 are locked and
   1 are not locked. If you would like to print the names of these IOs, please
   set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:3383e51a) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:deefabc5) REAL time: 20 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:64ef3ca8) REAL time: 20 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:64ef3ca8) REAL time: 1 mins 10 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:64ef3ca8) REAL time: 1 mins 10 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:75a67fa6) REAL time: 1 mins 11 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:75a67fa6) REAL time: 1 mins 11 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:75a67fa6) REAL time: 1 mins 11 secs 

Phase 10.3  Local Placement Optimization

Phase 10.3  Local Placement Optimization (Checksum:9e9c6d06) REAL time: 1 mins 11 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:9e9c6d06) REAL time: 1 mins 11 secs 

Phase 12.8  Global Placement
.........................................
......................................................................
..............................................
................
Phase 12.8  Global Placement (Checksum:5fe0281c) REAL time: 1 mins 15 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:5fe0281c) REAL time: 1 mins 15 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:5fe0281c) REAL time: 1 mins 15 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:31e23b79) REAL time: 1 mins 27 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:31e23b79) REAL time: 1 mins 28 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:31e23b79) REAL time: 1 mins 28 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 26 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:1841 - One or more GTPs are being used in this design.
   Evaluate the SelectIO-To-GTP Crosstalk section of the Virtex-5 RocketIO GTP
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTP performance. 
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   12
Slice Logic Utilization:
  Number of Slice Registers:                 2,690 out of  69,120    3%
    Number used as Flip Flops:               2,689
    Number used as Latches:                      1
  Number of Slice LUTs:                      2,128 out of  69,120    3%
    Number used as logic:                    1,935 out of  69,120    2%
      Number using O6 output only:           1,716
      Number using O5 output only:              64
      Number using O5 and O6:                  155
    Number used as Memory:                     182 out of  17,920    1%
      Number used as Dual Port RAM:             42
        Number using O6 output only:             6
        Number using O5 and O6:                 36
      Number used as Shift Register:           140
        Number using O6 output only:           140
    Number used as exclusive route-thru:        11
  Number of route-thrus:                        76
    Number using O6 output only:                74
    Number using O5 output only:                 1
    Number using O5 and O6:                      1

Slice Logic Distribution:
  Number of occupied Slices:                 1,192 out of  17,280    6%
  Number of LUT Flip Flop pairs used:        3,269
    Number with an unused Flip Flop:           579 out of   3,269   17%
    Number with an unused LUT:               1,141 out of   3,269   34%
    Number of fully used LUT-FF pairs:       1,549 out of   3,269   47%
    Number of unique control sets:             109
    Number of slice register sites lost
      to control set restrictions:             160 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     640    1%
    Number of LOCed IOBs:                        1 out of       2   50%
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     2 out of       4   50%
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      10 out of     148    6%
    Number using BlockRAM only:                 10
    Total primitives used:
      Number of 36k BlockRAM used:              10
    Total Memory used (KB):                    360 out of   5,328    6%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of BUFDSs:                              1 out of       8   12%
  Number of GTP_DUALs:                           1 out of       8   12%
    Number of LOCed GTP_DUALs:                   1 out of       1  100%
  Number of PCIEs:                               1 out of       1  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.43

Peak Memory Usage:  1117 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 29 secs 

Mapping completed.
See MAP report file "xilinx_pci_exp_ep_map.mrp" for details.
