<def f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/ark/ark_udm.h' l='48' ll='54'/>
<size>24</size>
<doc f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/ark/ark_udm.h' l='47'>/* Meta data structure apssed from FPGA, must match layout in FPGA */</doc>
<mbr r='ark_rx_meta::timestamp' o='0' t='uint64_t'/>
<mbr r='ark_rx_meta::user_data' o='64' t='uint64_t'/>
<mbr r='ark_rx_meta::port' o='128' t='uint8_t'/>
<mbr r='ark_rx_meta::dst_queue' o='136' t='uint8_t'/>
<mbr r='ark_rx_meta::pkt_len' o='144' t='uint16_t'/>
