// Seed: 746313883
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input supply0 id_2,
    output wand id_3,
    input tri0 id_4
);
  logic id_6;
  ;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri id_5,
    output tri1 id_6,
    output wire id_7,
    input wire id_8,
    input tri0 id_9,
    output uwire id_10,
    output supply0 id_11,
    output tri1 id_12,
    input uwire id_13,
    output wor id_14,
    input wor id_15,
    output wire id_16,
    input tri id_17,
    input tri0 id_18
);
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_15,
      id_11,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
