$comment
	File created using the following command:
		vcd file fourXOneMux.msim.vcd -direction
$end
$date
	Sat Oct 30 00:04:56 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module fourXOneMux_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 4 # C [3:0] $end
$var reg 4 $ In [3:0] $end
$var reg 2 % s [1:0] $end
$var wire 1 & out [3] $end
$var wire 1 ' out [2] $end
$var wire 1 ( out [1] $end
$var wire 1 ) out [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 s[1]~input_o $end
$var wire 1 2 B[3]~input_o $end
$var wire 1 3 s[0]~input_o $end
$var wire 1 4 A[3]~input_o $end
$var wire 1 5 C[3]~input_o $end
$var wire 1 6 In[3]~input_o $end
$var wire 1 7 inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 8 In[2]~input_o $end
$var wire 1 9 B[2]~input_o $end
$var wire 1 : C[2]~input_o $end
$var wire 1 ; A[2]~input_o $end
$var wire 1 < inst2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 = B[1]~input_o $end
$var wire 1 > A[1]~input_o $end
$var wire 1 ? C[1]~input_o $end
$var wire 1 @ In[1]~input_o $end
$var wire 1 A inst2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 B In[0]~input_o $end
$var wire 1 C C[0]~input_o $end
$var wire 1 D A[0]~input_o $end
$var wire 1 E B[0]~input_o $end
$var wire 1 F inst2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b10 "
b100 #
b1000 $
b0 %
1)
0(
0'
0&
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
16
07
08
09
1:
0;
0<
1=
0>
0?
0@
0A
0B
0C
1D
0E
1F
$end
#200000
b1 %
13
0F
1A
1(
0)
#400000
b11 %
b10 %
03
11
0A
1<
1'
0(
#600000
b11 %
13
0<
17
1&
0'
#800000
b1 %
b0 %
03
01
1F
07
0&
1)
#1000000
