// Seed: 1862263601
module module_0 (
    output supply0 id_0
);
  assign module_2.type_16 = 0;
endmodule
module module_1 (
    output supply1 id_0
);
  module_0 modCall_1 (id_0);
  logic [7:0] id_3, id_4;
endmodule
module module_2 (
    input  tri   id_0,
    output tri0  id_1,
    output wor   id_2,
    input  tri0  id_3,
    output logic id_4
);
  always_latch id_4 <= #1 1;
  wire id_6;
  id_7 :
  assert property (@(posedge id_3) id_0)
  else;
  module_0 modCall_1 (id_7);
  wire id_8, id_9, id_10, id_11, id_12;
  wire id_13;
  wire id_14;
endmodule
