Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /usr/userfs/d/drm511/embs/embs-summer/bsp/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_toplevel_top_0_wrapper_xst.prj"
Verilog Include Directory          : {"/usr/userfs/d/drm511/embs/embs-summer/bsp/pcores/" "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/" "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc3s500efg320-4
Output File Name                   : "system_toplevel_top_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_toplevel_top_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {./}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_sdiv_9s_9ns_9_12.v" in library toplevel_top_v1_00_a
Module <toplevel_sdiv_9s_9ns_9_12_div_u> compiled
Module <toplevel_sdiv_9s_9ns_9_12_div> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_udiv_8ns_8ns_8_11.v" in library toplevel_top_v1_00_a
Module <toplevel_sdiv_9s_9ns_9_12> compiled
Module <toplevel_udiv_8ns_8ns_8_11_div> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/down.v" in library toplevel_top_v1_00_a
Module <toplevel_udiv_8ns_8ns_8_11> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/right_r.v" in library toplevel_top_v1_00_a
Module <down> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/solve.v" in library toplevel_top_v1_00_a
Module <right_r> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_colours_V.v" in library toplevel_top_v1_00_a
Module <solve> compiled
Module <toplevel_colours_V_ram> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_pp_rot_V.v" in library toplevel_top_v1_00_a
Module <toplevel_colours_V> compiled
Module <toplevel_pp_rot_V_ram> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_pp_tile_V.v" in library toplevel_top_v1_00_a
Module <toplevel_pp_rot_V> compiled
Module <toplevel_pp_tile_V_ram> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_tiles_V.v" in library toplevel_top_v1_00_a
Module <toplevel_pp_tile_V> compiled
Module <toplevel_tiles_V_ram> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel.v" in library toplevel_top_v1_00_a
Module <toplevel_tiles_V> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_ap_rst_if.v" in library toplevel_top_v1_00_a
Module <toplevel> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_input_V_V_if.v" in library toplevel_top_v1_00_a
Module <toplevel_ap_rst_if> compiled
Module <toplevel_input_V_V_if> compiled
Module <toplevel_input_V_V_fifo> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_output_V_V_if.v" in library toplevel_top_v1_00_a
Module <toplevel_input_V_V_reg_slice> compiled
Module <toplevel_output_V_V_if> compiled
Module <toplevel_output_V_V_fifo> compiled
Compiling verilog file "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_top.v" in library toplevel_top_v1_00_a
Module <toplevel_output_V_V_reg_slice> compiled
Module <toplevel_top> compiled
Compiling verilog file "../hdl/system_toplevel_top_0_wrapper.v" in library work
Module <system_toplevel_top_0_wrapper> compiled
No errors in compilation
Analysis of file <"system_toplevel_top_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system_toplevel_top_0_wrapper> in library <work>.

Analyzing hierarchy for module <toplevel_top> in library <toplevel_top_v1_00_a> with parameters.
	RESET_ACTIVE_LOW = "00000000000000000000000000000001"

Analyzing hierarchy for module <toplevel> in library <toplevel_top_v1_00_a> with parameters.
	ap_ST_st10_fsm_9 = "1001"
	ap_ST_st11_fsm_10 = "1010"
	ap_ST_st12_fsm_11 = "1011"
	ap_ST_st13_fsm_12 = "1100"
	ap_ST_st1_fsm_0 = "0000"
	ap_ST_st2_fsm_1 = "0001"
	ap_ST_st3_fsm_2 = "0010"
	ap_ST_st4_fsm_3 = "0011"
	ap_ST_st5_fsm_4 = "0100"
	ap_ST_st6_fsm_5 = "0101"
	ap_ST_st7_fsm_6 = "0110"
	ap_ST_st8_fsm_7 = "0111"
	ap_ST_st9_fsm_8 = "1000"
	ap_const_logic_0 = "0"
	ap_const_logic_1 = "1"
	ap_const_lv1_0 = "0"
	ap_const_lv2_0 = "00"
	ap_const_lv32_0 = "00000000000000000000000000000000"
	ap_const_lv32_1 = "00000000000000000000000000000001"
	ap_const_lv32_1F = "00000000000000000000000000011111"
	ap_const_lv32_2 = "00000000000000000000000000000010"
	ap_const_lv36_1 = "000000000000000000000000000000000001"
	ap_const_lv3_0 = "000"
	ap_const_lv3_1 = "001"
	ap_const_lv3_4 = "100"
	ap_const_lv6_0 = "000000"
	ap_const_lv6_1 = "000001"
	ap_const_lv6_24 = "100100"
	ap_const_lv8_0 = "00000000"
	ap_const_lv8_1 = "00000001"
	ap_true = "1"

Analyzing hierarchy for module <toplevel_input_V_V_if> in library <toplevel_top_v1_00_a>.

Analyzing hierarchy for module <toplevel_output_V_V_if> in library <toplevel_top_v1_00_a>.

Analyzing hierarchy for module <toplevel_ap_rst_if> in library <toplevel_top_v1_00_a> with parameters.
	RESET_ACTIVE_LOW = "00000000000000000000000000000001"

Analyzing hierarchy for module <toplevel_tiles_V> in library <toplevel_top_v1_00_a> with parameters.
	AddressRange = "00000000000000000000000010010000"
	AddressWidth = "00000000000000000000000000001000"
	DataWidth = "00000000000000000000000000000100"

Analyzing hierarchy for module <toplevel_colours_V> in library <toplevel_top_v1_00_a> with parameters.
	AddressRange = "00000000000000000000000000001010"
	AddressWidth = "00000000000000000000000000000100"
	DataWidth = "00000000000000000000000000100100"

Analyzing hierarchy for module <toplevel_pp_tile_V> in library <toplevel_top_v1_00_a> with parameters.
	AddressRange = "00000000000000000000000000100100"
	AddressWidth = "00000000000000000000000000000110"
	DataWidth = "00000000000000000000000000001000"

Analyzing hierarchy for module <toplevel_pp_rot_V> in library <toplevel_top_v1_00_a> with parameters.
	AddressRange = "00000000000000000000000000100100"
	AddressWidth = "00000000000000000000000000000110"
	DataWidth = "00000000000000000000000000000010"

Analyzing hierarchy for module <solve> in library <toplevel_top_v1_00_a> with parameters.
	ap_ST_st10_fsm_9 = "001001"
	ap_ST_st11_fsm_10 = "001010"
	ap_ST_st12_fsm_11 = "001011"
	ap_ST_st13_fsm_12 = "001100"
	ap_ST_st14_fsm_13 = "001101"
	ap_ST_st15_fsm_14 = "001110"
	ap_ST_st16_fsm_15 = "001111"
	ap_ST_st17_fsm_16 = "010000"
	ap_ST_st18_fsm_17 = "010001"
	ap_ST_st19_fsm_18 = "010010"
	ap_ST_st1_fsm_0 = "000000"
	ap_ST_st20_fsm_19 = "010011"
	ap_ST_st21_fsm_20 = "010100"
	ap_ST_st22_fsm_21 = "010101"
	ap_ST_st23_fsm_22 = "010110"
	ap_ST_st24_fsm_23 = "010111"
	ap_ST_st25_fsm_24 = "011000"
	ap_ST_st26_fsm_25 = "011001"
	ap_ST_st27_fsm_26 = "011010"
	ap_ST_st28_fsm_27 = "011011"
	ap_ST_st29_fsm_28 = "011100"
	ap_ST_st2_fsm_1 = "000001"
	ap_ST_st30_fsm_29 = "011101"
	ap_ST_st31_fsm_30 = "011110"
	ap_ST_st32_fsm_31 = "011111"
	ap_ST_st33_fsm_32 = "100000"
	ap_ST_st34_fsm_33 = "100001"
	ap_ST_st35_fsm_34 = "100010"
	ap_ST_st3_fsm_2 = "000010"
	ap_ST_st4_fsm_3 = "000011"
	ap_ST_st5_fsm_4 = "000100"
	ap_ST_st6_fsm_5 = "000101"
	ap_ST_st7_fsm_6 = "000110"
	ap_ST_st8_fsm_7 = "000111"
	ap_ST_st9_fsm_8 = "001000"
	ap_const_logic_0 = "0"
	ap_const_logic_1 = "1"
	ap_const_lv1_0 = "0"
	ap_const_lv2_1 = "01"
	ap_const_lv2_2 = "10"
	ap_const_lv2_3 = "11"
	ap_const_lv32_1 = "00000000000000000000000000000001"
	ap_const_lv32_23 = "00000000000000000000000000100011"
	ap_const_lv32_7 = "00000000000000000000000000000111"
	ap_const_lv36_1 = "000000000000000000000000000000000001"
	ap_const_lv5_1F = "11111"
	ap_const_lv8_0 = "00000000"
	ap_const_lv8_FF = "11111111"
	ap_true = "1"

Analyzing hierarchy for module <toplevel_input_V_V_reg_slice> in library <toplevel_top_v1_00_a> with parameters.
	N = "00000000000000000000000000100000"
	ONE = "11"
	TWO = "01"
	ZERO = "10"

Analyzing hierarchy for module <toplevel_input_V_V_fifo> in library <toplevel_top_v1_00_a> with parameters.
	DATA_BITS = "00000000000000000000000000100000"
	DEPTH = "00000000000000000000000000010000"
	DEPTH_BITS = "00000000000000000000000000000100"

Analyzing hierarchy for module <toplevel_output_V_V_reg_slice> in library <toplevel_top_v1_00_a> with parameters.
	N = "00000000000000000000000000100000"
	ONE = "11"
	TWO = "01"
	ZERO = "10"

Analyzing hierarchy for module <toplevel_output_V_V_fifo> in library <toplevel_top_v1_00_a> with parameters.
	DATA_BITS = "00000000000000000000000000100000"
	DEPTH = "00000000000000000000000000010000"
	DEPTH_BITS = "00000000000000000000000000000100"

Analyzing hierarchy for module <toplevel_tiles_V_ram> in library <toplevel_top_v1_00_a> with parameters.
	AWIDTH = "00000000000000000000000000001000"
	DWIDTH = "00000000000000000000000000000100"
	MEM_SIZE = "00000000000000000000000010010000"

Analyzing hierarchy for module <toplevel_colours_V_ram> in library <toplevel_top_v1_00_a> with parameters.
	AWIDTH = "00000000000000000000000000000100"
	DWIDTH = "00000000000000000000000000100100"
	MEM_SIZE = "00000000000000000000000000001010"

Analyzing hierarchy for module <toplevel_pp_tile_V_ram> in library <toplevel_top_v1_00_a> with parameters.
	AWIDTH = "00000000000000000000000000000110"
	DWIDTH = "00000000000000000000000000001000"
	MEM_SIZE = "00000000000000000000000000100100"

Analyzing hierarchy for module <toplevel_pp_rot_V_ram> in library <toplevel_top_v1_00_a> with parameters.
	AWIDTH = "00000000000000000000000000000110"
	DWIDTH = "00000000000000000000000000000010"
	MEM_SIZE = "00000000000000000000000000100100"

Analyzing hierarchy for module <right_r> in library <toplevel_top_v1_00_a> with parameters.
	ap_ST_st10_fsm_9 = "01001"
	ap_ST_st11_fsm_10 = "01010"
	ap_ST_st12_fsm_11 = "01011"
	ap_ST_st13_fsm_12 = "01100"
	ap_ST_st14_fsm_13 = "01101"
	ap_ST_st15_fsm_14 = "01110"
	ap_ST_st16_fsm_15 = "01111"
	ap_ST_st17_fsm_16 = "10000"
	ap_ST_st1_fsm_0 = "00000"
	ap_ST_st2_fsm_1 = "00001"
	ap_ST_st3_fsm_2 = "00010"
	ap_ST_st4_fsm_3 = "00011"
	ap_ST_st5_fsm_4 = "00100"
	ap_ST_st6_fsm_5 = "00101"
	ap_ST_st7_fsm_6 = "00110"
	ap_ST_st8_fsm_7 = "00111"
	ap_ST_st9_fsm_8 = "01000"
	ap_const_logic_0 = "0"
	ap_const_logic_1 = "1"
	ap_const_lv1_0 = "0"
	ap_const_lv1_1 = "1"
	ap_const_lv2_0 = "00"
	ap_const_lv2_1 = "01"
	ap_const_lv2_2 = "10"
	ap_const_lv2_3 = "11"
	ap_const_lv32_7 = "00000000000000000000000000000111"
	ap_const_lv36_0 = "000000000000000000000000000000000000"
	ap_const_lv36_1 = "000000000000000000000000000000000001"
	ap_const_lv36_FFFFFFFFF = "111111111111111111111111111111111111"
	ap_const_lv5_1F = "11111"
	ap_const_lv8_1 = "00000001"
	ap_const_lv8_FF = "11111111"
	ap_true = "1"

Analyzing hierarchy for module <down> in library <toplevel_top_v1_00_a> with parameters.
	ap_ST_st10_fsm_9 = "1001"
	ap_ST_st11_fsm_10 = "1010"
	ap_ST_st12_fsm_11 = "1011"
	ap_ST_st13_fsm_12 = "1100"
	ap_ST_st14_fsm_13 = "1101"
	ap_ST_st15_fsm_14 = "1110"
	ap_ST_st16_fsm_15 = "1111"
	ap_ST_st1_fsm_0 = "0000"
	ap_ST_st2_fsm_1 = "0001"
	ap_ST_st3_fsm_2 = "0010"
	ap_ST_st4_fsm_3 = "0011"
	ap_ST_st5_fsm_4 = "0100"
	ap_ST_st6_fsm_5 = "0101"
	ap_ST_st7_fsm_6 = "0110"
	ap_ST_st8_fsm_7 = "0111"
	ap_ST_st9_fsm_8 = "1000"
	ap_const_logic_0 = "0"
	ap_const_logic_1 = "1"
	ap_const_lv16_0 = "0000000000000000"
	ap_const_lv16_1 = "0000000000000001"
	ap_const_lv1_0 = "0"
	ap_const_lv2_0 = "00"
	ap_const_lv2_1 = "01"
	ap_const_lv2_2 = "10"
	ap_const_lv32_7 = "00000000000000000000000000000111"
	ap_const_lv36_0 = "000000000000000000000000000000000000"
	ap_const_lv36_1 = "000000000000000000000000000000000001"
	ap_const_lv36_FFFFFFFFF = "111111111111111111111111111111111111"
	ap_const_lv5_1F = "11111"
	ap_const_lv8_1 = "00000001"
	ap_const_lv8_FF = "11111111"
	ap_true = "1"

Analyzing hierarchy for module <toplevel_udiv_8ns_8ns_8_11> in library <toplevel_top_v1_00_a> with parameters.
	ID = "00000000000000000000000000010011"
	NUM_STAGE = "00000000000000000000000000001011"
	din0_WIDTH = "00000000000000000000000000001000"
	din1_WIDTH = "00000000000000000000000000001000"
	dout_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <toplevel_sdiv_9s_9ns_9_12> in library <toplevel_top_v1_00_a> with parameters.
	ID = "00000000000000000000000000010100"
	NUM_STAGE = "00000000000000000000000000001100"
	din0_WIDTH = "00000000000000000000000000001001"
	din1_WIDTH = "00000000000000000000000000001001"
	dout_WIDTH = "00000000000000000000000000001001"

Analyzing hierarchy for module <toplevel_sdiv_9s_9ns_9_12> in library <toplevel_top_v1_00_a> with parameters.
	ID = "00000000000000000000000000010101"
	NUM_STAGE = "00000000000000000000000000001100"
	din0_WIDTH = "00000000000000000000000000001001"
	din1_WIDTH = "00000000000000000000000000001001"
	dout_WIDTH = "00000000000000000000000000001001"

Analyzing hierarchy for module <toplevel_sdiv_9s_9ns_9_12> in library <toplevel_top_v1_00_a> with parameters.
	ID = "00000000000000000000000000001010"
	NUM_STAGE = "00000000000000000000000000001100"
	din0_WIDTH = "00000000000000000000000000001001"
	din1_WIDTH = "00000000000000000000000000001001"
	dout_WIDTH = "00000000000000000000000000001001"

Analyzing hierarchy for module <toplevel_udiv_8ns_8ns_8_11> in library <toplevel_top_v1_00_a> with parameters.
	ID = "00000000000000000000000000001011"
	NUM_STAGE = "00000000000000000000000000001011"
	din0_WIDTH = "00000000000000000000000000001000"
	din1_WIDTH = "00000000000000000000000000001000"
	dout_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <toplevel_sdiv_9s_9ns_9_12> in library <toplevel_top_v1_00_a> with parameters.
	ID = "00000000000000000000000000000001"
	NUM_STAGE = "00000000000000000000000000001100"
	din0_WIDTH = "00000000000000000000000000001001"
	din1_WIDTH = "00000000000000000000000000001001"
	dout_WIDTH = "00000000000000000000000000001001"

Analyzing hierarchy for module <toplevel_udiv_8ns_8ns_8_11> in library <toplevel_top_v1_00_a> with parameters.
	ID = "00000000000000000000000000000010"
	NUM_STAGE = "00000000000000000000000000001011"
	din0_WIDTH = "00000000000000000000000000001000"
	din1_WIDTH = "00000000000000000000000000001000"
	dout_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <toplevel_udiv_8ns_8ns_8_11_div> in library <toplevel_top_v1_00_a> with parameters.
	M = "00000000000000000000000000001000"
	N = "00000000000000000000000000001000"
	W = "00000000000000000000000000001000"

Analyzing hierarchy for module <toplevel_sdiv_9s_9ns_9_12_div> in library <toplevel_top_v1_00_a> with parameters.
	M = "00000000000000000000000000001001"
	N = "00000000000000000000000000001001"
	W = "00000000000000000000000000001001"

Analyzing hierarchy for module <toplevel_sdiv_9s_9ns_9_12_div_u> in library <toplevel_top_v1_00_a> with parameters.
	W = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system_toplevel_top_0_wrapper>.
Module <system_toplevel_top_0_wrapper> is correct for synthesis.
 
Analyzing module <toplevel_top> in library <toplevel_top_v1_00_a>.
	RESET_ACTIVE_LOW = 32'sb00000000000000000000000000000001
Module <toplevel_top> is correct for synthesis.
 
Analyzing module <toplevel> in library <toplevel_top_v1_00_a>.
	ap_ST_st10_fsm_9 = 4'b1001
	ap_ST_st11_fsm_10 = 4'b1010
	ap_ST_st12_fsm_11 = 4'b1011
	ap_ST_st13_fsm_12 = 4'b1100
	ap_ST_st1_fsm_0 = 4'b0000
	ap_ST_st2_fsm_1 = 4'b0001
	ap_ST_st3_fsm_2 = 4'b0010
	ap_ST_st4_fsm_3 = 4'b0011
	ap_ST_st5_fsm_4 = 4'b0100
	ap_ST_st6_fsm_5 = 4'b0101
	ap_ST_st7_fsm_6 = 4'b0110
	ap_ST_st8_fsm_7 = 4'b0111
	ap_ST_st9_fsm_8 = 4'b1000
	ap_const_logic_0 = 1'b0
	ap_const_logic_1 = 1'b1
	ap_const_lv1_0 = 1'b0
	ap_const_lv2_0 = 2'b00
	ap_const_lv32_0 = 32'b00000000000000000000000000000000
	ap_const_lv32_1 = 32'b00000000000000000000000000000001
	ap_const_lv32_1F = 32'b00000000000000000000000000011111
	ap_const_lv32_2 = 32'b00000000000000000000000000000010
	ap_const_lv36_1 = 36'b000000000000000000000000000000000001
	ap_const_lv3_0 = 3'b000
	ap_const_lv3_1 = 3'b001
	ap_const_lv3_4 = 3'b100
	ap_const_lv6_0 = 6'b000000
	ap_const_lv6_1 = 6'b000001
	ap_const_lv6_24 = 6'b100100
	ap_const_lv8_0 = 8'b00000000
	ap_const_lv8_1 = 8'b00000001
	ap_true = 1'b1
Module <toplevel> is correct for synthesis.
 
Analyzing module <toplevel_tiles_V> in library <toplevel_top_v1_00_a>.
	AddressRange = 32'sb00000000000000000000000010010000
	AddressWidth = 32'sb00000000000000000000000000001000
	DataWidth = 32'sb00000000000000000000000000000100
Module <toplevel_tiles_V> is correct for synthesis.
 
Analyzing module <toplevel_tiles_V_ram> in library <toplevel_top_v1_00_a>.
	AWIDTH = 32'sb00000000000000000000000000001000
	DWIDTH = 32'sb00000000000000000000000000000100
	MEM_SIZE = 32'sb00000000000000000000000010010000
INFO:Xst:2546 - "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_tiles_V.v" line 28: reading initialization file "./toplevel_tiles_V_ram.dat".
Module <toplevel_tiles_V_ram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <ram>.
Analyzing module <toplevel_colours_V> in library <toplevel_top_v1_00_a>.
	AddressRange = 32'sb00000000000000000000000000001010
	AddressWidth = 32'sb00000000000000000000000000000100
	DataWidth = 32'sb00000000000000000000000000100100
Module <toplevel_colours_V> is correct for synthesis.
 
Analyzing module <toplevel_colours_V_ram> in library <toplevel_top_v1_00_a>.
	AWIDTH = 32'sb00000000000000000000000000000100
	DWIDTH = 32'sb00000000000000000000000000100100
	MEM_SIZE = 32'sb00000000000000000000000000001010
INFO:Xst:2546 - "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_colours_V.v" line 28: reading initialization file "./toplevel_colours_V_ram.dat".
Module <toplevel_colours_V_ram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <ram>.
Analyzing module <toplevel_pp_tile_V> in library <toplevel_top_v1_00_a>.
	AddressRange = 32'sb00000000000000000000000000100100
	AddressWidth = 32'sb00000000000000000000000000000110
	DataWidth = 32'sb00000000000000000000000000001000
Module <toplevel_pp_tile_V> is correct for synthesis.
 
Analyzing module <toplevel_pp_tile_V_ram> in library <toplevel_top_v1_00_a>.
	AWIDTH = 32'sb00000000000000000000000000000110
	DWIDTH = 32'sb00000000000000000000000000001000
	MEM_SIZE = 32'sb00000000000000000000000000100100
INFO:Xst:2546 - "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_pp_tile_V.v" line 28: reading initialization file "./toplevel_pp_tile_V_ram.dat".
Module <toplevel_pp_tile_V_ram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <ram>.
Analyzing module <toplevel_pp_rot_V> in library <toplevel_top_v1_00_a>.
	AddressRange = 32'sb00000000000000000000000000100100
	AddressWidth = 32'sb00000000000000000000000000000110
	DataWidth = 32'sb00000000000000000000000000000010
Module <toplevel_pp_rot_V> is correct for synthesis.
 
Analyzing module <toplevel_pp_rot_V_ram> in library <toplevel_top_v1_00_a>.
	AWIDTH = 32'sb00000000000000000000000000000110
	DWIDTH = 32'sb00000000000000000000000000000010
	MEM_SIZE = 32'sb00000000000000000000000000100100
INFO:Xst:2546 - "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_pp_rot_V.v" line 28: reading initialization file "./toplevel_pp_rot_V_ram.dat".
Module <toplevel_pp_rot_V_ram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <ram>.
Analyzing module <solve> in library <toplevel_top_v1_00_a>.
	ap_ST_st10_fsm_9 = 6'b001001
	ap_ST_st11_fsm_10 = 6'b001010
	ap_ST_st12_fsm_11 = 6'b001011
	ap_ST_st13_fsm_12 = 6'b001100
	ap_ST_st14_fsm_13 = 6'b001101
	ap_ST_st15_fsm_14 = 6'b001110
	ap_ST_st16_fsm_15 = 6'b001111
	ap_ST_st17_fsm_16 = 6'b010000
	ap_ST_st18_fsm_17 = 6'b010001
	ap_ST_st19_fsm_18 = 6'b010010
	ap_ST_st1_fsm_0 = 6'b000000
	ap_ST_st20_fsm_19 = 6'b010011
	ap_ST_st21_fsm_20 = 6'b010100
	ap_ST_st22_fsm_21 = 6'b010101
	ap_ST_st23_fsm_22 = 6'b010110
	ap_ST_st24_fsm_23 = 6'b010111
	ap_ST_st25_fsm_24 = 6'b011000
	ap_ST_st26_fsm_25 = 6'b011001
	ap_ST_st27_fsm_26 = 6'b011010
	ap_ST_st28_fsm_27 = 6'b011011
	ap_ST_st29_fsm_28 = 6'b011100
	ap_ST_st2_fsm_1 = 6'b000001
	ap_ST_st30_fsm_29 = 6'b011101
	ap_ST_st31_fsm_30 = 6'b011110
	ap_ST_st32_fsm_31 = 6'b011111
	ap_ST_st33_fsm_32 = 6'b100000
	ap_ST_st34_fsm_33 = 6'b100001
	ap_ST_st35_fsm_34 = 6'b100010
	ap_ST_st3_fsm_2 = 6'b000010
	ap_ST_st4_fsm_3 = 6'b000011
	ap_ST_st5_fsm_4 = 6'b000100
	ap_ST_st6_fsm_5 = 6'b000101
	ap_ST_st7_fsm_6 = 6'b000110
	ap_ST_st8_fsm_7 = 6'b000111
	ap_ST_st9_fsm_8 = 6'b001000
	ap_const_logic_0 = 1'b0
	ap_const_logic_1 = 1'b1
	ap_const_lv1_0 = 1'b0
	ap_const_lv2_1 = 2'b01
	ap_const_lv2_2 = 2'b10
	ap_const_lv2_3 = 2'b11
	ap_const_lv32_1 = 32'b00000000000000000000000000000001
	ap_const_lv32_23 = 32'b00000000000000000000000000100011
	ap_const_lv32_7 = 32'b00000000000000000000000000000111
	ap_const_lv36_1 = 36'b000000000000000000000000000000000001
	ap_const_lv5_1F = 5'b11111
	ap_const_lv8_0 = 8'b00000000
	ap_const_lv8_FF = 8'b11111111
	ap_true = 1'b1
Module <solve> is correct for synthesis.
 
Analyzing module <right_r> in library <toplevel_top_v1_00_a>.
	ap_ST_st10_fsm_9 = 5'b01001
	ap_ST_st11_fsm_10 = 5'b01010
	ap_ST_st12_fsm_11 = 5'b01011
	ap_ST_st13_fsm_12 = 5'b01100
	ap_ST_st14_fsm_13 = 5'b01101
	ap_ST_st15_fsm_14 = 5'b01110
	ap_ST_st16_fsm_15 = 5'b01111
	ap_ST_st17_fsm_16 = 5'b10000
	ap_ST_st1_fsm_0 = 5'b00000
	ap_ST_st2_fsm_1 = 5'b00001
	ap_ST_st3_fsm_2 = 5'b00010
	ap_ST_st4_fsm_3 = 5'b00011
	ap_ST_st5_fsm_4 = 5'b00100
	ap_ST_st6_fsm_5 = 5'b00101
	ap_ST_st7_fsm_6 = 5'b00110
	ap_ST_st8_fsm_7 = 5'b00111
	ap_ST_st9_fsm_8 = 5'b01000
	ap_const_logic_0 = 1'b0
	ap_const_logic_1 = 1'b1
	ap_const_lv1_0 = 1'b0
	ap_const_lv1_1 = 1'b1
	ap_const_lv2_0 = 2'b00
	ap_const_lv2_1 = 2'b01
	ap_const_lv2_2 = 2'b10
	ap_const_lv2_3 = 2'b11
	ap_const_lv32_7 = 32'b00000000000000000000000000000111
	ap_const_lv36_0 = 36'b000000000000000000000000000000000000
	ap_const_lv36_1 = 36'b000000000000000000000000000000000001
	ap_const_lv36_FFFFFFFFF = 36'b111111111111111111111111111111111111
	ap_const_lv5_1F = 5'b11111
	ap_const_lv8_1 = 8'b00000001
	ap_const_lv8_FF = 8'b11111111
	ap_true = 1'b1
Module <right_r> is correct for synthesis.
 
Analyzing module <toplevel_sdiv_9s_9ns_9_12.3> in library <toplevel_top_v1_00_a>.
	ID = 32'sb00000000000000000000000000001010
	NUM_STAGE = 32'sb00000000000000000000000000001100
	din0_WIDTH = 32'sb00000000000000000000000000001001
	din1_WIDTH = 32'sb00000000000000000000000000001001
	dout_WIDTH = 32'sb00000000000000000000000000001001
Module <toplevel_sdiv_9s_9ns_9_12.3> is correct for synthesis.
 
Analyzing module <toplevel_sdiv_9s_9ns_9_12_div> in library <toplevel_top_v1_00_a>.
	M = 32'sb00000000000000000000000000001001
	N = 32'sb00000000000000000000000000001001
	W = 32'sb00000000000000000000000000001001
Module <toplevel_sdiv_9s_9ns_9_12_div> is correct for synthesis.
 
Analyzing module <toplevel_sdiv_9s_9ns_9_12_div_u> in library <toplevel_top_v1_00_a>.
	W = 32'sb00000000000000000000000000001000
Module <toplevel_sdiv_9s_9ns_9_12_div_u> is correct for synthesis.
 
Analyzing module <toplevel_udiv_8ns_8ns_8_11.2> in library <toplevel_top_v1_00_a>.
	ID = 32'sb00000000000000000000000000001011
	NUM_STAGE = 32'sb00000000000000000000000000001011
	din0_WIDTH = 32'sb00000000000000000000000000001000
	din1_WIDTH = 32'sb00000000000000000000000000001000
	dout_WIDTH = 32'sb00000000000000000000000000001000
Module <toplevel_udiv_8ns_8ns_8_11.2> is correct for synthesis.
 
Analyzing module <toplevel_udiv_8ns_8ns_8_11_div> in library <toplevel_top_v1_00_a>.
	M = 32'sb00000000000000000000000000001000
	N = 32'sb00000000000000000000000000001000
	W = 32'sb00000000000000000000000000001000
Module <toplevel_udiv_8ns_8ns_8_11_div> is correct for synthesis.
 
Analyzing module <down> in library <toplevel_top_v1_00_a>.
	ap_ST_st10_fsm_9 = 4'b1001
	ap_ST_st11_fsm_10 = 4'b1010
	ap_ST_st12_fsm_11 = 4'b1011
	ap_ST_st13_fsm_12 = 4'b1100
	ap_ST_st14_fsm_13 = 4'b1101
	ap_ST_st15_fsm_14 = 4'b1110
	ap_ST_st16_fsm_15 = 4'b1111
	ap_ST_st1_fsm_0 = 4'b0000
	ap_ST_st2_fsm_1 = 4'b0001
	ap_ST_st3_fsm_2 = 4'b0010
	ap_ST_st4_fsm_3 = 4'b0011
	ap_ST_st5_fsm_4 = 4'b0100
	ap_ST_st6_fsm_5 = 4'b0101
	ap_ST_st7_fsm_6 = 4'b0110
	ap_ST_st8_fsm_7 = 4'b0111
	ap_ST_st9_fsm_8 = 4'b1000
	ap_const_logic_0 = 1'b0
	ap_const_logic_1 = 1'b1
	ap_const_lv16_0 = 16'b0000000000000000
	ap_const_lv16_1 = 16'b0000000000000001
	ap_const_lv1_0 = 1'b0
	ap_const_lv2_0 = 2'b00
	ap_const_lv2_1 = 2'b01
	ap_const_lv2_2 = 2'b10
	ap_const_lv32_7 = 32'b00000000000000000000000000000111
	ap_const_lv36_0 = 36'b000000000000000000000000000000000000
	ap_const_lv36_1 = 36'b000000000000000000000000000000000001
	ap_const_lv36_FFFFFFFFF = 36'b111111111111111111111111111111111111
	ap_const_lv5_1F = 5'b11111
	ap_const_lv8_1 = 8'b00000001
	ap_const_lv8_FF = 8'b11111111
	ap_true = 1'b1
Module <down> is correct for synthesis.
 
Analyzing module <toplevel_sdiv_9s_9ns_9_12.4> in library <toplevel_top_v1_00_a>.
	ID = 32'sb00000000000000000000000000000001
	NUM_STAGE = 32'sb00000000000000000000000000001100
	din0_WIDTH = 32'sb00000000000000000000000000001001
	din1_WIDTH = 32'sb00000000000000000000000000001001
	dout_WIDTH = 32'sb00000000000000000000000000001001
Module <toplevel_sdiv_9s_9ns_9_12.4> is correct for synthesis.
 
Analyzing module <toplevel_udiv_8ns_8ns_8_11.3> in library <toplevel_top_v1_00_a>.
	ID = 32'sb00000000000000000000000000000010
	NUM_STAGE = 32'sb00000000000000000000000000001011
	din0_WIDTH = 32'sb00000000000000000000000000001000
	din1_WIDTH = 32'sb00000000000000000000000000001000
	dout_WIDTH = 32'sb00000000000000000000000000001000
Module <toplevel_udiv_8ns_8ns_8_11.3> is correct for synthesis.
 
Analyzing module <toplevel_udiv_8ns_8ns_8_11.1> in library <toplevel_top_v1_00_a>.
	ID = 32'sb00000000000000000000000000010011
	NUM_STAGE = 32'sb00000000000000000000000000001011
	din0_WIDTH = 32'sb00000000000000000000000000001000
	din1_WIDTH = 32'sb00000000000000000000000000001000
	dout_WIDTH = 32'sb00000000000000000000000000001000
Module <toplevel_udiv_8ns_8ns_8_11.1> is correct for synthesis.
 
Analyzing module <toplevel_sdiv_9s_9ns_9_12.1> in library <toplevel_top_v1_00_a>.
	ID = 32'sb00000000000000000000000000010100
	NUM_STAGE = 32'sb00000000000000000000000000001100
	din0_WIDTH = 32'sb00000000000000000000000000001001
	din1_WIDTH = 32'sb00000000000000000000000000001001
	dout_WIDTH = 32'sb00000000000000000000000000001001
Module <toplevel_sdiv_9s_9ns_9_12.1> is correct for synthesis.
 
Analyzing module <toplevel_sdiv_9s_9ns_9_12.2> in library <toplevel_top_v1_00_a>.
	ID = 32'sb00000000000000000000000000010101
	NUM_STAGE = 32'sb00000000000000000000000000001100
	din0_WIDTH = 32'sb00000000000000000000000000001001
	din1_WIDTH = 32'sb00000000000000000000000000001001
	dout_WIDTH = 32'sb00000000000000000000000000001001
Module <toplevel_sdiv_9s_9ns_9_12.2> is correct for synthesis.
 
Analyzing module <toplevel_input_V_V_if> in library <toplevel_top_v1_00_a>.
Module <toplevel_input_V_V_if> is correct for synthesis.
 
Analyzing module <toplevel_input_V_V_reg_slice> in library <toplevel_top_v1_00_a>.
	N = 32'sb00000000000000000000000000100000
	ONE = 2'b11
	TWO = 2'b01
	ZERO = 2'b10
Module <toplevel_input_V_V_reg_slice> is correct for synthesis.
 
Analyzing module <toplevel_input_V_V_fifo> in library <toplevel_top_v1_00_a>.
	DATA_BITS = 32'sb00000000000000000000000000100000
	DEPTH = 32'sb00000000000000000000000000010000
	DEPTH_BITS = 32'sb00000000000000000000000000000100
Module <toplevel_input_V_V_fifo> is correct for synthesis.
 
Analyzing module <toplevel_output_V_V_if> in library <toplevel_top_v1_00_a>.
Module <toplevel_output_V_V_if> is correct for synthesis.
 
Analyzing module <toplevel_output_V_V_reg_slice> in library <toplevel_top_v1_00_a>.
	N = 32'sb00000000000000000000000000100000
	ONE = 2'b11
	TWO = 2'b01
	ZERO = 2'b10
Module <toplevel_output_V_V_reg_slice> is correct for synthesis.
 
Analyzing module <toplevel_output_V_V_fifo> in library <toplevel_top_v1_00_a>.
	DATA_BITS = 32'sb00000000000000000000000000100000
	DEPTH = 32'sb00000000000000000000000000010000
	DEPTH_BITS = 32'sb00000000000000000000000000000100
Module <toplevel_output_V_V_fifo> is correct for synthesis.
 
Analyzing module <toplevel_ap_rst_if> in library <toplevel_top_v1_00_a>.
	RESET_ACTIVE_LOW = 32'sb00000000000000000000000000000001
Module <toplevel_ap_rst_if> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <toplevel_ap_rst_if>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_ap_rst_if.v".
Unit <toplevel_ap_rst_if> synthesized.


Synthesizing Unit <toplevel_tiles_V_ram>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_tiles_V.v".
    Found 144x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 4-bit register for signal <q0>.
    Found 4-bit register for signal <q1>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <toplevel_tiles_V_ram> synthesized.


Synthesizing Unit <toplevel_colours_V_ram>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_colours_V.v".
    Found 10x36-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 36-bit register for signal <q0>.
    Found 36-bit register for signal <q1>.
    Summary:
	inferred   1 RAM(s).
	inferred  72 D-type flip-flop(s).
Unit <toplevel_colours_V_ram> synthesized.


Synthesizing Unit <toplevel_pp_tile_V_ram>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_pp_tile_V.v".
    Found 36x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <q0>.
    Found 8-bit register for signal <q1>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <toplevel_pp_tile_V_ram> synthesized.


Synthesizing Unit <toplevel_pp_rot_V_ram>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_pp_rot_V.v".
    Found 36x2-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 2-bit register for signal <q0>.
    Found 2-bit register for signal <q1>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
Unit <toplevel_pp_rot_V_ram> synthesized.


Synthesizing Unit <toplevel_sdiv_9s_9ns_9_12_div_u>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_sdiv_9s_9ns_9_12.v".
WARNING:Xst:646 - Signal <remd_tmp_mux<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quot_tmp_mux<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit subtractor for signal <cal_tmp>.
    Found 1-bit register for signal <ce0>.
    Found 8-bit up counter for signal <cnt>.
    Found 8-bit register for signal <dividend0>.
    Found 8-bit register for signal <dividend_tmp>.
    Found 8-bit register for signal <divisor0>.
    Found 8-bit register for signal <divisor_tmp>.
    Found 1-bit register for signal <do_start>.
    Found 8-bit register for signal <quot_o>.
    Found 8-bit register for signal <quot_tmp>.
    Found 8-bit register for signal <remd_o>.
    Found 8-bit register for signal <remd_tmp>.
    Found 2-bit register for signal <sign0>.
    Summary:
	inferred   1 Counter(s).
	inferred  68 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <toplevel_sdiv_9s_9ns_9_12_div_u> synthesized.


Synthesizing Unit <toplevel_udiv_8ns_8ns_8_11_div>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_udiv_8ns_8ns_8_11.v".
WARNING:Xst:646 - Signal <remd_tmp_mux<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quot_tmp_mux<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit subtractor for signal <cal_tmp>.
    Found 1-bit register for signal <ce0>.
    Found 8-bit up counter for signal <cnt>.
    Found 8-bit register for signal <dividend0>.
    Found 8-bit register for signal <dividend_tmp>.
    Found 8-bit register for signal <divisor0>.
    Found 8-bit register for signal <divisor_tmp>.
    Found 1-bit register for signal <do_start>.
    Found 8-bit register for signal <quot_o>.
    Found 8-bit register for signal <quot_tmp>.
    Found 8-bit register for signal <remd_o>.
    Found 8-bit register for signal <remd_tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <toplevel_udiv_8ns_8ns_8_11_div> synthesized.


Synthesizing Unit <toplevel_input_V_V_reg_slice>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_input_V_V_if.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <data_p1>.
    Found 32-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  65 D-type flip-flop(s).
Unit <toplevel_input_V_V_reg_slice> synthesized.


Synthesizing Unit <toplevel_input_V_V_fifo>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_input_V_V_if.v".
    Found 32-bit 16-to-1 multiplexer for signal <dout>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Found 4-bit updown counter for signal <index>.
    Found 512-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 514 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <toplevel_input_V_V_fifo> synthesized.


Synthesizing Unit <toplevel_output_V_V_reg_slice>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_output_V_V_if.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <data_p1>.
    Found 32-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  65 D-type flip-flop(s).
Unit <toplevel_output_V_V_reg_slice> synthesized.


Synthesizing Unit <toplevel_output_V_V_fifo>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_output_V_V_if.v".
    Found 32-bit 16-to-1 multiplexer for signal <dout>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Found 4-bit updown counter for signal <index>.
    Found 512-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 514 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <toplevel_output_V_V_fifo> synthesized.


Synthesizing Unit <toplevel_input_V_V_if>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_input_V_V_if.v".
Unit <toplevel_input_V_V_if> synthesized.


Synthesizing Unit <toplevel_output_V_V_if>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_output_V_V_if.v".
Unit <toplevel_output_V_V_if> synthesized.


Synthesizing Unit <toplevel_tiles_V>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_tiles_V.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <toplevel_tiles_V> synthesized.


Synthesizing Unit <toplevel_colours_V>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_colours_V.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <toplevel_colours_V> synthesized.


Synthesizing Unit <toplevel_pp_tile_V>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_pp_tile_V.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <toplevel_pp_tile_V> synthesized.


Synthesizing Unit <toplevel_pp_rot_V>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_pp_rot_V.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <toplevel_pp_rot_V> synthesized.


Synthesizing Unit <toplevel_udiv_8ns_8ns_8_11_1>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_udiv_8ns_8ns_8_11.v".
WARNING:Xst:646 - Signal <sig_remd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel_udiv_8ns_8ns_8_11_1> synthesized.


Synthesizing Unit <toplevel_udiv_8ns_8ns_8_11_2>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_udiv_8ns_8ns_8_11.v".
WARNING:Xst:646 - Signal <sig_remd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel_udiv_8ns_8ns_8_11_2> synthesized.


Synthesizing Unit <toplevel_sdiv_9s_9ns_9_12_div>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_sdiv_9s_9ns_9_12.v".
    Found 1-bit register for signal <ce0>.
    Found 9-bit register for signal <dividend0>.
    Found 8-bit adder for signal <dividend_t$addsub0000> created at line 163.
    Found 9-bit register for signal <divisor0>.
    Found 8-bit adder for signal <divisor_t$addsub0000> created at line 165.
    Found 9-bit adder for signal <quot$addsub0000> created at line 169.
    Found 9-bit adder for signal <remd$addsub0000> created at line 171.
    Found 1-bit xor2 for signal <sign_i$xor0000> created at line 162.
    Found 1-bit register for signal <start0>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <toplevel_sdiv_9s_9ns_9_12_div> synthesized.


Synthesizing Unit <toplevel_udiv_8ns_8ns_8_11_3>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_udiv_8ns_8ns_8_11.v".
WARNING:Xst:646 - Signal <sig_remd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel_udiv_8ns_8ns_8_11_3> synthesized.


Synthesizing Unit <toplevel_sdiv_9s_9ns_9_12_1>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_sdiv_9s_9ns_9_12.v".
WARNING:Xst:646 - Signal <sig_remd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel_sdiv_9s_9ns_9_12_1> synthesized.


Synthesizing Unit <toplevel_sdiv_9s_9ns_9_12_2>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_sdiv_9s_9ns_9_12.v".
WARNING:Xst:646 - Signal <sig_remd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel_sdiv_9s_9ns_9_12_2> synthesized.


Synthesizing Unit <toplevel_sdiv_9s_9ns_9_12_3>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_sdiv_9s_9ns_9_12.v".
WARNING:Xst:646 - Signal <sig_remd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel_sdiv_9s_9ns_9_12_3> synthesized.


Synthesizing Unit <toplevel_sdiv_9s_9ns_9_12_4>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_sdiv_9s_9ns_9_12.v".
WARNING:Xst:646 - Signal <sig_remd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel_sdiv_9s_9ns_9_12_4> synthesized.


Synthesizing Unit <right_r>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/right_r.v".
WARNING:Xst:646 - Signal <tmp_reg_468<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_i_i_fu_289_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_i23_i_fu_231_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_fu_181_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_4_fu_342_p1<63:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_3_fu_337_p1<63:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_26_fu_251_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_24_fu_303_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lhs_V_fu_387_p1<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <grp_fu_209_p2<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 22                                             |
    | Inputs             | 5                                              |
    | Outputs            | 12                                             |
    | Clock              | ap_clk                    (rising_edge)        |
    | Reset              | ap_rst                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/right_r.v" line 656: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 36-bit 4-to-1 multiplexer for signal <avail_V_o>.
    Found 1-bit register for signal <ap_return_preg<0>>.
    Found 2-bit adder for signal <grp_fu_170_p2>.
    Found 8-bit adder for signal <left_V_fu_192_p2>.
    Found 8-bit register for signal <left_V_reg_487>.
    Found 8-bit up counter for signal <p_078_0_in_reg_145>.
    Found 1-bit register for signal <p_s_reg_154<0>>.
    Found 36-bit register for signal <possible_V_4_reg_576>.
    Found 36-bit register for signal <possible_V_reg_571>.
    Found 6-bit register for signal <pp_rot_V_addr_reg_473>.
    Found 6-bit register for signal <pp_tile_V_addr_reg_482>.
    Found 36-bit shifter logical left for signal <r_V_15_fu_422_p2$shift0000>.
    Found 9x9-bit multiplier for signal <r_V_7_fu_390_p2$mult0001> created at line 656.
    Found 16-bit register for signal <r_V_7_reg_581>.
    Found 36-bit shifter logical left for signal <r_V_fu_351_p2$shift0000>.
    Found 8-bit adder for signal <t_V_fu_402_p2>.
    Found 4-bit register for signal <tiles_V_load_6_reg_530>.
    Found 36-bit register for signal <tmp1_reg_586>.
    Found 1-bit register for signal <tmp_35_reg_535<0>>.
    Found 1-bit register for signal <tmp_36_reg_509<0>>.
    Found 9-bit comparator equal for signal <tmp_61_i_fu_268_p2_0$cmp_eq0000> created at line 675.
    Found 16-bit comparator less for signal <tmp_6_fu_413_p2_0$cmp_lt0000> created at line 678.
    Found 36-bit comparator equal for signal <tmp_8_fu_438_p2_0$cmp_eq0000> created at line 680.
    Found 6-bit register for signal <tmp_reg_468<5:0>>.
    Found 1-bit register for signal <tmp_s_reg_478<0>>.
    Found 8-bit subtractor for signal <up_V_fu_215_p2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 159 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   3 Comparator(s).
	inferred  36 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <right_r> synthesized.


Synthesizing Unit <down>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/down.v".
WARNING:Xst:646 - Signal <tmp_i_i_fu_244_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_i23_i_fu_258_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_7_fu_412_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_5_fu_337_p1<63:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_3_fu_332_p1<63:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_22_fu_297_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_20_fu_278_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lhs_V_fu_360_p1<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <grp_fu_185_p2<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | ap_clk                    (rising_edge)        |
    | Reset              | ap_rst                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/down.v" line 585: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8-bit adder for signal <cp_V_assign_fu_191_p2>.
    Found 8-bit register for signal <cp_V_assign_reg_462>.
    Found 16-bit up counter for signal <op2_assign_reg_157>.
    Found 36-bit register for signal <possible_V_2_reg_526>.
    Found 36-bit register for signal <possible_V_reg_521>.
    Found 36-bit shifter logical left for signal <r_V_12_fu_390_p2$shift0000>.
    Found 9x9-bit multiplier for signal <r_V_fu_363_p2$mult0001> created at line 585.
    Found 16-bit register for signal <r_V_reg_531>.
    Found 2-bit adder for signal <r_V_s_fu_264_p2>.
    Found 8-bit register for signal <t_V_reg_439>.
    Found 1-bit register for signal <tmp_31_reg_469<0>>.
    Found 1-bit register for signal <tmp_32_reg_485<0>>.
    Found 9-bit comparator equal for signal <tmp_61_i_fu_223_p2_0$cmp_eq0000> created at line 603.
    Found 36-bit comparator equal for signal <tmp_6_fu_406_p2_0$cmp_eq0000> created at line 606.
    Found 16-bit comparator less for signal <tmp_8_fu_375_p2_0$cmp_lt0000> created at line 608.
    Found 36-bit register for signal <tmp_reg_536>.
    Found 8-bit subtractor for signal <up_V_fu_207_p2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 142 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   3 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <down> synthesized.


Synthesizing Unit <solve>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/solve.v".
WARNING:Xst:646 - Signal <tmp_i_i_i_fu_545_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_i_i_i1_fu_775_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_i_i_fu_617_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_i2_i_fu_445_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_i2_i1_fu_675_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_i23_i_i_fu_426_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_i23_i_i1_fu_656_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_9_fu_559_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_5_fu_459_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_3_fu_440_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_18_fu_702_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_16_fu_689_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_14_fu_670_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_12_fu_789_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_10_fu_472_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lhs_V_fu_368_p1<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lhs_V_3_fu_388_p1<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <grp_right_r_fu_235_ap_idle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <grp_fu_611_p2<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <grp_fu_420_p2<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <grp_down_fu_253_ap_idle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 35                                             |
    | Transitions        | 43                                             |
    | Inputs             | 8                                              |
    | Outputs            | 28                                             |
    | Clock              | ap_clk                    (rising_edge)        |
    | Reset              | ap_rst                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/solve.v" line 1162: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/solve.v" line 1156: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 36-bit 1-of-5 priority encoder for signal <avail_V_o>.
    Found 1-bit register for signal <grp_down_fu_253_ap_start_ap_start_reg>.
    Found 8-bit adder for signal <grp_fu_283_p2>.
    Found 2-bit adder for signal <grp_fu_295_p2>.
    Found 2-bit adder for signal <grp_fu_301_p2>.
    Found 8-bit subtractor for signal <grp_fu_324_p2>.
    Found 1-bit register for signal <grp_right_r_fu_235_ap_start_ap_start_reg>.
    Found 6-bit register for signal <pp_tile_V_addr_reg_932>.
    Found 9x9-bit multiplier for signal <r_V_5_fu_392_p2$mult0001> created at line 1156.
    Found 36-bit shifter logical left for signal <r_V_7_fu_626_p2$shift0000>.
    Found 9x9-bit multiplier for signal <r_V_fu_372_p2$mult0001> created at line 1162.
    Found 8-bit register for signal <reg_307>.
    Found 8-bit register for signal <reg_311>.
    Found 8-bit register for signal <reg_315>.
    Found 4-bit register for signal <reg_319>.
    Found 9-bit comparator equal for signal <sel_tmp3_i1_not_fu_730_p2_0$cmp_eq0000> created at line 1163.
    Found 9-bit comparator equal for signal <sel_tmp3_i_not_fu_500_p2_0$cmp_eq0000> created at line 1164.
    Found 17-bit comparator equal for signal <tmp_15_i_fu_406_p2_0$cmp_eq0000> created at line 1173.
    Found 1-bit register for signal <tmp_1_reg_978<0>>.
    Found 9-bit comparator equal for signal <tmp_24_i1_fu_817_p2_0$cmp_eq0000> created at line 1182.
    Found 9-bit comparator equal for signal <tmp_24_i_fu_587_p2_0$cmp_eq0000> created at line 1183.
    Found 1-bit register for signal <tmp_25_reg_895<0>>.
    Found 1-bit register for signal <tmp_26_reg_849<0>>.
    Found 1-bit register for signal <tmp_28_reg_983<0>>.
    Found 1-bit register for signal <tmp_29_reg_937<0>>.
    Found 16-bit comparator less for signal <tmp_2_fu_382_p2_0$cmp_lt0000> created at line 1190.
    Found 8-bit adder for signal <tmp_59_i_i_fu_644_p2>.
    Found 9-bit comparator equal for signal <tmp_61_i_i1_fu_753_p2_0$cmp_eq0000> created at line 1199.
    Found 9-bit comparator equal for signal <tmp_61_i_i_fu_523_p2_0$cmp_eq0000> created at line 1201.
    Found 1-bit register for signal <tmp_reg_890<0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  42 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   8 Comparator(s).
	inferred  36 Priority encoder(s).
	inferred   1 Combinational logic shifter(s).
Unit <solve> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel.v".
WARNING:Xst:647 - Input <input_V_V_dout<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_i1_fu_523_p1<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_9_i1_fu_486_p1<63:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_6_fu_558_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_4_fu_481_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_1_fu_380_p1<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lhs_V_fu_315_p1<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lhs_V_2_fu_497_p1<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lhs_V_1_fu_385_p1<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <grp_solve_fu_239_ap_idle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <pp_tile_V_addr_reg_631> equivalent to <pp_rot_V_addr_reg_636> has been removed
    Found finite state machine <FSM_5> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 24                                             |
    | Inputs             | 11                                             |
    | Outputs            | 13                                             |
    | Clock              | ap_clk                    (rising_edge)        |
    | Reset              | ap_rst                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel.v" line 854: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel.v" line 849: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel.v" line 845: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 36-bit register for signal <avail_V>.
    Found 4-bit register for signal <colours_V_addr_reg_618>.
    Found 8-bit register for signal <cp_V>.
    Found 3-bit adder for signal <e_fu_459_p2>.
    Found 3-bit register for signal <e_i_reg_205>.
    Found 3-bit register for signal <e_reg_608>.
    Found 3-bit adder for signal <e_V_1_fu_535_p2>.
    Found 3-bit register for signal <e_V_1_reg_644>.
    Found 1-bit register for signal <grp_solve_fu_239_ap_start_ap_start_reg>.
    Found 32-bit register for signal <op2_assign_1_reg_193>.
    Found 6-bit up counter for signal <op2_assign_reg_159>.
    Found 8-bit adder for signal <p_V_fu_517_p2>.
    Found 8-bit register for signal <p_V_reg_626>.
    Found 6-bit register for signal <pp_rot_V_addr_reg_636>.
    Found 9x9-bit multiplier for signal <r_V_1_fu_501_p2$mult0001> created at line 845.
    Found 36-bit shifter logical left for signal <r_V_2_fu_283_p2$shift0000>.
    Found 9x9-bit multiplier for signal <r_V_3_fu_389_p2$mult0001> created at line 849.
    Found 36-bit register for signal <r_V_4_reg_600>.
    Found 2-bit adder for signal <r_V_5_fu_545_p2>.
    Found 9x9-bit multiplier for signal <r_V_fu_319_p2$mult0001> created at line 854.
    Found 8-bit register for signal <side_V>.
    Found 32-bit adder for signal <t_1_fu_405_p2>.
    Found 32-bit register for signal <t_1_reg_595>.
    Found 8-bit adder for signal <t_V_1_fu_335_p2>.
    Found 8-bit register for signal <t_V_1_reg_579>.
    Found 3-bit up counter for signal <t_V_2_reg_182>.
    Found 8-bit register for signal <t_V_3_reg_216>.
    Found 3-bit register for signal <t_V_4_reg_227>.
    Found 8-bit register for signal <t_V_reg_170>.
    Found 32-bit adder for signal <tiles_V_addr4_fu_475_p2>.
    Found 11-bit adder for signal <tiles_V_addr6_fu_374_p2>.
    Found 2-bit register for signal <tmp_11_reg_649>.
    Found 32-bit comparator less for signal <tmp_1_i_fu_399_p2_0$cmp_lt0000> created at line 866.
    Found 16-bit comparator less for signal <tmp_2_fu_329_p2_0$cmp_lt0000> created at line 867.
    Found 36-bit shifter logical left for signal <tmp_4_i_fu_423_p2$shift0000>.
    Found 32-bit adder for signal <tmp_5_i6_fu_429_p2>.
    Found 16-bit comparator less for signal <tmp_7_fu_511_p2_0$cmp_lt0000> created at line 876.
    Found 32-bit shifter logical right for signal <tmp_7_i8_fu_435_p2$shift0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 209 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred   3 Comparator(s).
	inferred   3 Combinational logic shifter(s).
Unit <toplevel> synthesized.


Synthesizing Unit <toplevel_top>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/toplevel_top_v1_00_a/synhdl/verilog/toplevel_top.v".
Unit <toplevel_top> synthesized.


Synthesizing Unit <system_toplevel_top_0_wrapper>.
    Related source file is "../hdl/system_toplevel_top_0_wrapper.v".
Unit <system_toplevel_top_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 10x36-bit dual-port RAM                               : 1
 144x4-bit dual-port RAM                               : 1
 36x2-bit dual-port RAM                                : 1
 36x8-bit dual-port RAM                                : 1
# Multipliers                                          : 7
 9x9-bit multiplier                                    : 7
# Adders/Subtractors                                   : 44
 11-bit adder                                          : 1
 2-bit adder                                           : 5
 3-bit adder                                           : 2
 32-bit adder                                          : 3
 8-bit adder                                           : 15
 8-bit subtractor                                      : 3
 9-bit adder                                           : 8
 9-bit subtractor                                      : 7
# Counters                                             : 13
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit updown counter                                  : 2
 6-bit up counter                                      : 1
 8-bit up counter                                      : 8
# Registers                                            : 198
 1-bit register                                        : 50
 16-bit register                                       : 2
 2-bit register                                        : 7
 3-bit register                                        : 4
 32-bit register                                       : 38
 36-bit register                                       : 10
 4-bit register                                        : 5
 6-bit register                                        : 4
 8-bit register                                        : 70
 9-bit register                                        : 8
# Comparators                                          : 17
 16-bit comparator less                                : 5
 17-bit comparator equal                               : 1
 32-bit comparator less                                : 1
 36-bit comparator equal                               : 2
 9-bit comparator equal                                : 8
# Multiplexers                                         : 3
 32-bit 16-to-1 multiplexer                            : 2
 36-bit 4-to-1 multiplexer                             : 1
# Logic shifters                                       : 7
 32-bit shifter logical right                          : 1
 36-bit shifter logical left                           : 6
# Priority Encoders                                    : 1
 36-bit 1-of-5 priority encoder                        : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <toplevel_top_0/toplevel_U/ap_CS_fsm/FSM> on signal <ap_CS_fsm[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 0000  | 0000000000001
 0001  | 0000000000010
 0010  | 0000000000100
 0011  | 0000000010000
 0100  | 0000000001000
 0101  | 0000000100000
 0110  | 0000010000000
 0111  | 0000100000000
 1000  | 0000001000000
 1001  | 0001000000000
 1010  | 0010000000000
 1011  | 0100000000000
 1100  | 1000000000000
------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <toplevel_top_0/toplevel_U/grp_solve_fu_239/ap_CS_fsm/FSM> on signal <ap_CS_fsm[1:35]> with one-hot encoding.
-----------------------------------------------
 State  | Encoding
-----------------------------------------------
 000000 | 00000000000000000000000000000000001
 000001 | 00000000000000000000000000000000010
 000010 | 00000000000000000000000000000000100
 000011 | 00000000000000000000000000000001000
 000100 | 00000000000000000000000000000010000
 000101 | 00000000000000000000000000000100000
 000110 | 00000000000000000000000000001000000
 000111 | 00000000000000000000000000010000000
 001000 | 00000000000000000000000000100000000
 001001 | 00000000000000000000000001000000000
 001010 | 00000000000000000000000010000000000
 001011 | 00000000000000000000000100000000000
 001100 | 00000000000000000000001000000000000
 001101 | 00000000000000000000010000000000000
 001110 | 00000000000000000000100000000000000
 001111 | 00000000000000000001000000000000000
 010000 | 00000000000000000010000000000000000
 010001 | 00000000000000000100000000000000000
 010010 | 00000000000000001000000000000000000
 010011 | 00000000000000010000000000000000000
 010100 | 00000000000001000000000000000000000
 010101 | 00000000000010000000000000000000000
 010110 | 00000000000000100000000000000000000
 010111 | 00000000000100000000000000000000000
 011000 | 00000000001000000000000000000000000
 011001 | 00000000010000000000000000000000000
 011010 | 00000000100000000000000000000000000
 011011 | 00000001000000000000000000000000000
 011100 | 00000010000000000000000000000000000
 011101 | 00000100000000000000000000000000000
 011110 | 00001000000000000000000000000000000
 011111 | 00010000000000000000000000000000000
 100000 | 00100000000000000000000000000000000
 100001 | 01000000000000000000000000000000000
 100010 | 10000000000000000000000000000000000
-----------------------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/ap_CS_fsm/FSM> on signal <ap_CS_fsm[1:16]> with one-hot encoding.
---------------------------
 State | Encoding
---------------------------
 0000  | 0000000000000001
 0001  | 0000000000000010
 0010  | 0000000000000100
 0011  | 0000000000001000
 0100  | 0000000000010000
 0101  | 0000000000100000
 0110  | 0000000001000000
 0111  | 0000000010000000
 1000  | 0000000100000000
 1001  | 0000001000000000
 1010  | 0000010000000000
 1011  | 0000100000000000
 1100  | 0001000000000000
 1101  | 0010000000000000
 1110  | 0100000000000000
 1111  | 1000000000000000
---------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/ap_CS_fsm/FSM> on signal <ap_CS_fsm[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 00000 | 00000000000000001
 00001 | 00000000000000010
 00010 | 00000000000001000
 00011 | 00000000000010000
 00100 | 00000000000100000
 00101 | 00000000001000000
 00110 | 00000000010000000
 00111 | 00000000100000000
 01000 | 00000001000000000
 01001 | 00000010000000000
 01010 | 00000100000000000
 01011 | 00001000000000000
 01100 | 00010000000000000
 01101 | 00100000000000000
 01110 | 01000000000000000
 01111 | 10000000000000000
 10000 | 00000000000000100
----------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <toplevel_top_0/toplevel_output_V_V_if_U/rs/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 11    | 11
 01    | 01
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <toplevel_top_0/toplevel_input_V_V_if_U/rs/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 11    | 11
 01    | 01
-------------------

Synthesizing (advanced) Unit <toplevel>.
	Found pipelined multiplier on signal <r_V_fu_319_p2>:
		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <r_V_3_fu_389_p2>:
		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <r_V_1_fu_501_p2>:
		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <grp_solve_fu_239/grp_down_fu_253/r_V_fu_363_p2>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <grp_solve_fu_239/grp_right_r_fu_235/r_V_7_fu_390_p2>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <grp_solve_fu_239/r_V_5_fu_392_p2>:
		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <grp_solve_fu_239/r_V_fu_372_p2>:
		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <side_V>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_V_fu_319_p2_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_V_3_fu_389_p2_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_V_1_fu_501_p2_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier grp_solve_fu_239/Mmult_r_V_5_fu_392_p2_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier grp_solve_fu_239/Mmult_r_V_fu_372_p2_mult0001 by adding 1 register level(s).
Unit <toplevel> synthesized (advanced).

Synthesizing (advanced) Unit <toplevel_colours_V_ram>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <q0> <q1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 36-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ce0>           | high     |
    |     weA            | connected to signal <we0>           | high     |
    |     addrA          | connected to signal <addr0>         |          |
    |     diA            | connected to signal <d0>            |          |
    |     doA            | connected to signal <q0>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 10-word x 36-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ce1>           | high     |
    |     addrB          | connected to signal <addr1>         |          |
    |     doB            | connected to signal <q1>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <toplevel_colours_V_ram> synthesized (advanced).

Synthesizing (advanced) Unit <toplevel_pp_rot_V_ram>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <q0> <q1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 36-word x 2-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ce0>           | high     |
    |     weA            | connected to signal <we0>           | high     |
    |     addrA          | connected to signal <addr0>         |          |
    |     diA            | connected to signal <d0>            |          |
    |     doA            | connected to signal <q0>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 36-word x 2-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ce1>           | high     |
    |     addrB          | connected to signal <addr1>         |          |
    |     doB            | connected to signal <q1>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <toplevel_pp_rot_V_ram> synthesized (advanced).

Synthesizing (advanced) Unit <toplevel_pp_tile_V_ram>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <q0> <q1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 36-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ce0>           | high     |
    |     weA            | connected to signal <we0>           | high     |
    |     addrA          | connected to signal <addr0>         |          |
    |     diA            | connected to signal <d0>            |          |
    |     doA            | connected to signal <q0>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 36-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ce1>           | high     |
    |     addrB          | connected to signal <addr1>         |          |
    |     doB            | connected to signal <q1>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <toplevel_pp_tile_V_ram> synthesized (advanced).

Synthesizing (advanced) Unit <toplevel_tiles_V_ram>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <q0> <q1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 144-word x 4-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ce0>           | high     |
    |     weA            | connected to signal <we0>           | high     |
    |     addrA          | connected to signal <addr0>         |          |
    |     diA            | connected to signal <d0>            |          |
    |     doA            | connected to signal <q0>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 144-word x 4-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ce1>           | high     |
    |     addrB          | connected to signal <addr1>         |          |
    |     doB            | connected to signal <q1>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <toplevel_tiles_V_ram> synthesized (advanced).

Synthesizing (advanced) Unit <toplevel_input_V_V_fifo>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <toplevel_input_V_V_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <toplevel_output_V_V_fifo>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <toplevel_output_V_V_fifo> synthesized (advanced).
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_right_r_fu_235/left_V_reg_487_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/reg_315_6> of sequential type is unconnected in block <toplevel>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 10x36-bit dual-port block RAM                         : 1
 144x4-bit dual-port block RAM                         : 1
 36x2-bit dual-port block RAM                          : 1
 36x8-bit dual-port block RAM                          : 1
# Multipliers                                          : 7
 9x9-bit registered multiplier                         : 7
# Adders/Subtractors                                   : 44
 2-bit adder                                           : 5
 3-bit adder                                           : 2
 32-bit adder                                          : 2
 8-bit adder                                           : 17
 8-bit subtractor                                      : 3
 9-bit adder                                           : 8
 9-bit subtractor                                      : 7
# Counters                                             : 13
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit updown counter                                  : 2
 6-bit up counter                                      : 1
 8-bit up counter                                      : 8
# Registers                                            : 1287
 Flip-Flops                                            : 1287
# Shift Registers                                      : 64
 16-bit dynamic shift register                         : 64
# Comparators                                          : 17
 16-bit comparator less                                : 5
 17-bit comparator equal                               : 1
 32-bit comparator less                                : 1
 36-bit comparator equal                               : 2
 9-bit comparator equal                                : 8
# Multiplexers                                         : 1
 36-bit 4-to-1 multiplexer                             : 1
# Logic shifters                                       : 7
 32-bit shifter logical right                          : 1
 36-bit shifter logical left                           : 6
# Priority Encoders                                    : 1
 36-bit 1-of-5 priority encoder                        : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dividend_tmp_0> (without init value) has a constant value of 0 in block <toplevel_sdiv_9s_9ns_9_12_div_u>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dividend_tmp_0> (without init value) has a constant value of 0 in block <toplevel_udiv_8ns_8ns_8_11_div>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/pp_rot_V_addr_reg_473_0> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/tmp_reg_468_0> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/pp_rot_V_addr_reg_473_1> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/tmp_reg_468_1> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/pp_rot_V_addr_reg_473_2> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/tmp_reg_468_2> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/pp_rot_V_addr_reg_473_3> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/tmp_reg_468_3> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/pp_rot_V_addr_reg_473_4> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/tmp_reg_468_4> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/pp_rot_V_addr_reg_473_5> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/tmp_reg_468_5> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_0> in Unit <toplevel> is equivalent to the following 5 FFs/Latches, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_0> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_0> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_0> <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_0> <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_0> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_8> in Unit <toplevel> is equivalent to the following 3 FFs/Latches, which will be removed : <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_8> <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_8> <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_8> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_1> in Unit <toplevel> is equivalent to the following 5 FFs/Latches, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_1> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_1> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_1> <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_1> <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_1> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_2> in Unit <toplevel> is equivalent to the following 5 FFs/Latches, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_2> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_2> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_2> <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_2> <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_2> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_3> in Unit <toplevel> is equivalent to the following 5 FFs/Latches, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_3> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_3> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_3> <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_3> <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_3> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_0> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_0> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_4> in Unit <toplevel> is equivalent to the following 5 FFs/Latches, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_4> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_4> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_4> <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_4> <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_4> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_1> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_1> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_5> in Unit <toplevel> is equivalent to the following 5 FFs/Latches, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_5> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_5> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_5> <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_5> <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_5> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_2> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_2> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_6> in Unit <toplevel> is equivalent to the following 5 FFs/Latches, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_6> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_6> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_6> <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_6> <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_6> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_3> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_3> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_7> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_8> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_7> in Unit <toplevel> is equivalent to the following 5 FFs/Latches, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/divisor0_7> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_7> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_7> <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_7> <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_7> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_udiv_8ns_8ns_8_11_U19/toplevel_udiv_8ns_8ns_8_11_div_U/ce0> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/ce0> <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/ce0> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_4> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_4> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_5> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_5> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/dividend0_0> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_0> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_6> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_6> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/dividend0_1> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_1> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_7> in Unit <toplevel> is equivalent to the following 3 FFs/Latches, which will be removed : <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_8> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_7> <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_8> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/dividend0_2> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_2> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/dividend0_3> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_3> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/dividend0_4> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_4> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/dividend0_5> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_5> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/dividend0_6> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_6> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/dividend0_7> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_7> <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_8> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/ce0> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/ce0> <grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/ce0> 
WARNING:Xst:1710 - FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/ce0> (without init value) has a constant value of 1 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/divisor0_8> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <grp_solve_fu_239/toplevel_udiv_8ns_8ns_8_11_U19/toplevel_udiv_8ns_8ns_8_11_div_U/remd_tmp_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/toplevel_udiv_8ns_8ns_8_11_U19/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/toplevel_udiv_8ns_8ns_8_11_U19/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/toplevel_udiv_8ns_8ns_8_11_U19/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/toplevel_udiv_8ns_8ns_8_11_U19/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_3> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/toplevel_udiv_8ns_8ns_8_11_U19/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/toplevel_udiv_8ns_8ns_8_11_U19/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/toplevel_udiv_8ns_8ns_8_11_U19/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/toplevel_udiv_8ns_8ns_8_11_U19/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/remd_tmp_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_3> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_right_r_fu_235/toplevel_udiv_8ns_8ns_8_11_U11/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/remd_tmp_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_3> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <grp_solve_fu_239/grp_down_fu_253/toplevel_udiv_8ns_8ns_8_11_U2/toplevel_udiv_8ns_8ns_8_11_div_U/remd_o_7> of sequential type is unconnected in block <toplevel>.
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_0> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_0> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_1> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_1> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_2> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_2> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_3> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_3> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_4> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_4> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_5> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_5> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_6> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_6> 
INFO:Xst:2261 - The FF/Latch <grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_7> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/dividend0_7> 

Optimizing unit <system_toplevel_top_0_wrapper> ...

Optimizing unit <toplevel_sdiv_9s_9ns_9_12_div_u> ...

Optimizing unit <toplevel_input_V_V_reg_slice> ...

Optimizing unit <toplevel_input_V_V_fifo> ...

Optimizing unit <toplevel_output_V_V_reg_slice> ...

Optimizing unit <toplevel_output_V_V_fifo> ...

Optimizing unit <toplevel> ...
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_31> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_30> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_29> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_28> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_27> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_26> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_25> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_24> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_23> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_22> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_21> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_20> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_19> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_18> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_17> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_16> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_15> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_14> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_13> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_12> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_11> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_10> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_9> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p2_8> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_31> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_30> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_29> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_28> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_27> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_26> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_25> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_24> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_23> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_22> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_21> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_20> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_19> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_18> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_17> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_16> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_15> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_14> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_13> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_12> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_11> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_10> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_9> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/rs/data_p1_8> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_31_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_30_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_29_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_28_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_27_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_26_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_25_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_24_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_23_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_22_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_21_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_20_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_19_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_18_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_17_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_16_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_15_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_14_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_13_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_12_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_11_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_10_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_9_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/Mshreg_dout_8_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/sign0_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_tmp_7> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_1> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_2> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_3> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_4> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_5> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_6> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_7> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/sign0_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_tmp_7> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_1> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_2> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_3> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_4> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_5> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_6> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_7> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/sign0_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_tmp_7> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_1> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_2> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_3> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_4> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_5> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_6> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_7> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/sign0_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_tmp_7> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_0> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_1> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_2> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_3> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_4> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_5> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_6> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.
WARNING:Xst:2677 - Node <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/remd_o_7> of sequential type is unconnected in block <system_toplevel_top_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_7> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_7> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_7> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_0> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_0> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_0> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_0> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_1> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_1> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_1> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_1> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_2> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_2> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_2> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_2> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_3> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_3> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_3> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_3> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_4> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_4> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_4> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_4> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_5> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_5> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_5> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_5> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_6> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_6> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_6> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_6> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_7> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_7> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_7> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/divisor0_7> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_0> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_0> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_0> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/sign0_1> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/sign0_1> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/sign0_1> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_1> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_1> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_1> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_2> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_2> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_2> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_3> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_3> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_3> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_4> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_4> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_4> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_5> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_5> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_5> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_6> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_6> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/dividend0_6> 
INFO:Xst:2261 - The FF/Latch <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U20/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/ce0> in Unit <system_toplevel_top_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/ce0> <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/ce0> <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_udiv_8ns_8ns_8_11_U19/toplevel_udiv_8ns_8ns_8_11_div_U/ce0> 
FlipFlop toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/op2_assign_reg_157_3 has been replicated 1 time(s)
FlipFlop toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/op2_assign_reg_157_4 has been replicated 1 time(s)
FlipFlop toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/op2_assign_reg_157_5 has been replicated 1 time(s)
FlipFlop toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/p_078_0_in_reg_145_0 has been replicated 2 time(s)
FlipFlop toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/p_078_0_in_reg_145_1 has been replicated 3 time(s)
FlipFlop toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/p_078_0_in_reg_145_2 has been replicated 1 time(s)
FlipFlop toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/p_078_0_in_reg_145_3 has been replicated 2 time(s)
FlipFlop toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/p_078_0_in_reg_145_4 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <system_toplevel_top_0_wrapper> :
	Found 2-bit shift register for signal <toplevel_top_0/toplevel_U/grp_solve_fu_239/toplevel_sdiv_9s_9ns_9_12_U21/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/do_start>.
	Found 2-bit shift register for signal <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/toplevel_sdiv_9s_9ns_9_12_U10/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/do_start>.
	Found 2-bit shift register for signal <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/toplevel_sdiv_9s_9ns_9_12_U1/toplevel_sdiv_9s_9ns_9_12_div_U/toplevel_sdiv_9s_9ns_9_12_div_u_0/do_start>.
	Found 8-bit shift register for signal <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_right_r_fu_235/ap_CS_fsm_FSM_FFd4>.
	Found 10-bit shift register for signal <toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/ap_CS_fsm_FSM_FFd5>.
	Found 7-bit shift register for signal <toplevel_top_0/toplevel_U/grp_solve_fu_239/ap_CS_fsm_FSM_FFd20>.
Unit <system_toplevel_top_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1116
 Flip-Flops                                            : 1116
# Shift Registers                                      : 6
 10-bit shift register                                 : 1
 2-bit shift register                                  : 3
 7-bit shift register                                  : 1
 8-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : system_toplevel_top_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 70

Cell Usage :
# BELS                             : 2818
#      GND                         : 1
#      INV                         : 55
#      LUT1                        : 96
#      LUT2                        : 403
#      LUT2_D                      : 31
#      LUT2_L                      : 6
#      LUT3                        : 385
#      LUT3_D                      : 17
#      LUT3_L                      : 37
#      LUT4                        : 923
#      LUT4_D                      : 53
#      LUT4_L                      : 153
#      MULT_AND                    : 49
#      MUXCY                       : 339
#      MUXF5                       : 48
#      VCC                         : 1
#      XORCY                       : 221
# FlipFlops/Latches                : 1134
#      FD                          : 180
#      FDCE                        : 2
#      FDE                         : 703
#      FDPE                        : 10
#      FDR                         : 116
#      FDRE                        : 100
#      FDRS                        : 10
#      FDRSE                       : 6
#      FDS                         : 7
# RAMS                             : 4
#      RAMB16_S2_S2                : 1
#      RAMB16_S36_S36              : 1
#      RAMB16_S4_S4                : 1
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 46
#      SRL16                       : 6
#      SRL16E                      : 40
# MULTs                            : 7
#      MULT18X18SIO                : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1221  out of   4656    26%  
 Number of Slice Flip Flops:           1134  out of   9312    12%  
 Number of 4 input LUTs:               2205  out of   9312    23%  
    Number used as logic:              2159
    Number used as Shift registers:      46
 Number of IOs:                          70
 Number of bonded IOBs:                   0  out of    232     0%  
 Number of BRAMs:                         4  out of     20    20%  
 Number of MULT18X18SIOs:                 7  out of     20    35%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                         | Load  |
-----------------------------------+---------------------------------------------------------------+-------+
aclk                               | NONE(toplevel_top_0/toplevel_input_V_V_if_U/rs/state_FSM_FFd1)| 1191  |
-----------------------------------+---------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+
Control Signal                                                                                   | Buffer(FF name)                                                  | Load  |
-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+
toplevel_top_0/sig_toplevel_ap_rst(toplevel_top_0/toplevel_output_V_V_if_U/rs/reset_inv1_INV_0:O)| NONE(toplevel_top_0/toplevel_input_V_V_if_U/input_V_V_fifo/empty)| 12    |
-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.981ns (Maximum Frequency: 77.036MHz)
   Minimum input arrival time before clock: 2.896ns
   Maximum output required time after clock: 2.734ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 12.981ns (frequency: 77.036MHz)
  Total number of paths / destination ports: 268393 / 2562
-------------------------------------------------------------------------
Delay:               12.981ns (Levels of Logic = 16)
  Source:            toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/op2_assign_reg_157_9 (FF)
  Destination:       toplevel_top_0/toplevel_U/avail_V_31 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/op2_assign_reg_157_9 to toplevel_top_0/toplevel_U/avail_V_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/op2_assign_reg_157_9 (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/op2_assign_reg_157_9)
     LUT4:I0->O            4   0.704   0.622  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/r_V_12_fu_390_p2_or00004 (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/r_V_12_fu_390_p2_or00004)
     LUT4_D:I2->O         15   0.704   1.021  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/r_V_12_fu_390_p2_or000017_1 (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/r_V_12_fu_390_p2_or000017)
     LUT4:I3->O            1   0.704   0.595  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/r_V_4_fu_401_p2<4>1 (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/r_V_4_fu_401_p2<4>)
     LUT4:I0->O            1   0.704   0.000  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_lut<1> (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<1> (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<2> (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<3> (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<4> (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<5> (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<6> (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<7> (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<7>)
     MUXCY:CI->O          10   0.459   0.886  toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<8> (toplevel_top_0/toplevel_U/grp_solve_fu_239/grp_down_fu_253/Mcompar_tmp_6_fu_406_p2_0_cmp_eq0000_cy<8>)
     LUT4_D:I3->O         47   0.704   1.302  toplevel_top_0/toplevel_U/grp_solve_fu_239/I27_cy<1>110 (toplevel_top_0/toplevel_U/N86)
     LUT4:I2->O            1   0.704   0.000  toplevel_top_0/toplevel_U/avail_V_mux0000<7>91_SW0_F (N600)
     MUXF5:I0->O           1   0.321   0.424  toplevel_top_0/toplevel_U/avail_V_mux0000<7>91_SW0 (N276)
     LUT4:I3->O            1   0.704   0.000  toplevel_top_0/toplevel_U/avail_V_mux0000<7>112 (toplevel_top_0/toplevel_U/avail_V_mux0000<7>)
     FDE:D                     0.308          toplevel_top_0/toplevel_U/avail_V_7
    ----------------------------------------
    Total                     12.981ns (7.425ns logic, 5.556ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 208 / 206
-------------------------------------------------------------------------
Offset:              2.896ns (Levels of Logic = 1)
  Source:            aresetn (PAD)
  Destination:       toplevel_top_0/toplevel_input_V_V_if_U/rs/state_FSM_FFd1 (FF)
  Destination Clock: aclk rising

  Data Path: aresetn to toplevel_top_0/toplevel_input_V_V_if_U/rs/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O             92   0.704   1.281  toplevel_top_0/toplevel_output_V_V_if_U/rs/reset_inv1_INV_0 (toplevel_top_0/sig_toplevel_ap_rst)
     FDRSE:R                   0.911          toplevel_top_0/toplevel_U/grp_solve_fu_239_ap_start_ap_start_reg
    ----------------------------------------
    Total                      2.896ns (1.615ns logic, 1.281ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 35 / 34
-------------------------------------------------------------------------
Offset:              2.734ns (Levels of Logic = 1)
  Source:            toplevel_top_0/toplevel_output_V_V_if_U/rs/state_FSM_FFd1 (FF)
  Destination:       output_V_V_TVALID (PAD)
  Source Clock:      aclk rising

  Data Path: toplevel_top_0/toplevel_output_V_V_if_U/rs/state_FSM_FFd1 to output_V_V_TVALID
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             39   0.591   1.439  toplevel_top_0/toplevel_output_V_V_if_U/rs/state_FSM_FFd1 (toplevel_top_0/toplevel_output_V_V_if_U/rs/state_FSM_FFd1)
     LUT2:I0->O            0   0.704   0.000  toplevel_top_0/toplevel_output_V_V_if_U/rs/m_valid1 (output_V_V_TVALID)
    ----------------------------------------
    Total                      2.734ns (1.295ns logic, 1.439ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 33.95 secs
 
--> 


Total memory usage is 582260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  217 (   0 filtered)
Number of infos    :   76 (   0 filtered)

