// Seed: 1445210842
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_8;
  tri id_9;
  always @(id_4 == 1) begin
    $display(id_3[1 : 1]);
    id_1 = {id_9, 1'b0 == 1};
  end
  xor (id_4, id_3, id_5, id_6, id_11, id_12, id_7, id_10);
  uwire id_10;
  assign id_8[1] = 1'b0;
  tri0 id_11;
  id_12(
      .id_0(id_3), .id_1(id_13), .id_2(1'h0), .id_3(id_11 >= id_10), .id_4(id_2)
  ); module_0(
      id_11, id_4, id_9
  );
endmodule
