--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Cache.twx Cache.ncd -o Cache.twr Cache.pcf

Design file:              Cache.ncd
Physical constraint file: Cache.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CPUClk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
CPUTrans      |    1.455(R)|      SLOW  |   -0.728(R)|      SLOW  |CPUClk_BUFGP      |   0.000|
DataInstSelect|    1.057(R)|      FAST  |   -0.310(R)|      SLOW  |CPUClk_BUFGP      |   0.000|
DataParam     |    1.027(R)|      FAST  |   -0.141(R)|      SLOW  |CPUClk_BUFGP      |   0.000|
rst           |    0.964(R)|      FAST  |   -0.311(R)|      SLOW  |CPUClk_BUFGP      |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock CPUClk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
InstBusy    |         7.241(R)|      SLOW  |         3.767(R)|      FAST  |CPUClk_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock InstClk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
InstEmpty   |         7.183(R)|      SLOW  |         3.721(R)|      FAST  |InstClk_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CPUClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CPUClk         |    1.245|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock InstClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CPUClk         |    2.041|         |         |         |
InstClk        |    1.479|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 20 20:37:41 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4555 MB



