

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KR_KC'
================================================================
* Date:           Wed Nov  1 18:49:10 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  13.323 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      336|      336|  4.477 us|  4.477 us|  336|  336|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |      334|      334|        17|          9|          3|    36|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    225|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    259|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    322|    -|
|Register         |        -|    -|     327|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     327|    806|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_2_1_32_1_1_U9   |mux_2_1_32_1_1  |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U10  |mux_2_1_32_1_1  |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U13  |mux_2_1_32_1_1  |        0|   0|  0|   9|    0|
    |mux_4_2_32_1_1_U14  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U15  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U16  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_7_3_32_1_1_U11  |mux_7_3_32_1_1  |        0|   0|  0|  37|    0|
    |mux_7_3_32_1_1_U12  |mux_7_3_32_1_1  |        0|   0|  0|  37|    0|
    |mux_9_4_32_1_1_U7   |mux_9_4_32_1_1  |        0|   0|  0|  49|    0|
    |mux_9_4_32_1_1_U8   |mux_9_4_32_1_1  |        0|   0|  0|  49|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0| 259|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_9ns_8ns_11_4_1_U18  |mac_muladd_3ns_9ns_8ns_11_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_9ns_9ns_11_4_1_U17  |mac_muladd_3ns_9ns_9ns_11_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_9ns_9ns_11_4_1_U19  |mac_muladd_3ns_9ns_9ns_11_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln45_1_fu_698_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln45_fu_704_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln46_1_fu_660_p2      |         +|   0|  0|   9|           2|           2|
    |add_ln46_2_fu_754_p2      |         +|   0|  0|   9|           2|           2|
    |add_ln46_fu_945_p2        |         +|   0|  0|  12|           4|           2|
    |add_ln51_1_fu_1009_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln51_fu_959_p2        |         +|   0|  0|  16|           9|           9|
    |empty_104_fu_630_p2       |         +|   0|  0|  13|           6|           6|
    |empty_106_fu_654_p2       |         +|   0|  0|  12|           5|           5|
    |empty_107_fu_732_p2       |         +|   0|  0|  13|           6|           6|
    |p_mid125_fu_748_p2        |         +|   0|  0|  12|           5|           5|
    |icmp_ln45_fu_692_p2       |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln46_fu_686_p2       |      icmp|   0|  0|  12|           4|           4|
    |or_ln46_fu_680_p2         |        or|   0|  0|   4|           4|           1|
    |select_ln45_2_fu_1018_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln45_3_fu_877_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln45_4_fu_770_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln45_5_fu_1062_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln45_6_fu_999_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln45_7_fu_790_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln45_fu_863_p3     |    select|   0|  0|   4|           1|           4|
    |tmp_8_fu_935_p3           |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 225|          81|         117|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |add52_117_fu_124                                                   |   9|          2|   32|         64|
    |ap_NS_fsm                                                          |  54|         10|    1|         10|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_add52_117_load                                    |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten_load                               |   9|          2|    6|         12|
    |ap_sig_allocacmp_kc_1                                              |   9|          2|    4|          8|
    |ap_sig_allocacmp_kr_1                                              |   9|          2|    4|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0  |  20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0  |  20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0  |  20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0    |  20|          4|   11|         44|
    |grp_fu_557_p0                                                      |  20|          4|   32|        128|
    |grp_fu_557_p1                                                      |  20|          4|   32|        128|
    |grp_fu_563_p0                                                      |  20|          4|   32|        128|
    |grp_fu_563_p1                                                      |  20|          4|   32|        128|
    |indvar_flatten_fu_136                                              |   9|          2|    6|         12|
    |kc_fu_128                                                          |   9|          2|    4|          8|
    |kr_fu_132                                                          |   9|          2|    4|          8|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              | 322|         66|  269|        890|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add52_117_fu_124                  |  32|   0|   32|          0|
    |add_ln46_1_reg_1203               |   2|   0|    2|          0|
    |add_ln46_2_reg_1254               |   2|   0|    2|          0|
    |add_reg_1446                      |  32|   0|   32|          0|
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln45_reg_1234                |   1|   0|    1|          0|
    |icmp_ln45_reg_1234_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln46_reg_1224                |   1|   0|    1|          0|
    |icmp_ln46_reg_1224_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_136             |   6|   0|    6|          0|
    |kc_1_reg_1139                     |   4|   0|    4|          0|
    |kc_fu_128                         |   4|   0|    4|          0|
    |kr_fu_132                         |   4|   0|    4|          0|
    |lshr_ln46_mid1_reg_1260           |   3|   0|    3|          0|
    |lshr_ln6_reg_1209                 |   3|   0|    3|          0|
    |mul_1_reg_1441                    |  32|   0|   32|          0|
    |mul_mid1_reg_1436                 |  32|   0|   32|          0|
    |mul_reg_1421                      |  32|   0|   32|          0|
    |or_ln46_reg_1219                  |   3|   0|    4|          1|
    |select_ln45_2_reg_1391            |   2|   0|    2|          0|
    |select_ln45_3_reg_1316            |   3|   0|    3|          0|
    |tmp_4_mid1_reg_1321               |  32|   0|   32|          0|
    |tmp_4_reg_1306                    |  32|   0|   32|          0|
    |tmp_8_reg_1326                    |  32|   0|   32|          0|
    |trunc_ln45_1_reg_1238             |   1|   0|    1|          0|
    |trunc_ln45_reg_1147               |   1|   0|    1|          0|
    |zext_ln43_1_cast_reg_1128         |   8|   0|    9|          1|
    |zext_ln43_cast_reg_1134           |   8|   0|   11|          3|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 327|   0|  332|          5|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|                               RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                                                                 |   in|    1|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|ap_rst                                                                 |   in|    1|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|ap_start                                                               |   in|    1|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|ap_done                                                                |  out|    1|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|ap_idle                                                                |  out|    1|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|ap_ready                                                               |  out|    1|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|grp_fu_2181_p_din0                                                     |  out|   32|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|grp_fu_2181_p_din1                                                     |  out|   32|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|grp_fu_2181_p_opcode                                                   |  out|    2|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|grp_fu_2181_p_dout0                                                    |   in|   32|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|grp_fu_2181_p_ce                                                       |  out|    1|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|grp_fu_2185_p_din0                                                     |  out|   32|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|grp_fu_2185_p_din1                                                     |  out|   32|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|grp_fu_2185_p_dout0                                                    |   in|   32|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|grp_fu_2185_p_ce                                                       |  out|    1|  ap_ctrl_hs|                                          conv1_Pipeline_KR_KC|  return value|
|tmp                                                                    |   in|   32|     ap_none|                                                           tmp|        scalar|
|empty                                                                  |   in|    6|     ap_none|                                                         empty|        scalar|
|select_ln42_1                                                          |   in|    4|     ap_none|                                                 select_ln42_1|        scalar|
|select_ln42_4                                                          |   in|    2|     ap_none|                                                 select_ln42_4|        scalar|
|zext_ln43_1                                                            |   in|    8|     ap_none|                                                   zext_ln43_1|        scalar|
|zext_ln43                                                              |   in|    8|     ap_none|                                                     zext_ln43|        scalar|
|add_out                                                                |  out|   32|      ap_vld|                                                       add_out|       pointer|
|add_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       add_out|       pointer|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_address1  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_ce1       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_q1        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_address1  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_ce1       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_q1        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0      |  out|   11|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0           |  out|    1|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0            |   in|   32|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0      |  out|   11|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0           |  out|    1|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0            |   in|   32|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0        |  out|   11|   ap_memory|        conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0             |  out|    1|   ap_memory|        conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0              |   in|   32|   ap_memory|        conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0      |  out|   11|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0           |  out|    1|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0            |   in|   32|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_address0  |  out|    6|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0|         array|
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

