{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621666691472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621666691472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 11:28:09 2021 " "Processing started: Sat May 22 11:28:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621666691472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621666691472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wg -c wg " "Command: quartus_map --read_settings_files=on --write_settings_files=off wg -c wg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621666691472 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621666692165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666692222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666692222 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wgp.v(110) " "Verilog HDL warning at wgp.v(110): extended using \"x\" or \"z\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1621666692226 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wgp.v(111) " "Verilog HDL warning at wgp.v(111): extended using \"x\" or \"z\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1621666692227 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wgp.v(100) " "Verilog HDL information at wgp.v(100): always construct contains both blocking and non-blocking assignments" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1621666692227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/output_files/wgp.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/output_files/wgp.v" { { "Info" "ISGN_ENTITY_NAME" "1 wgp " "Found entity 1: wgp" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666692227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666692227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/output_files/dds.v 3 3 " "Found 3 design units, including 3 entities, in source file /altera/13.0sp1/output_files/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../../../../../../altera/13.0sp1/output_files/dds.v" "" { Text "C:/altera/13.0sp1/output_files/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666692230 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "../../../../../../altera/13.0sp1/output_files/dds.v" "" { Text "C:/altera/13.0sp1/output_files/dds.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666692230 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "../../../../../../altera/13.0sp1/output_files/dds.v" "" { Text "C:/altera/13.0sp1/output_files/dds.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666692230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666692230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/output_files/wg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/output_files/wg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wg " "Found entity 1: wg" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666692233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666692233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/output_files/lpm_mux0.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/output_files/lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "../../../../../../altera/13.0sp1/output_files/lpm_mux0.v" "" { Text "C:/altera/13.0sp1/output_files/lpm_mux0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666692236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666692236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1 " "Found entity 1: rom_1" {  } { { "rom_1.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/rom_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666692238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666692238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666692241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666692241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wg " "Elaborating entity \"wg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621666692329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wgp wgp:inst " "Elaborating entity \"wgp\" for hierarchy \"wgp:inst\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "inst" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 128 496 720 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(20) " "Verilog HDL assignment warning at wgp.v(20): truncated value with size 32 to match size of target (8)" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621666692345 "|wg|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(21) " "Verilog HDL assignment warning at wgp.v(21): truncated value with size 32 to match size of target (8)" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621666692345 "|wg|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(41) " "Verilog HDL assignment warning at wgp.v(41): truncated value with size 32 to match size of target (8)" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621666692345 "|wg|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(42) " "Verilog HDL assignment warning at wgp.v(42): truncated value with size 32 to match size of target (8)" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621666692346 "|wg|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(49) " "Verilog HDL assignment warning at wgp.v(49): truncated value with size 32 to match size of target (8)" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621666692346 "|wg|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(76) " "Verilog HDL assignment warning at wgp.v(76): truncated value with size 32 to match size of target (8)" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621666692346 "|wg|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(77) " "Verilog HDL assignment warning at wgp.v(77): truncated value with size 32 to match size of target (8)" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621666692346 "|wg|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(85) " "Verilog HDL assignment warning at wgp.v(85): truncated value with size 32 to match size of target (8)" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621666692346 "|wg|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(86) " "Verilog HDL assignment warning at wgp.v(86): truncated value with size 32 to match size of target (8)" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621666692346 "|wg|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(95) " "Verilog HDL assignment warning at wgp.v(95): truncated value with size 32 to match size of target (8)" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621666692346 "|wg|wgp:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1 rom_1:inst5 " "Elaborating entity \"rom_1\" for hierarchy \"rom_1:inst5\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "inst5" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 264 504 720 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_1:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_1:inst5\|altsyncram:altsyncram_component\"" {  } { { "rom_1.v" "altsyncram_component" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/rom_1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_1:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_1:inst5\|altsyncram:altsyncram_component\"" {  } { { "rom_1.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/rom_1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_1:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_1:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/sine.mif " "Parameter \"init_file\" = \"C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692406 ""}  } { { "rom_1.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/rom_1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621666692406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1f1 " "Found entity 1: altsyncram_s1f1" {  } { { "db/altsyncram_s1f1.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/altsyncram_s1f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666692476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666692476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s1f1 rom_1:inst5\|altsyncram:altsyncram_component\|altsyncram_s1f1:auto_generated " "Elaborating entity \"altsyncram_s1f1\" for hierarchy \"rom_1:inst5\|altsyncram:altsyncram_component\|altsyncram_s1f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:inst3 " "Elaborating entity \"dds\" for hierarchy \"dds:inst3\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "inst3" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 264 264 448 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder dds:inst3\|adder:a " "Elaborating entity \"adder\" for hierarchy \"dds:inst3\|adder:a\"" {  } { { "../../../../../../altera/13.0sp1/output_files/dds.v" "a" { Text "C:/altera/13.0sp1/output_files/dds.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register dds:inst3\|register:r " "Elaborating entity \"register\" for hierarchy \"dds:inst3\|register:r\"" {  } { { "../../../../../../altera/13.0sp1/output_files/dds.v" "r" { Text "C:/altera/13.0sp1/output_files/dds.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:inst2 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:inst2\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "inst2" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 152 904 1072 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692530 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wgp:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wgp:inst\|Div0\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "Div0" { Text "C:/altera/13.0sp1/output_files/wgp.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666692954 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1621666692954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wgp:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"wgp:inst\|lpm_divide:Div0\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666692995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wgp:inst\|lpm_divide:Div0 " "Instantiated megafunction \"wgp:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621666692996 ""}  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621666692996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666693059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666693059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666693078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666693078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666693099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666693099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666693164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666693164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621666693233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621666693233 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wgp:inst\|waveform\[7\] mux2to1:inst2\|w\[7\] " "Converted the fan-out from the tri-state buffer \"wgp:inst\|waveform\[7\]\" to the node \"mux2to1:inst2\|w\[7\]\" into an OR gate" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621666693395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wgp:inst\|waveform\[6\] mux2to1:inst2\|w\[6\] " "Converted the fan-out from the tri-state buffer \"wgp:inst\|waveform\[6\]\" to the node \"mux2to1:inst2\|w\[6\]\" into an OR gate" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621666693395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wgp:inst\|waveform\[5\] mux2to1:inst2\|w\[5\] " "Converted the fan-out from the tri-state buffer \"wgp:inst\|waveform\[5\]\" to the node \"mux2to1:inst2\|w\[5\]\" into an OR gate" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621666693395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wgp:inst\|waveform\[4\] mux2to1:inst2\|w\[4\] " "Converted the fan-out from the tri-state buffer \"wgp:inst\|waveform\[4\]\" to the node \"mux2to1:inst2\|w\[4\]\" into an OR gate" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621666693395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wgp:inst\|waveform\[3\] mux2to1:inst2\|w\[3\] " "Converted the fan-out from the tri-state buffer \"wgp:inst\|waveform\[3\]\" to the node \"mux2to1:inst2\|w\[3\]\" into an OR gate" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621666693395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wgp:inst\|waveform\[2\] mux2to1:inst2\|w\[2\] " "Converted the fan-out from the tri-state buffer \"wgp:inst\|waveform\[2\]\" to the node \"mux2to1:inst2\|w\[2\]\" into an OR gate" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621666693395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wgp:inst\|waveform\[1\] mux2to1:inst2\|w\[1\] " "Converted the fan-out from the tri-state buffer \"wgp:inst\|waveform\[1\]\" to the node \"mux2to1:inst2\|w\[1\]\" into an OR gate" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621666693395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wgp:inst\|waveform\[0\] mux2to1:inst2\|w\[0\] " "Converted the fan-out from the tri-state buffer \"wgp:inst\|waveform\[0\]\" to the node \"mux2to1:inst2\|w\[0\]\" into an OR gate" {  } { { "../../../../../../altera/13.0sp1/output_files/wgp.v" "" { Text "C:/altera/13.0sp1/output_files/wgp.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621666693395 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1621666693395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1621666693623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/output_files/wg.map.smsg " "Generated suppressed messages file C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/output_files/wg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1621666693865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621666694020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666694020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 184 40 208 200 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666694121 "|wg|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 184 40 208 200 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666694121 "|wg|sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 184 40 208 200 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666694121 "|wg|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 184 40 208 200 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666694121 "|wg|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 184 40 208 200 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666694121 "|wg|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 184 40 208 200 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666694121 "|wg|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 184 40 208 200 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666694121 "|wg|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 184 40 208 200 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666694121 "|wg|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 184 40 208 200 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666694121 "|wg|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "../../../../../../altera/13.0sp1/output_files/wg.bdf" "" { Schematic "C:/altera/13.0sp1/output_files/wg.bdf" { { 184 40 208 200 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621666694121 "|wg|sw[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1621666694121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "323 " "Implemented 323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621666694124 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621666694124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621666694124 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1621666694124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621666694124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621666694173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 11:28:14 2021 " "Processing ended: Sat May 22 11:28:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621666694173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621666694173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621666694173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621666694173 ""}
