<profile>

<section name = "Vitis HLS Report for 'fp2div2_503'" level="0">
<item name = "Date">Tue May 20 14:35:05 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.040 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">85, 85, 0.850 us, 0.850 us, 85, 85, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74">fp2div2_503_Pipeline_VITIS_LOOP_78_1, 20, 20, 0.200 us, 0.200 us, 18, 18, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85">fp2div2_503_Pipeline_VITIS_LOOP_382_1, 16, 16, 0.160 us, 0.160 us, 15, 15, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93">fp2div2_503_Pipeline_VITIS_LOOP_78_1212, 20, 20, 0.200 us, 0.200 us, 18, 18, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104">fp2div2_503_Pipeline_VITIS_LOOP_382_1213, 16, 16, 0.160 us, 0.160 us, 15, 15, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 848, 1910, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 374, -</column>
<column name="Register">-, -, 20, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85">fp2div2_503_Pipeline_VITIS_LOOP_382_1, 0, 0, 14, 156, 0</column>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104">fp2div2_503_Pipeline_VITIS_LOOP_382_1213, 0, 0, 14, 156, 0</column>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74">fp2div2_503_Pipeline_VITIS_LOOP_78_1, 0, 0, 410, 799, 0</column>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93">fp2div2_503_Pipeline_VITIS_LOOP_78_1212, 0, 0, 410, 799, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_1_we0">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="c_0_address0">25, 5, 3, 15</column>
<column name="c_0_address0_local">14, 3, 3, 9</column>
<column name="c_0_address1">14, 3, 3, 9</column>
<column name="c_0_ce0">25, 5, 1, 5</column>
<column name="c_0_ce1">14, 3, 1, 3</column>
<column name="c_0_d0">25, 5, 64, 320</column>
<column name="c_0_we0">25, 5, 1, 5</column>
<column name="c_1_address0">25, 5, 3, 15</column>
<column name="c_1_address0_local">25, 5, 3, 15</column>
<column name="c_1_address1">14, 3, 3, 9</column>
<column name="c_1_ce0">25, 5, 1, 5</column>
<column name="c_1_ce1">14, 3, 1, 3</column>
<column name="c_1_d0">25, 5, 64, 320</column>
<column name="c_1_d0_local">14, 3, 64, 192</column>
<column name="c_1_we0">25, 5, 1, 5</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg">1, 0, 1, 0</column>
<column name="mask_1_reg_160">1, 0, 1, 0</column>
<column name="mask_reg_145">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fp2div2_503, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fp2div2_503, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fp2div2_503, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fp2div2_503, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fp2div2_503, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fp2div2_503, return value</column>
<column name="c_0_address0">out, 3, ap_memory, c_0, array</column>
<column name="c_0_ce0">out, 1, ap_memory, c_0, array</column>
<column name="c_0_we0">out, 1, ap_memory, c_0, array</column>
<column name="c_0_d0">out, 64, ap_memory, c_0, array</column>
<column name="c_0_q0">in, 64, ap_memory, c_0, array</column>
<column name="c_0_address1">out, 3, ap_memory, c_0, array</column>
<column name="c_0_ce1">out, 1, ap_memory, c_0, array</column>
<column name="c_0_q1">in, 64, ap_memory, c_0, array</column>
<column name="c_1_address0">out, 3, ap_memory, c_1, array</column>
<column name="c_1_ce0">out, 1, ap_memory, c_1, array</column>
<column name="c_1_we0">out, 1, ap_memory, c_1, array</column>
<column name="c_1_d0">out, 64, ap_memory, c_1, array</column>
<column name="c_1_q0">in, 64, ap_memory, c_1, array</column>
<column name="c_1_address1">out, 3, ap_memory, c_1, array</column>
<column name="c_1_ce1">out, 1, ap_memory, c_1, array</column>
<column name="c_1_q1">in, 64, ap_memory, c_1, array</column>
</table>
</item>
</section>
</profile>
