Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Thu Feb 12 11:13:18 2026
| Host         : LAPTOP-KG04ETAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file cnn_top_timing_summary_routed.rpt -pb cnn_top_timing_summary_routed.pb -rpx cnn_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cnn_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (146)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (402)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (146)
--------------------------
 There are 146 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (402)
--------------------------------------------------
 There are 402 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  395          inf        0.000                      0                  395           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           395 Endpoints
Min Delay           395 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            comparator/max_val_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 1.156ns (18.601%)  route 5.059ns (81.399%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.439     2.471    conv2_layer/conv2_buf_3/rst_n_IBUF
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.595 f  conv2_layer/conv2_buf_3/buf_idx[11]_i_1/O
                         net (fo=132, routed)         3.620     6.215    comparator/SR[0]
    SLICE_X4Y4           FDCE                                         f  comparator/max_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            comparator/max_val_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 1.156ns (18.601%)  route 5.059ns (81.399%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.439     2.471    conv2_layer/conv2_buf_3/rst_n_IBUF
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.595 f  conv2_layer/conv2_buf_3/buf_idx[11]_i_1/O
                         net (fo=132, routed)         3.620     6.215    comparator/SR[0]
    SLICE_X4Y4           FDCE                                         f  comparator/max_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            comparator/max_val_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 1.156ns (18.601%)  route 5.059ns (81.399%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.439     2.471    conv2_layer/conv2_buf_3/rst_n_IBUF
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.595 f  conv2_layer/conv2_buf_3/buf_idx[11]_i_1/O
                         net (fo=132, routed)         3.620     6.215    comparator/SR[0]
    SLICE_X4Y4           FDCE                                         f  comparator/max_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            comparator/max_val_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 1.156ns (18.601%)  route 5.059ns (81.399%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.439     2.471    conv2_layer/conv2_buf_3/rst_n_IBUF
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.595 f  conv2_layer/conv2_buf_3/buf_idx[11]_i_1/O
                         net (fo=132, routed)         3.620     6.215    comparator/SR[0]
    SLICE_X4Y4           FDCE                                         f  comparator/max_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            comparator/max_val_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.202ns  (logic 1.156ns (18.642%)  route 5.046ns (81.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.439     2.471    conv2_layer/conv2_buf_3/rst_n_IBUF
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.595 f  conv2_layer/conv2_buf_3/buf_idx[11]_i_1/O
                         net (fo=132, routed)         3.606     6.202    comparator/SR[0]
    SLICE_X2Y4           FDCE                                         f  comparator/max_val_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            comparator/max_val_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.202ns  (logic 1.156ns (18.642%)  route 5.046ns (81.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.439     2.471    conv2_layer/conv2_buf_3/rst_n_IBUF
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.595 f  conv2_layer/conv2_buf_3/buf_idx[11]_i_1/O
                         net (fo=132, routed)         3.606     6.202    comparator/SR[0]
    SLICE_X2Y4           FDCE                                         f  comparator/max_val_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            comparator/max_val_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.202ns  (logic 1.156ns (18.642%)  route 5.046ns (81.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.439     2.471    conv2_layer/conv2_buf_3/rst_n_IBUF
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.595 f  conv2_layer/conv2_buf_3/buf_idx[11]_i_1/O
                         net (fo=132, routed)         3.606     6.202    comparator/SR[0]
    SLICE_X2Y4           FDCE                                         f  comparator/max_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            comparator/max_val_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.202ns  (logic 1.156ns (18.642%)  route 5.046ns (81.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.439     2.471    conv2_layer/conv2_buf_3/rst_n_IBUF
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.595 f  conv2_layer/conv2_buf_3/buf_idx[11]_i_1/O
                         net (fo=132, routed)         3.606     6.202    comparator/SR[0]
    SLICE_X2Y4           FDCE                                         f  comparator/max_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            comparator/max_val_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 1.156ns (19.963%)  route 4.635ns (80.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.439     2.471    conv2_layer/conv2_buf_3/rst_n_IBUF
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.595 f  conv2_layer/conv2_buf_3/buf_idx[11]_i_1/O
                         net (fo=132, routed)         3.196     5.791    comparator/SR[0]
    SLICE_X3Y5           FDCE                                         f  comparator/max_val_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            comparator/max_val_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 1.156ns (19.963%)  route 4.635ns (80.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.439     2.471    conv2_layer/conv2_buf_3/rst_n_IBUF
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.595 f  conv2_layer/conv2_buf_3/buf_idx[11]_i_1/O
                         net (fo=132, routed)         3.196     5.791    comparator/SR[0]
    SLICE_X3Y5           FDCE                                         f  comparator/max_val_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv2_layer/conv2_buf_1/w_idx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv2_layer/conv2_buf_1/valid_out_buf_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE                         0.000     0.000 r  conv2_layer/conv2_buf_1/w_idx_reg[3]/C
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  conv2_layer/conv2_buf_1/w_idx_reg[3]/Q
                         net (fo=6, routed)           0.088     0.229    conv2_layer/conv2_buf_1/w_idx_reg_n_0_[3]
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.045     0.274 r  conv2_layer/conv2_buf_1/valid_out_buf_i_1/O
                         net (fo=1, routed)           0.000     0.274    conv2_layer/conv2_buf_1/valid_out_buf_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  conv2_layer/conv2_buf_1/valid_out_buf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comparator/class_idx_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comparator/decision_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.148ns (53.732%)  route 0.127ns (46.268%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  comparator/class_idx_reg[2]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  comparator/class_idx_reg[2]/Q
                         net (fo=6, routed)           0.127     0.275    comparator/class_idx[2]
    SLICE_X0Y6           FDCE                                         r  comparator/decision_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comparator/class_idx_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comparator/decision_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.148ns (53.527%)  route 0.128ns (46.473%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  comparator/class_idx_reg[3]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  comparator/class_idx_reg[3]/Q
                         net (fo=5, routed)           0.128     0.276    comparator/class_idx[3]
    SLICE_X0Y6           FDCE                                         r  comparator/decision_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv1_layer/conv1_buf/buf_idx_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv1_layer/conv1_buf/buf_idx_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.209ns (68.178%)  route 0.098ns (31.822%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE                         0.000     0.000 r  conv1_layer/conv1_buf/buf_idx_reg[2]/C
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  conv1_layer/conv1_buf/buf_idx_reg[2]/Q
                         net (fo=8, routed)           0.098     0.262    conv1_layer/conv1_buf/buf_idx_reg[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.307 r  conv1_layer/conv1_buf/buf_idx[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.307    conv1_layer/conv1_buf/buf_idx[5]_i_1__2_n_0
    SLICE_X7Y18          FDRE                                         r  conv1_layer/conv1_buf/buf_idx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comparator/class_idx_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comparator/decision_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.164ns (51.504%)  route 0.154ns (48.496%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  comparator/class_idx_reg[0]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comparator/class_idx_reg[0]/Q
                         net (fo=7, routed)           0.154     0.318    comparator/class_idx[0]
    SLICE_X0Y6           FDCE                                         r  comparator/decision_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comparator/class_idx_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comparator/decision_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.164ns (51.504%)  route 0.154ns (48.496%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  comparator/class_idx_reg[1]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comparator/class_idx_reg[1]/Q
                         net (fo=6, routed)           0.154     0.318    comparator/class_idx[1]
    SLICE_X0Y6           FDCE                                         r  comparator/decision_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv2_layer/conv2_buf_3/h_idx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv2_layer/conv2_buf_3/h_idx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.577%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  conv2_layer/conv2_buf_3/h_idx_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  conv2_layer/conv2_buf_3/h_idx_reg[0]/Q
                         net (fo=6, routed)           0.115     0.279    conv2_layer/conv2_buf_3/h_idx_reg[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.324 r  conv2_layer/conv2_buf_3/h_idx[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.324    conv2_layer/conv2_buf_3/p_0_in[1]
    SLICE_X1Y17          FDRE                                         r  conv2_layer/conv2_buf_3/h_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv2_layer/conv2_buf_3/h_idx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv2_layer/conv2_buf_3/h_idx_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  conv2_layer/conv2_buf_3/h_idx_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  conv2_layer/conv2_buf_3/h_idx_reg[0]/Q
                         net (fo=6, routed)           0.116     0.280    conv2_layer/conv2_buf_3/h_idx_reg[0]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.045     0.325 r  conv2_layer/conv2_buf_3/h_idx[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.325    conv2_layer/conv2_buf_3/p_0_in[3]
    SLICE_X1Y17          FDRE                                         r  conv2_layer/conv2_buf_3/h_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv2_layer/conv2_buf_3/h_idx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv2_layer/conv2_buf_3/h_idx_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  conv2_layer/conv2_buf_3/h_idx_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  conv2_layer/conv2_buf_3/h_idx_reg[0]/Q
                         net (fo=6, routed)           0.115     0.279    conv2_layer/conv2_buf_3/h_idx_reg[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.048     0.327 r  conv2_layer/conv2_buf_3/h_idx[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.327    conv2_layer/conv2_buf_3/p_0_in[2]
    SLICE_X1Y17          FDRE                                         r  conv2_layer/conv2_buf_3/h_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv2_layer/conv2_buf_3/h_idx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv2_layer/conv2_buf_3/h_idx_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  conv2_layer/conv2_buf_3/h_idx_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  conv2_layer/conv2_buf_3/h_idx_reg[0]/Q
                         net (fo=6, routed)           0.116     0.280    conv2_layer/conv2_buf_3/h_idx_reg[0]
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.049     0.329 r  conv2_layer/conv2_buf_3/h_idx[4]_i_2__1/O
                         net (fo=1, routed)           0.000     0.329    conv2_layer/conv2_buf_3/p_0_in[4]
    SLICE_X1Y17          FDRE                                         r  conv2_layer/conv2_buf_3/h_idx_reg[4]/D
  -------------------------------------------------------------------    -------------------





