$date
	Sat Oct 22 19:23:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#432762
b1101 &
b1101 %
1$
b1101 !
1"
#432763
0"
#432766
b101000 &
b101000 %
#432770
b10100 &
b10100 %
#432774
b1010 &
b1010 %
#432778
b101 &
b101 %
#432782
b10000 &
b10000 %
#432786
b1000 &
b1000 %
#432790
b100 &
b100 %
#432794
b10 &
b10 %
#432798
b1 &
1#
b1 %
#432802
b0 &
b0 %
0#
0$
#1389734
b1101 &
b1101 %
1$
1"
#1389735
0"
#1389738
b101000 &
b101000 %
#1389742
b10100 &
b10100 %
#1389746
b1010 &
b1010 %
#1389750
b101 &
b101 %
#1389754
b10000 &
b10000 %
#1389758
b1000 &
b1000 %
#1389762
b100 &
b100 %
#1389766
b10 &
b10 %
#1389770
b1 &
b1 %
1#
#1389774
b0 &
0#
b0 %
0$
#2356848
b11010 !
1"
#2356850
b11010 &
b11010 %
1$
#2356851
0"
#2356854
b1101 &
b1101 %
#2356858
b101000 &
b101000 %
#2356862
b10100 &
b10100 %
#2356866
b1010 &
b1010 %
#2356870
b101 &
b101 %
#2356874
b10000 &
b10000 %
#2356878
b1000 &
b1000 %
#2356882
b100 &
b100 %
#2356886
b10 &
b10 %
#2356890
b1 &
b1 %
1#
#2356894
b0 &
0#
b0 %
0$
#4500012
