Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/user/Xylinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot quickq_tb_behav xil_defaultlib.quickq_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2864] module 'quickq_tb' having interface port(s) (ti) cannot be elaborated by itself [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_tb.sv:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
