# CLAUDE.md

This file provides guidance to Claude Code (claude.ai/code) when working with code in this repository.

## Project Overview

RP8086 is a hardware-software complex that uses a Chinese purple RP2040 board (Raspberry Pi Pico) as a chipset for the Intel 8086 processor. The RP2040 acts as:
- Bus controller
- ROM/RAM emulator
- I/O controller
- Clock generator (planned)

The RP2040 is 5V tolerant on inputs, so no level shifters are needed for direct connection to the i8086.

## Build Commands

```bash
# Build from cmake-build-release directory
cd cmake-build-release
cmake --build .

# Output: bin/rp2040/Release/MultiIO.uf2 (flashable to RP2040)
```

The project uses:
- Pico SDK
- CMake >= 3.13
- GCC ARM toolchain
- C23 standard
- Optimization flags: -Ofast, -ffunction-sections, -fdata-sections
- Binary mode: copy_to_ram (executes from RAM for maximum performance)

## Architecture

### Two-Layer Design

The project uses a unique two-layer architecture that splits bus handling between hardware and software:

**Layer 1: PIO (Hardware - i8086_bus.pio)**
- Runs independently on RP2040's Programmable I/O state machine
- Handles all timing-critical bus operations in hardware
- Manages i8086 bus signals: ALE, RD, WR, M/IO, BHE, READY
- Controls bidirectional data bus (GPIO 0-15)
- Generates interrupts (IRQ0 for writes, IRQ1 for reads)
- Optimized timing with sideset delays and reduced instruction count
- Can run at up to 133 MHz for deterministic timing

**Layer 2: ARM Cortex-M0+ (Software - cpu_bus.c)**
- Services interrupts from PIO via FIFO
- Implements actual memory/IO emulation logic
- All handlers use `__time_critical_func` macro to run from RAM
- Interrupts run at `PICO_HIGHEST_IRQ_PRIORITY`

### Multicore Architecture

The project uses RP2040's dual-core capability for interrupt handling:

**Core0 (Main):**
- Runs main loop with `__wfi()` (Wait For Interrupt)
- Services PIO interrupts (bus read/write via IRQ0/IRQ1)
- Handles USB serial communication
- Processes user commands (reset, memory dump, etc.)

**Core1 (IRQ Generator + Log Processor):**
- Runs `core1_irq_generator()` in infinite loop
- Generates IRQ0 every ~5492ms (adapted for 500 KHz CPU) using `absolute_time_t` timing
  - At 5 MHz: ~54.925ms (18.2 Hz, IBM PC compatible)
  - At 500 KHz: ~5492ms (for stable operation during development)
- Sets INTR=HIGH when IRQ pending
- **Asynchronous logging**: Processes log events from Core0 via multicore FIFO
- **Real-time video output**: Displays video memory writes to terminal via ANSI escape sequences
- **Benefits**: Offloads both IRQ generation and non-critical I/O from Core0
- **Synchronization**: Uses multicore FIFO for lockless communication
- **IBM PC compatible**: Matches standard 8253/8254 PIT frequency when running at full speed

**INTA Protocol (PIO State Machine - –ò–ó–ú–ï–ù–ï–ù–û):**
- **INTA —Ç–µ–ø–µ—Ä—å –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞–µ—Ç—Å—è –≤ PIO**: –í `i8086_bus.pio` –¥–æ–±–∞–≤–ª–µ–Ω `INTA_cycle`
- **–ü—Ä–æ—Ü–µ—Å—Å INTA**:
  1. PIO –æ–±–Ω–∞—Ä—É–∂–∏–≤–∞–µ—Ç INTA=LOW –ø–æ—Å–ª–µ ALE
  2. –ì–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç IRQ 3 –∏ —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç READY=1 (wait state)
  3. –ñ–¥–µ—Ç –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è INTA —Ü–∏–∫–ª–∞ (INTA=HIGH ‚Üí INTA=LOW)
  4. –ü–µ—Ä–µ–¥–∞–µ—Ç —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –≤ –æ–±—ã—á–Ω—ã–π —Ü–∏–∫–ª —á—Ç–µ–Ω–∏—è
- **–û–±—Ä–∞–±–æ—Ç–∫–∞ –≤ ARM**: `bus_read_handler()` –ø–æ–ª—É—á–∞–µ—Ç IRQ 3
  - –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç —Ñ–ª–∞–≥ `irq_pending1 = true`
  - –ü—Ä–∏ —Å–ª–µ–¥—É—é—â–µ–º —á—Ç–µ–Ω–∏–∏ –≤–æ–∑–≤—Ä–∞—â–∞–µ—Ç –≤–µ–∫—Ç–æ—Ä –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è (0x08)
  - –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ —Å–±—Ä–∞—Å—ã–≤–∞–µ—Ç INTR=0

**–ü–æ—á–µ–º—É INTA —á–µ—Ä–µ–∑ PIO (–∞ –Ω–µ GPIO –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ)?**
- INTA —Ç–µ–ø–µ—Ä—å —á–∞—Å—Ç—å –æ—Å–Ω–æ–≤–Ω–æ–≥–æ state machine
- –ú–∏–Ω–∏–º–∞–ª—å–Ω–∞—è –∑–∞–¥–µ—Ä–∂–∫–∞ —Ä–µ–∞–≥–∏—Ä–æ–≤–∞–Ω–∏—è
- –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∞—è —Å–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∞—Ü–∏—è —Å —à–∏–Ω–Ω—ã–º–∏ —Ü–∏–∫–ª–∞–º–∏
- –£–ø—Ä–æ—â–µ–Ω–Ω–∞—è –ª–æ–≥–∏–∫–∞ –æ–±—Ä–∞–±–æ—Ç–∫–∏ –≤ ARM –∫–æ–¥–µ

### Bus Protocol Flow

**Read Cycle:**
1. PIO latches address on ALE signal
2. PIO raises WAIT (READY=1) to hold CPU
3. PIO triggers IRQ1 when RD active
4. ARM handler reads address from FIFO, returns data
5. PIO outputs data and drops WAIT (READY=0)
6. PIO returns data bus to high-Z after RD inactive

**Write Cycle:**
1. PIO latches address on ALE signal
2. PIO polls RD/WR signals and determines operation type
3. For write: PIO captures 16-bit data from AD0-AD15
4. PIO triggers IRQ0 with optimized timing (side 0 [3] delay)
5. ARM handler processes address+data from aligned memory access

### GPIO Pin Mapping (config.h)

Critical bus signals are hardcoded in `i8086_bus.pio`:
- GPIO 0-15: AD0-AD15 ( multiplexed Address/Data bus, bidirectional)
- GPIO 16-19: A16-A19 (Address bus upper 4 bits)
- GPIO 20: ALE (Address Latch Enable)
- GPIO 21: RD (Read strobe, active LOW)
- GPIO 22: WR (Write strobe, active LOW)
- GPIO 23: INTA (Interrupt acknowledge input from i8086, active LOW) - **–ù–û–í–û–ï**
- GPIO 24: M/IO (Memory/IO select: 1=memory, 0=I/O)
- GPIO 25: BHE (Bus High Enable)
- GPIO 26: INTR (Interrupt request output to i8086, active HIGH) - **–ò–ó–ú–ï–ù–ï–ù–û**
- GPIO 27: READY (Wait state control output to CPU)
- GPIO 28: RESET (Reset output, active LOW)
- GPIO 29: CLK (Clock output to CPU)

**Important:** Pin assignments in the `.define` section of `i8086_bus.pio` must match the actual hardware wiring. Changing them requires understanding PIO's pin constraints.


## Code Organization

**main.c** - Entry point:
- System clock setup (400 MHz overclock with voltage boost)
- USB serial init with delays
- Initialization sequence: `start_cpu_clock()` ‚Üí `reset_cpu()` ‚Üí `pic_init()` ‚Üí `cpu_bus_init()`
- **Core1 IRQ generator**: Generates timer interrupts + processes async logs
- **Multicore logging system**: Shared buffer for bus event logging
- WFI loop with `tight_loop_contents()` hint
- USB command processor (M/V/P/R/B)

**cpu.c/h** - i8086 CPU control:
- `start_cpu_clock()`: PWM generation for i8086 clock (33% duty cycle)
- `reset_cpu()`: RESET sequence (10 clocks LOW, 5 clocks stabilization)

**cpu_bus.c/h** - Bus controller and memory emulation:
- `cpu_bus_init()`: Loads PIO program, sets up IRQ handlers
- `bus_read_handler()`: Services read requests (IRQ1)
- `bus_write_handler()`: Services write requests (IRQ0)
- `i8086_read()`: Highly optimized 16-bit memory/IO reads with aligned access
- `i8086_write()`: Highly optimized 16-bit memory/IO writes with aligned access
- 128KB RAM buffer (4-byte aligned), 8KB ROM (Turbo XT BIOS v3.1, 4-byte aligned)
- 4KB Video RAM (MDA text mode, 0xB0000-0xB7FFF)
- **Asynchronous logging**: `log_event()` function sends events to Core1 via FIFO
- **Performance optimization**: Address alignment via `address & ~1U` for single 16-bit access
- **FIFO efficiency**: Eliminated conditional branches in critical paths
- **Port emulation**: VGA status register at 0x3BA with vsync bit toggling

**i8086_bus.pio** - Highly optimized PIO state machine implementing i8086 bus protocol:
- Captures 20-bit address + control signals (25 GPIO)
- **Optimized polling**: Reduced cycle count in RD/WR detection loop
- **Efficient timing**: Sideset delays combined with IRQ operations
- **Smart data handling**: Uses single 16-bit aligned memory access
- **Consistent naming**: Standardized WR_cycle/RD_cycle labels
- C initialization function at bottom (`i8086_bus_program_init`)

**config.h** - Hardware configuration:
- GPIO pin assignments
- System clock (400 MHz)
- i8086 clock frequency (500 KHz, changeable to 5 MHz for production)
- PIO and IRQ settings
- INTR/INTA/READY pin definitions
- **Logging structures**: `log_entry_t`, `shared_log_buffer_t` for async event logging
- **Circular buffer**: 256-entry log buffer with timestamp support

**pic.c/h** - 8259A PIC emulation (–ò–ù–¢–ï–ì–†–ò–†–û–í–ê–ù–û –í main.c/cpu_bus.c):
- –§—É–Ω–∫—Ü–∏–æ–Ω–∞–ª PIC –∏–Ω—Ç–µ–≥—Ä–∏—Ä–æ–≤–∞–Ω –≤ `main.c` –∏ `cpu_bus.c`
- `pic_init()`: –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä—É–µ—Ç INTR –ø–∏–Ω, –æ—á–∏—â–∞–µ—Ç FIFO, –∑–∞–ø—É—Å–∫–∞–µ—Ç Core1
- `core1_irq_generator()`: –†–∞–±–æ—Ç–∞–µ—Ç –Ω–∞ Core1, –≤—ã–ø–æ–ª–Ω—è–µ—Ç –¥–≤–µ —Ñ—É–Ω–∫—Ü–∏–∏:
  - –ì–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç IRQ0 –∫–∞–∂–¥—ã–µ ~5492ms (–∞–¥–∞–ø—Ç–∏—Ä–æ–≤–∞–Ω–æ –¥–ª—è 500 –ö–ì—Ü)
  - –û–±—Ä–∞–±–∞—Ç—ã–≤–∞–µ—Ç –ª–æ–≥–∏ –∏–∑ FIFO –∏ –≤—ã–≤–æ–¥–∏—Ç –∏—Ö –∞—Å–∏–Ω—Ö—Ä–æ–Ω–Ω–æ
  - –í —Ä–µ–∂–∏–º–µ 5 –ú–ì—Ü: ~54.925ms (18.2 Hz, IBM PC —Å—Ç–∞–Ω–¥–∞—Ä—Ç)
- **INTA –æ–±—Ä–∞–±–æ—Ç–∫–∞ —á–µ—Ä–µ–∑ PIO**: –í `i8086_bus.pio` —Ä–µ–∞–ª–∏–∑–æ–≤–∞–Ω `INTA_cycle`
  - –ò—Å–ø–æ–ª—å–∑—É–µ—Ç IRQ 3 –¥–ª—è —Å–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∞—Ü–∏–∏ INTA –ø—Ä–æ—Ç–æ–∫–æ–ª–∞
  - –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ —É–ø—Ä–∞–≤–ª—è–µ—Ç READY —Å–∏–≥–Ω–∞–ª–æ–º –≤–æ –≤—Ä–µ–º—è INTA
  - –û—Ç–ø—Ä–∞–≤–ª—è–µ—Ç –≤–µ–∫—Ç–æ—Ä –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è (0x08 –¥–ª—è IRQ0) —á–µ—Ä–µ–∑ bus_read_handler

**bios.h** - Turbo XT BIOS v3.1 (10/28/2017) ROM image (8KB array)

**–í–∏–¥–µ–æ–ø–∞–º—è—Ç—å (–ù–û–í–û–ï):**
- `videoram[4096]`: 4KB –≤–∏–¥–µ–æ–ø–∞–º—è—Ç—å –¥–ª—è —Ç–µ–∫—Å—Ç–æ–≤–æ–≥–æ —Ä–µ–∂–∏–º–∞
- –ê–¥—Ä–µ—Å–∞—Ü–∏—è: 0xB0000-0xB8000 (–º–æ–Ω–∏—Ç–æ—Ä–Ω—ã–π —Ä–µ–∂–∏–º MDA)
- –ü–æ–¥–¥–µ—Ä–∂–∫–∞ 16-–±–∏—Ç–Ω—ã—Ö –∏ 8-–±–∏—Ç–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π –∑–∞–ø–∏—Å–∏
- –û—Ç–æ–±—Ä–∞–∂–µ–Ω–∏–µ —á–µ—Ä–µ–∑ USB –∫–æ–º–∞–Ω–¥–æ–π 'V' –≤ main.c

## Current Implementation Status

**Implemented (–§–∞–∑–∞ 1 complete + performance optimizations + interrupts + –≤–∏–¥–µ–æ + –ª–æ–≥–∏—Ä–æ–≤–∞–Ω–∏–µ):**
- ‚úÖ Clock generation on GPIO29 (PWM, 500 KHz, 33% duty cycle)
- ‚úÖ RESET sequence on GPIO28
- ‚úÖ Highly optimized PIO bus controller for i8086 (16-bit data bus, 20-bit address)
- ‚úÖ ROM emulation: 8KB Turbo XT BIOS v3.1 at 0xFE000-0xFFFFF (4-byte aligned)
- ‚úÖ RAM emulation: 128KB at 0x00000-0x1FFFF (4-byte aligned)
- ‚úÖ **–í–∏–¥–µ–æ–ø–∞–º—è—Ç—å**: 4KB at 0xB0000-0xB7FFF (MDA —Ç–µ–∫—Å—Ç–æ–≤—ã–π —Ä–µ–∂–∏–º)
- ‚úÖ Memory vs I/O address decoding (M/IO signal)
- ‚úÖ **Ultra-fast 16-bit bus operations** via aligned memory access
- ‚úÖ **BHE handling**: –ü–æ–ª–Ω–∞—è –ø–æ–¥–¥–µ—Ä–∂–∫–∞ 8/16 –±–∏—Ç–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π
- ‚úÖ **INTA —á–µ—Ä–µ–∑ PIO**: –û–±—Ä–∞–±–æ—Ç–∫–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π —á–µ—Ä–µ–∑ state machine (IRQ 3)
- ‚úÖ **INTR –Ω–∞ GPIO26**: –ì–µ–Ω–µ—Ä–∞—Ü–∏—è –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π Core1
- ‚úÖ **Core1 IRQ generator + log processor** (–∞—Å–∏–Ω—Ö—Ä–æ–Ω–Ω—ã–π –≤—ã–≤–æ–¥ –ª–æ–≥–æ–≤)
- ‚úÖ **–ê—Å–∏–Ω—Ö—Ä–æ–Ω–Ω–æ–µ –ª–æ–≥–∏—Ä–æ–≤–∞–Ω–∏–µ**: Multicore FIFO, –∫–æ–ª—å—Ü–µ–≤–æ–π –±—É—Ñ–µ—Ä –Ω–∞ 256 –∑–∞–ø–∏—Å–µ–π
- ‚úÖ **Real-time video output**: –í—ã–≤–æ–¥ –≤–∏–¥–µ–æ–ø–∞–º—è—Ç–∏ –≤ —Ç–µ—Ä–º–∏–Ω–∞–ª —á–µ—Ä–µ–∑ ANSI
- ‚úÖ **VGA port emulation**: –ü–æ—Ä—Ç 0x3BA —Å vsync –±–∏—Ç–∞–º–∏
- ‚úÖ **Compiler optimizations**: -Ofast, copy_to_ram, size optimizations
- üöÄ **100x performance boost**: 5 KHz ‚Üí 500 KHz (–≥–æ—Ç–æ–≤ –∫ 5 MHz)

**Not yet implemented (–§–∞–∑–∞ 2):**
- ‚ö†Ô∏è Full 8259A register interface (ICW1-ICW4, OCW1-OCW3)
- ‚ö†Ô∏è Additional I/O devices (UART, PIT hardware emulation)
- ‚ö†Ô∏è DMA controller
- ‚ö†Ô∏è Full speed operation (5 MHz+)
- ‚ö†Ô∏è Additional video modes (CGA/EGA compatibility)

## Development Guidelines

### Code Style

Follow KISS principle (Keep It Simple, Stupid):
- Self-documenting code preferred over excessive comments
- Functions should only be created when code is reused
- Avoid premature abstraction
- Comments in Russian for this project

### Adding New I/O Ports

Add cases to `i8086_read()` and `i8086_write()` in `cpu_bus.c`. These functions receive:
- 20-bit address (for I/O use lower 16 bits as port number)
- is_memory_access flag (true for memory, false for I/O)
- bhe flag –¥–ª—è 8/16 –±–∏—Ç–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π

**–¢–µ–∫—É—â–∏–µ –ø–æ—Ä—Ç—ã:**
- –ü–æ—Ä—Ç 0x3BA: VGA status register (—ç–º—É–ª—è—Ü–∏—è vsync –±–∏—Ç–æ–≤)
- –ü–æ—Ä—Ç—ã 0x000-0xFFF: –û–±—â–∏–µ –ø–æ—Ä—Ç—ã (–≤–æ–∑–≤—Ä–∞—â–∞—é—Ç 0xFFFF –¥–ª—è –Ω–µ–æ–ø—Ä–µ–¥–µ–ª–µ–Ω–Ω—ã—Ö –ø–æ—Ä—Ç–æ–≤)

### USB Commands (main.c)

- **'M'**: –î–∞–º–ø –ø–∞–º—è—Ç–∏ (–ø–µ—Ä–≤—ã–µ 400 –±–∞–π—Ç RAM)
- **'V'**: –î–∞–º–ø –≤–∏–¥–µ–æ–ø–∞–º—è—Ç–∏ (–ø–µ—Ä–≤—ã–µ 5 —Å—Ç—Ä–æ–∫ x 80 —Å–∏–º–≤–æ–ª–æ–≤)
- **'P'**: –î–∞–º–ø –ø–æ—Ä—Ç–æ–≤ –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞ (–ø–µ—Ä–≤—ã–µ 400 –±–∞–π—Ç)
- **'R'**: –°–±—Ä–æ—Å CPU (–æ—á–∏—â–∞–µ—Ç INTR –∏ –≤—ã–ø–æ–ª–Ω—è–µ—Ç reset_cpu())
- **'B'**: –ü–µ—Ä–µ–∑–∞–≥—Ä—É–∑–∫–∞ RP2040 –≤ bootloader mode

**Note**: –í–∏–¥–µ–æ–ø–∞–º—è—Ç—å –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ –≤—ã–≤–æ–¥–∏—Ç—Å—è –≤ —Ç–µ—Ä–º–∏–Ω–∞–ª –≤ real-time —á–µ—Ä–µ–∑ Core1

### Modifying PIO Bus Logic

Edit `i8086_bus.pio` carefully - PIO assembly is timing-sensitive:
- All comments in Russian
- Test thoroughly - incorrect timing can hang i8086
- PIO program is recompiled automatically via `pico_generate_pio_header()`
- RD is checked before WR in polling loop (80% of operations are reads)

### Performance Considerations

**Current performance @ 400 MHz / 500 KHz i8086:**
- Available: 3200 RP2040 ticks per i8086 bus cycle (at 500 KHz)
- **Required with optimizations:** ~75 RP2040 ticks (40% improvement!)
- Reserve: 42x (extremely safe, ready for 5 MHz operation)
- CPU load: ~2.5% worst case at 500 KHz
- **At 5 MHz**: 320 ticks available, ~75 required, 4.2x reserve, ~25% CPU load

**Performance achievements:**
- Successfully running at 500 KHz (100x faster than initial 5 KHz)
- Stable BIOS execution with vsync port emulation
- Real-time video output to terminal
- Zero blocking in IRQ handlers (async logging via FIFO)

**Recent performance optimizations:**
- ‚úÖ **Address alignment optimization**: Single 16-bit memory access via `address & ~1U`
- ‚úÖ **Memory alignment**: 4-byte aligned arrays (`__attribute__((aligned(4)))`)
- ‚úÖ **Eliminated conditional branches**: Direct memory access without boundary checks
- ‚úÖ **Optimized PIO timing**: Reduced instruction count and sideset delays
- ‚úÖ **Compiler optimizations**: -Ofast, -ffunction-sections, -fdata-sections
- ‚úÖ **RAM execution**: copy_to_ram binary mode for maximum speed
- ‚úÖ **Asynchronous logging**: Non-blocking event logging via multicore FIFO
- ‚úÖ **Reduced RAM**: 224KB ‚Üí 128KB to free memory for logging buffers

**General optimization tips:**
- IRQ handlers run at highest priority (`PICO_HIGHEST_IRQ_PRIORITY`)
- Use `__time_critical_func` for all bus handlers (placed in RAM)
- PIO FIFO depth is 4 entries - handlers process extremely fast now
- Memory arrays are 4-byte aligned in SRAM (maximum access speed)

### Initialization Order (Critical!)

```c
start_cpu_clock();   // 1. Start clock first (PWM on GPIO29)
reset_cpu();         // 2. Reset CPU (hold in reset while setting up)
pic_init();          // 3. Initialize interrupt controller, clear FIFO, start Core1
cpu_bus_init();      // 4. Initialize PIO and IRQ handlers last
// CPU is now ready - it will start executing after reset is released
```

Wrong order = i8086 starts before PIO is ready = bus conflicts!

**Important notes:**
- `pic_init()` launches Core1 and initializes the logging system
- `pic_init()` clears multicore FIFO to prevent stale data
- `cpu_bus_init()` must be last to ensure Core1 is ready for FIFO communication
- Core1 starts immediately: generates IRQ0 + processes async logs
- Reset clears INTR signal before CPU starts

### Memory Map

```
0x00000 - 0x1FFFF : RAM (128KB) - **–û–ü–¢–ò–ú–ò–ó–ò–†–û–í–ê–ù–û**
0x20000 - 0xAFFFF : Unmapped (returns 0xFFFF)
0xB0000 - 0xB7FFF : Video RAM MDA (4KB)
0xB8000 - 0xFDFFF : Unmapped (returns 0xFFFF)
0xFE000 - 0xFFFFF : ROM Turbo XT BIOS v3.1 (8KB)
```

Reset vector at 0xFFFF0 ‚Üí points into ROM.

### Logging System Architecture

**–ê—Å–∏–Ω—Ö—Ä–æ–Ω–Ω–æ–µ –ª–æ–≥–∏—Ä–æ–≤–∞–Ω–∏–µ —Å–æ–±—ã—Ç–∏–π —à–∏–Ω—ã:**
- Core0 (IRQ handlers) ‚Üí –∑–∞–ø–∏—Å—ã–≤–∞—é—Ç —Å–æ–±—ã—Ç–∏—è –≤ –∫–æ–ª—å—Ü–µ–≤–æ–π –±—É—Ñ–µ—Ä
- Core0 ‚Üí Core1: –æ—Ç–ø—Ä–∞–≤–∫–∞ –∏–Ω–¥–µ–∫—Å–∞ —á–µ—Ä–µ–∑ multicore FIFO (–Ω–µ–±–ª–æ–∫–∏—Ä—É—é—â–∞—è)
- Core1 ‚Üí —á–∏—Ç–∞–µ—Ç —Å–æ–±—ã—Ç–∏—è –∏–∑ –±—É—Ñ–µ—Ä–∞, —Ñ–æ—Ä–º–∞—Ç–∏—Ä—É–µ—Ç –∏ –≤—ã–≤–æ–¥–∏—Ç —á–µ—Ä–µ–∑ USB
- **–ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞**: –ù—É–ª–µ–≤–∞—è –∑–∞–¥–µ—Ä–∂–∫–∞ –≤ IRQ handlers, –Ω–µ—Ç –±–ª–æ–∫–∏—Ä–æ–≤–æ–∫ printf

**–°—Ç—Ä—É–∫—Ç—É—Ä—ã –¥–∞–Ω–Ω—ã—Ö:**
```c
typedef struct {
    uint64_t timestamp;   // –°—á–µ—Ç—á–∏–∫ —Å–æ–±—ã—Ç–∏–π –¥–ª—è –æ—Ç–ª–∞–¥–∫–∏
    log_type_t type;      // LOG_READ, LOG_WRITE, LOG_INTA
    uint32_t address;     // 20-–±–∏—Ç–Ω—ã–π –∞–¥—Ä–µ—Å
    uint16_t data;        // 16-–±–∏—Ç–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ
    bool bhe;             // –°–æ—Å—Ç–æ—è–Ω–∏–µ BHE
    bool mio;             // –°–æ—Å—Ç–æ—è–Ω–∏–µ MIO
} log_entry_t;

typedef struct {
    log_entry_t buffer[256];      // –ö–æ–ª—å—Ü–µ–≤–æ–π –±—É—Ñ–µ—Ä
    volatile uint32_t head;       // –£–∫–∞–∑–∞—Ç–µ–ª—å –∑–∞–ø–∏—Å–∏
} shared_log_buffer_t;
```

**–û—Å–æ–±–µ–Ω–Ω–æ—Å—Ç–∏ —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–∏:**
- –¢–æ–ª—å–∫–æ —Å–æ–±—ã—Ç–∏—è –≤–∏–¥–µ–æ–ø–∞–º—è—Ç–∏ (0xB0000-0xB7FFF) –ª–æ–≥–∏—Ä—É—é—Ç—Å—è –¥–ª—è –æ–ø—Ç–∏–º–∏–∑–∞—Ü–∏–∏
- FIFO –∑–∞–ø–æ–ª–Ω—è–µ—Ç—Å—è —Ç–æ–ª—å–∫–æ –ø—Ä–∏ –Ω–∞–ª–∏—á–∏–∏ –º–µ—Å—Ç–∞ (–Ω–µ–±–ª–æ–∫–∏—Ä—É—é—â–∞—è –ø—Ä–æ–≤–µ—Ä–∫–∞)
- Core1 –≤—ã–≤–æ–¥–∏—Ç —Å–∏–º–≤–æ–ª—ã –≤ —Ç–µ—Ä–º–∏–Ω–∞–ª —á–µ—Ä–µ–∑ ANSI escape sequences
- –§–æ—Ä–º–∞—Ç –≤—ã–≤–æ–¥–∞: `\x1b[row;col]Hchar` –¥–ª—è –ø–æ–∑–∏—Ü–∏–æ–Ω–∏—Ä–æ–≤–∞–Ω–∏—è
