

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5823 clock pin(s) of sequential element(s)
0 instances converted, 5823 sequential instances remain driven by gated/generated clocks

============================================================================================== Non-Gated/Non-Generated Clocks ==============================================================================================
Clock Tree ID     Driving Element                                                                               Drive Element Type     Fanout     Sample Instance                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG                  17         CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
============================================================================================================================================================================================================================
=========================================================================================================================================================== Gated/Generated Clocks ============================================================================================================================================================
Clock Tree ID     Driving Element                                                                      Drive Element Type     Fanout     Sample Instance                                                                         Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_0_inst_0.FCCC_0_0.CCC_INST                                                      CCC                    5509       reset_synchronizer_0.sync_deasert_reg[1]                                                Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK_0     CFG4                   314        MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                                                     
===============================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

