{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449755262319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449755262320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 14:47:42 2015 " "Processing started: Thu Dec 10 14:47:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449755262320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449755262320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449755262320 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449755262544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCreg-pcreg_arch " "Found design unit 1: PCreg-pcreg_arch" {  } { { "PCreg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/PCreg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263025 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCreg " "Found entity 1: PCreg" {  } { { "PCreg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/PCreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449755263025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-CacheArch " "Found design unit 1: Cache-CacheArch" {  } { { "Cache.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/Cache.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263027 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "Cache.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/Cache.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449755263027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-reg_file_arch " "Found design unit 1: reg_file-reg_file_arch" {  } { { "reg_file.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/reg_file.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263029 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449755263029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-reg_arch " "Found design unit 1: reg-reg_arch" {  } { { "reg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263031 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449755263031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_32-decoder_32_arch " "Found design unit 1: decoder_32-decoder_32_arch" {  } { { "decoder.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263033 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_32 " "Found entity 1: decoder_32" {  } { { "decoder.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449755263033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mx_32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MX_32_1-MX_32_1_arch " "Found design unit 1: MX_32_1-MX_32_1_arch" {  } { { "MX_32_1.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/MX_32_1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263035 ""} { "Info" "ISGN_ENTITY_NAME" "1 MX_32_1 " "Found entity 1: MX_32_1" {  } { { "MX_32_1.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/MX_32_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449755263035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file custom_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_types " "Found design unit 1: custom_types" {  } { { "custom_types.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/custom_types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449755263037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_predictor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_predictor-branch_predictor_arch " "Found design unit 1: branch_predictor-branch_predictor_arch" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/branch_predictor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263039 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/branch_predictor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449755263039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-fetch_arch " "Found design unit 1: fetch-fetch_arch" {  } { { "fetch.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/fetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263041 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449755263041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-processor_arch " "Found design unit 1: processor-processor_arch" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263043 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449755263043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449755263043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449755263070 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CACHE_rd_data processor.vhd(64) " "VHDL Signal Declaration warning at processor.vhd(64): used implicit default value for signal \"CACHE_rd_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CACHE_wr processor.vhd(64) " "VHDL Signal Declaration warning at processor.vhd(64): used implicit default value for signal \"CACHE_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CACHE_data_in processor.vhd(65) " "VHDL Signal Declaration warning at processor.vhd(65): used implicit default value for signal \"CACHE_data_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FETCH_update_entry processor.vhd(66) " "VHDL Signal Declaration warning at processor.vhd(66): used implicit default value for signal \"FETCH_update_entry\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FETCH_prediction_was_success processor.vhd(66) " "VHDL Signal Declaration warning at processor.vhd(66): used implicit default value for signal \"FETCH_prediction_was_success\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FETCH_is_prediction_entry_found processor.vhd(66) " "Verilog HDL or VHDL warning at processor.vhd(66): object \"FETCH_is_prediction_entry_found\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FETCH_prediction processor.vhd(66) " "Verilog HDL or VHDL warning at processor.vhd(66): object \"FETCH_prediction\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FETCH_update_entry_pc processor.vhd(67) " "VHDL Signal Declaration warning at processor.vhd(67): used implicit default value for signal \"FETCH_update_entry_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FETCH_update_entry_jmp_address processor.vhd(67) " "VHDL Signal Declaration warning at processor.vhd(67): used implicit default value for signal \"FETCH_update_entry_jmp_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FETCH_pc_out processor.vhd(67) " "Verilog HDL or VHDL warning at processor.vhd(67): object \"FETCH_pc_out\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FETCH_pc_plus processor.vhd(67) " "Verilog HDL or VHDL warning at processor.vhd(67): object \"FETCH_pc_plus\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FETCH_prediction_address processor.vhd(67) " "Verilog HDL or VHDL warning at processor.vhd(67): object \"FETCH_prediction_address\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449755263072 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Cache:CACHE_ENTITY " "Elaborating entity \"Cache\" for hierarchy \"Cache:CACHE_ENTITY\"" {  } { { "processor.vhd" "CACHE_ENTITY" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449755263074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "whitespace Cache.vhd(27) " "Verilog HDL or VHDL warning at Cache.vhd(27): object \"whitespace\" assigned a value but never read" {  } { { "Cache.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/Cache.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449755263076 "|processor|Cache:CACHE_ENTITY"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "m syn_textio.vhd(213) " "VHDL Variable Declaration warning at syn_textio.vhd(213): used initial value expression for variable \"m\" because variable was never assigned a value" {  } { { "synopsys/ieee/syn_textio.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_textio.vhd" 213 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1449755263114 "|processor|Cache:CACHE_ENTITY"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "whitespace Cache.vhd(70) " "VHDL Variable Declaration warning at Cache.vhd(70): used initial value expression for variable \"whitespace\" because variable was never assigned a value" {  } { { "Cache.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/Cache.vhd" 70 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1449755263160 "|processor|Cache:CACHE_ENTITY"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "bv syn_textio.vhd(378) " "VHDL Variable Declaration warning at syn_textio.vhd(378): used initial value expression for variable \"bv\" because variable was never assigned a value" {  } { { "synopsys/ieee/syn_textio.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_textio.vhd" 378 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1449755263160 "|processor|Cache:CACHE_ENTITY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCreg PCreg:PC_REG " "Elaborating entity \"PCreg\" for hierarchy \"PCreg:PC_REG\"" {  } { { "processor.vhd" "PC_REG" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449755263179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:FETCH_PHASE " "Elaborating entity \"fetch\" for hierarchy \"fetch:FETCH_PHASE\"" {  } { { "processor.vhd" "FETCH_PHASE" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449755263182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor fetch:FETCH_PHASE\|branch_predictor:PREDICTOR " "Elaborating entity \"branch_predictor\" for hierarchy \"fetch:FETCH_PHASE\|branch_predictor:PREDICTOR\"" {  } { { "fetch.vhd" "PREDICTOR" { Text "C:/Users/Filip/Desktop/Pipeline/fetch.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449755263187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449755263643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449755263643 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449755263674 "|processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449755263674 "|processor|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449755263674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449755263675 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449755263675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449755263675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449755263699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 14:47:43 2015 " "Processing ended: Thu Dec 10 14:47:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449755263699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449755263699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449755263699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449755263699 ""}
