Fitter report for spectru
Tue Mar 28 13:19:01 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Mar 28 13:19:01 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; spectru                                     ;
; Top-level Entity Name              ; frequency_finder                            ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 13,682 / 114,480 ( 12 % )                   ;
;     Total combinational functions  ; 12,076 / 114,480 ( 11 % )                   ;
;     Dedicated logic registers      ; 10,991 / 114,480 ( 10 % )                   ;
; Total registers                    ; 10991                                       ;
; Total pins                         ; 49 / 529 ( 9 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 807,488 / 3,981,312 ( 20 % )                ;
; Embedded Multiplier 9-bit elements ; 102 / 532 ( 19 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.1%      ;
;     Processor 3            ;   4.8%      ;
;     Processor 4            ;   4.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                              ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                  ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]~_Duplicate_1  ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]~_Duplicate_1 ; Q                ;                       ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                ; DATAA            ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                ;
+--------------+------------------+--------------+------------------+---------------+----------------+
; Name         ; Ignored Entity   ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source ;
+--------------+------------------+--------------+------------------+---------------+----------------+
; Location     ;                  ;              ; AUD_ADCDAT       ; PIN_D2        ; QSF Assignment ;
; Location     ;                  ;              ; AUD_ADCLRCK      ; PIN_C2        ; QSF Assignment ;
; Location     ;                  ;              ; AUD_BCLK         ; PIN_F2        ; QSF Assignment ;
; Location     ;                  ;              ; AUD_DACDAT       ; PIN_D1        ; QSF Assignment ;
; Location     ;                  ;              ; AUD_DACLRCK      ; PIN_E3        ; QSF Assignment ;
; Location     ;                  ;              ; AUD_XCK          ; PIN_E1        ; QSF Assignment ;
; Location     ;                  ;              ; CLOCK2_50        ; PIN_AG14      ; QSF Assignment ;
; Location     ;                  ;              ; CLOCK3_50        ; PIN_AG15      ; QSF Assignment ;
; Location     ;                  ;              ; CLOCK_50         ; PIN_Y2        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[0]     ; PIN_R6        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[10]    ; PIN_R5        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[11]    ; PIN_AA5       ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[12]    ; PIN_Y7        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[1]     ; PIN_V8        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[2]     ; PIN_U8        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[3]     ; PIN_P1        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[4]     ; PIN_V5        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[5]     ; PIN_W8        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[6]     ; PIN_W7        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[7]     ; PIN_AA7       ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[8]     ; PIN_Y5        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_ADDR[9]     ; PIN_Y6        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_BA[0]       ; PIN_U7        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_BA[1]       ; PIN_R4        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_CAS_N       ; PIN_V7        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_CKE         ; PIN_AA6       ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_CLK         ; PIN_AE5       ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_CS_N        ; PIN_T4        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQM[0]      ; PIN_U2        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQM[1]      ; PIN_W4        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQM[2]      ; PIN_K8        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQM[3]      ; PIN_N8        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[0]       ; PIN_W3        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[10]      ; PIN_AB1       ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[11]      ; PIN_AA3       ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[12]      ; PIN_AB2       ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[13]      ; PIN_AC1       ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[14]      ; PIN_AB3       ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[15]      ; PIN_AC2       ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[16]      ; PIN_M8        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[17]      ; PIN_L8        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[18]      ; PIN_P2        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[19]      ; PIN_N3        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[1]       ; PIN_W2        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[20]      ; PIN_N4        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[21]      ; PIN_M4        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[22]      ; PIN_M7        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[23]      ; PIN_L7        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[24]      ; PIN_U5        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[25]      ; PIN_R7        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[26]      ; PIN_R1        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[27]      ; PIN_R2        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[28]      ; PIN_R3        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[29]      ; PIN_T3        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[2]       ; PIN_V4        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[30]      ; PIN_U4        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[31]      ; PIN_U1        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[3]       ; PIN_W1        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[4]       ; PIN_V3        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[5]       ; PIN_V2        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[6]       ; PIN_V1        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[7]       ; PIN_U3        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[8]       ; PIN_Y3        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_DQ[9]       ; PIN_Y4        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_RAS_N       ; PIN_U6        ; QSF Assignment ;
; Location     ;                  ;              ; DRAM_WE_N        ; PIN_V6        ; QSF Assignment ;
; Location     ;                  ;              ; EEP_I2C_SCLK     ; PIN_D14       ; QSF Assignment ;
; Location     ;                  ;              ; EEP_I2C_SDAT     ; PIN_E14       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_GTX_CLK    ; PIN_A17       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_INT_N      ; PIN_A21       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_LINK100    ; PIN_C14       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_MDC        ; PIN_C20       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_MDIO       ; PIN_B21       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_RST_N      ; PIN_C19       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_RX_CLK     ; PIN_A15       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_RX_COL     ; PIN_E15       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_RX_CRS     ; PIN_D15       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_RX_DATA[0] ; PIN_C16       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_RX_DATA[1] ; PIN_D16       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_RX_DATA[2] ; PIN_D17       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_RX_DATA[3] ; PIN_C15       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_RX_DV      ; PIN_C17       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_RX_ER      ; PIN_D18       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_TX_CLK     ; PIN_B17       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_TX_DATA[0] ; PIN_C18       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_TX_DATA[1] ; PIN_D19       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_TX_DATA[2] ; PIN_A19       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_TX_DATA[3] ; PIN_B19       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_TX_EN      ; PIN_A18       ; QSF Assignment ;
; Location     ;                  ;              ; ENET0_TX_ER      ; PIN_B18       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_GTX_CLK    ; PIN_C23       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_INT_N      ; PIN_D24       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_LINK100    ; PIN_D13       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_MDC        ; PIN_D23       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_MDIO       ; PIN_D25       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_RST_N      ; PIN_D22       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_RX_CLK     ; PIN_B15       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_RX_COL     ; PIN_B22       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_RX_CRS     ; PIN_D20       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_RX_DATA[0] ; PIN_B23       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_RX_DATA[1] ; PIN_C21       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_RX_DATA[2] ; PIN_A23       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_RX_DATA[3] ; PIN_D21       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_RX_DV      ; PIN_A22       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_RX_ER      ; PIN_C24       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_TX_CLK     ; PIN_C22       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_TX_DATA[0] ; PIN_C25       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_TX_DATA[1] ; PIN_A26       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_TX_DATA[2] ; PIN_B26       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_TX_DATA[3] ; PIN_C26       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_TX_EN      ; PIN_B25       ; QSF Assignment ;
; Location     ;                  ;              ; ENET1_TX_ER      ; PIN_A25       ; QSF Assignment ;
; Location     ;                  ;              ; ENETCLK_25       ; PIN_A14       ; QSF Assignment ;
; Location     ;                  ;              ; EX_IO[0]         ; PIN_J10       ; QSF Assignment ;
; Location     ;                  ;              ; EX_IO[1]         ; PIN_J14       ; QSF Assignment ;
; Location     ;                  ;              ; EX_IO[2]         ; PIN_H13       ; QSF Assignment ;
; Location     ;                  ;              ; EX_IO[3]         ; PIN_H14       ; QSF Assignment ;
; Location     ;                  ;              ; EX_IO[4]         ; PIN_F14       ; QSF Assignment ;
; Location     ;                  ;              ; EX_IO[5]         ; PIN_E10       ; QSF Assignment ;
; Location     ;                  ;              ; EX_IO[6]         ; PIN_D9        ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[0]       ; PIN_AG12      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[10]      ; PIN_AE9       ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[11]      ; PIN_AF9       ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[12]      ; PIN_AA10      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[13]      ; PIN_AD8       ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[14]      ; PIN_AC8       ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[15]      ; PIN_Y10       ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[16]      ; PIN_AA8       ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[17]      ; PIN_AH12      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[18]      ; PIN_AC12      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[19]      ; PIN_AD12      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[1]       ; PIN_AH7       ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[20]      ; PIN_AE10      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[21]      ; PIN_AD10      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[22]      ; PIN_AD11      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[2]       ; PIN_Y13       ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[3]       ; PIN_Y14       ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[4]       ; PIN_Y12       ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[5]       ; PIN_AA13      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[6]       ; PIN_AA12      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[7]       ; PIN_AB13      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[8]       ; PIN_AB12      ; QSF Assignment ;
; Location     ;                  ;              ; FL_ADDR[9]       ; PIN_AB10      ; QSF Assignment ;
; Location     ;                  ;              ; FL_CE_N          ; PIN_AG7       ; QSF Assignment ;
; Location     ;                  ;              ; FL_DQ[0]         ; PIN_AH8       ; QSF Assignment ;
; Location     ;                  ;              ; FL_DQ[1]         ; PIN_AF10      ; QSF Assignment ;
; Location     ;                  ;              ; FL_DQ[2]         ; PIN_AG10      ; QSF Assignment ;
; Location     ;                  ;              ; FL_DQ[3]         ; PIN_AH10      ; QSF Assignment ;
; Location     ;                  ;              ; FL_DQ[4]         ; PIN_AF11      ; QSF Assignment ;
; Location     ;                  ;              ; FL_DQ[5]         ; PIN_AG11      ; QSF Assignment ;
; Location     ;                  ;              ; FL_DQ[6]         ; PIN_AH11      ; QSF Assignment ;
; Location     ;                  ;              ; FL_DQ[7]         ; PIN_AF12      ; QSF Assignment ;
; Location     ;                  ;              ; FL_OE_N          ; PIN_AG8       ; QSF Assignment ;
; Location     ;                  ;              ; FL_RST_N         ; PIN_AE11      ; QSF Assignment ;
; Location     ;                  ;              ; FL_RY            ; PIN_Y1        ; QSF Assignment ;
; Location     ;                  ;              ; FL_WE_N          ; PIN_AC10      ; QSF Assignment ;
; Location     ;                  ;              ; FL_WP_N          ; PIN_AE12      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[0]          ; PIN_AB22      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[10]         ; PIN_AC19      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[11]         ; PIN_AF16      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[12]         ; PIN_AD19      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[13]         ; PIN_AF15      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[14]         ; PIN_AF24      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[15]         ; PIN_AE21      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[16]         ; PIN_AF25      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[17]         ; PIN_AC22      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[18]         ; PIN_AE22      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[19]         ; PIN_AF21      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[1]          ; PIN_AC15      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[20]         ; PIN_AF22      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[21]         ; PIN_AD22      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[22]         ; PIN_AG25      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[23]         ; PIN_AD25      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[24]         ; PIN_AH25      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[25]         ; PIN_AE25      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[26]         ; PIN_AG22      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[27]         ; PIN_AE24      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[28]         ; PIN_AH22      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[29]         ; PIN_AF26      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[2]          ; PIN_AB21      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[30]         ; PIN_AE20      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[31]         ; PIN_AG23      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[32]         ; PIN_AF20      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[33]         ; PIN_AH26      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[34]         ; PIN_AH23      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[35]         ; PIN_AG26      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[3]          ; PIN_Y17       ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[4]          ; PIN_AC21      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[5]          ; PIN_Y16       ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[6]          ; PIN_AD21      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[7]          ; PIN_AE16      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[8]          ; PIN_AD15      ; QSF Assignment ;
; Location     ;                  ;              ; GPIO[9]          ; PIN_AE15      ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[0]          ; PIN_G18       ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[1]          ; PIN_F22       ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[2]          ; PIN_E17       ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[3]          ; PIN_L26       ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[4]          ; PIN_L25       ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[5]          ; PIN_J22       ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[6]          ; PIN_H22       ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[0]          ; PIN_M24       ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[1]          ; PIN_Y22       ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[2]          ; PIN_W21       ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[3]          ; PIN_W22       ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[4]          ; PIN_W25       ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[5]          ; PIN_U23       ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[6]          ; PIN_U24       ; QSF Assignment ;
; Location     ;                  ;              ; HEX2[0]          ; PIN_AA25      ; QSF Assignment ;
; Location     ;                  ;              ; HEX2[1]          ; PIN_AA26      ; QSF Assignment ;
; Location     ;                  ;              ; HEX2[2]          ; PIN_Y25       ; QSF Assignment ;
; Location     ;                  ;              ; HEX2[3]          ; PIN_W26       ; QSF Assignment ;
; Location     ;                  ;              ; HEX2[4]          ; PIN_Y26       ; QSF Assignment ;
; Location     ;                  ;              ; HEX2[5]          ; PIN_W27       ; QSF Assignment ;
; Location     ;                  ;              ; HEX2[6]          ; PIN_W28       ; QSF Assignment ;
; Location     ;                  ;              ; HEX3[0]          ; PIN_V21       ; QSF Assignment ;
; Location     ;                  ;              ; HEX3[1]          ; PIN_U21       ; QSF Assignment ;
; Location     ;                  ;              ; HEX3[2]          ; PIN_AB20      ; QSF Assignment ;
; Location     ;                  ;              ; HEX3[3]          ; PIN_AA21      ; QSF Assignment ;
; Location     ;                  ;              ; HEX3[4]          ; PIN_AD24      ; QSF Assignment ;
; Location     ;                  ;              ; HEX3[5]          ; PIN_AF23      ; QSF Assignment ;
; Location     ;                  ;              ; HEX3[6]          ; PIN_Y19       ; QSF Assignment ;
; Location     ;                  ;              ; HEX4[0]          ; PIN_AB19      ; QSF Assignment ;
; Location     ;                  ;              ; HEX4[1]          ; PIN_AA19      ; QSF Assignment ;
; Location     ;                  ;              ; HEX4[2]          ; PIN_AG21      ; QSF Assignment ;
; Location     ;                  ;              ; HEX4[3]          ; PIN_AH21      ; QSF Assignment ;
; Location     ;                  ;              ; HEX4[4]          ; PIN_AE19      ; QSF Assignment ;
; Location     ;                  ;              ; HEX4[5]          ; PIN_AF19      ; QSF Assignment ;
; Location     ;                  ;              ; HEX4[6]          ; PIN_AE18      ; QSF Assignment ;
; Location     ;                  ;              ; HEX5[0]          ; PIN_AD18      ; QSF Assignment ;
; Location     ;                  ;              ; HEX5[1]          ; PIN_AC18      ; QSF Assignment ;
; Location     ;                  ;              ; HEX5[2]          ; PIN_AB18      ; QSF Assignment ;
; Location     ;                  ;              ; HEX5[3]          ; PIN_AH19      ; QSF Assignment ;
; Location     ;                  ;              ; HEX5[4]          ; PIN_AG19      ; QSF Assignment ;
; Location     ;                  ;              ; HEX5[5]          ; PIN_AF18      ; QSF Assignment ;
; Location     ;                  ;              ; HEX5[6]          ; PIN_AH18      ; QSF Assignment ;
; Location     ;                  ;              ; HEX6[0]          ; PIN_AA17      ; QSF Assignment ;
; Location     ;                  ;              ; HEX6[1]          ; PIN_AB16      ; QSF Assignment ;
; Location     ;                  ;              ; HEX6[2]          ; PIN_AA16      ; QSF Assignment ;
; Location     ;                  ;              ; HEX6[3]          ; PIN_AB17      ; QSF Assignment ;
; Location     ;                  ;              ; HEX6[4]          ; PIN_AB15      ; QSF Assignment ;
; Location     ;                  ;              ; HEX6[5]          ; PIN_AA15      ; QSF Assignment ;
; Location     ;                  ;              ; HEX6[6]          ; PIN_AC17      ; QSF Assignment ;
; Location     ;                  ;              ; HEX7[0]          ; PIN_AD17      ; QSF Assignment ;
; Location     ;                  ;              ; HEX7[1]          ; PIN_AE17      ; QSF Assignment ;
; Location     ;                  ;              ; HEX7[2]          ; PIN_AG17      ; QSF Assignment ;
; Location     ;                  ;              ; HEX7[3]          ; PIN_AH17      ; QSF Assignment ;
; Location     ;                  ;              ; HEX7[4]          ; PIN_AF17      ; QSF Assignment ;
; Location     ;                  ;              ; HEX7[5]          ; PIN_AG18      ; QSF Assignment ;
; Location     ;                  ;              ; HEX7[6]          ; PIN_AA14      ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_CLKIN0      ; PIN_AH15      ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_CLKIN_N1    ; PIN_J28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_CLKIN_N2    ; PIN_Y28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_CLKIN_P1    ; PIN_J27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_CLKIN_P2    ; PIN_Y27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_CLKOUT0     ; PIN_AD28      ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_CLKOUT_N1   ; PIN_G24       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_CLKOUT_N2   ; PIN_V24       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_CLKOUT_P1   ; PIN_G23       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_CLKOUT_P2   ; PIN_V23       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_D[0]        ; PIN_AE26      ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_D[1]        ; PIN_AE28      ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_D[2]        ; PIN_AE27      ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_D[3]        ; PIN_AF27      ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[0]   ; PIN_F25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[10]  ; PIN_U26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[11]  ; PIN_L22       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[12]  ; PIN_N26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[13]  ; PIN_P26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[14]  ; PIN_R21       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[15]  ; PIN_R23       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[16]  ; PIN_T22       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[1]   ; PIN_C27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[2]   ; PIN_E26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[3]   ; PIN_G26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[4]   ; PIN_H26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[5]   ; PIN_K26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[6]   ; PIN_L24       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[7]   ; PIN_M26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[8]   ; PIN_R26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_N[9]   ; PIN_T26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[0]   ; PIN_F24       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[10]  ; PIN_U25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[11]  ; PIN_L21       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[12]  ; PIN_N25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[13]  ; PIN_P25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[14]  ; PIN_P21       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[15]  ; PIN_R22       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[16]  ; PIN_T21       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[1]   ; PIN_D26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[2]   ; PIN_F26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[3]   ; PIN_G25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[4]   ; PIN_H25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[5]   ; PIN_K25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[6]   ; PIN_L23       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[7]   ; PIN_M25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[8]   ; PIN_R25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_RX_D_P[9]   ; PIN_T25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[0]   ; PIN_D28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[10]  ; PIN_J26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[11]  ; PIN_L28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[12]  ; PIN_V26       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[13]  ; PIN_R28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[14]  ; PIN_U28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[15]  ; PIN_V28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[16]  ; PIN_V22       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[1]   ; PIN_E28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[2]   ; PIN_F28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[3]   ; PIN_G28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[4]   ; PIN_K28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[5]   ; PIN_M28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[6]   ; PIN_K22       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[7]   ; PIN_H24       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[8]   ; PIN_J24       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_N[9]   ; PIN_P28       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[0]   ; PIN_D27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[10]  ; PIN_J25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[11]  ; PIN_L27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[12]  ; PIN_V25       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[13]  ; PIN_R27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[14]  ; PIN_U27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[15]  ; PIN_V27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[16]  ; PIN_U22       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[1]   ; PIN_E27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[2]   ; PIN_F27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[3]   ; PIN_G27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[4]   ; PIN_K27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[5]   ; PIN_M27       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[6]   ; PIN_K21       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[7]   ; PIN_H23       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[8]   ; PIN_J23       ; QSF Assignment ;
; Location     ;                  ;              ; HSMC_TX_D_P[9]   ; PIN_P27       ; QSF Assignment ;
; Location     ;                  ;              ; I2C_SCLK         ; PIN_B7        ; QSF Assignment ;
; Location     ;                  ;              ; I2C_SDAT         ; PIN_A8        ; QSF Assignment ;
; Location     ;                  ;              ; IRDA_RXD         ; PIN_Y15       ; QSF Assignment ;
; Location     ;                  ;              ; KEY[0]           ; PIN_M23       ; QSF Assignment ;
; Location     ;                  ;              ; KEY[1]           ; PIN_M21       ; QSF Assignment ;
; Location     ;                  ;              ; KEY[2]           ; PIN_N21       ; QSF Assignment ;
; Location     ;                  ;              ; KEY[3]           ; PIN_R24       ; QSF Assignment ;
; Location     ;                  ;              ; LCD_BLON         ; PIN_L6        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_DATA[0]      ; PIN_L3        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_DATA[1]      ; PIN_L1        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_DATA[2]      ; PIN_L2        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_DATA[3]      ; PIN_K7        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_DATA[4]      ; PIN_K1        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_DATA[5]      ; PIN_K2        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_DATA[6]      ; PIN_M3        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_DATA[7]      ; PIN_M5        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_EN           ; PIN_L4        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_ON           ; PIN_L5        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_RS           ; PIN_M2        ; QSF Assignment ;
; Location     ;                  ;              ; LCD_RW           ; PIN_M1        ; QSF Assignment ;
; Location     ;                  ;              ; LEDG[0]          ; PIN_E21       ; QSF Assignment ;
; Location     ;                  ;              ; LEDG[1]          ; PIN_E22       ; QSF Assignment ;
; Location     ;                  ;              ; LEDG[2]          ; PIN_E25       ; QSF Assignment ;
; Location     ;                  ;              ; LEDG[3]          ; PIN_E24       ; QSF Assignment ;
; Location     ;                  ;              ; LEDG[4]          ; PIN_H21       ; QSF Assignment ;
; Location     ;                  ;              ; LEDG[5]          ; PIN_G20       ; QSF Assignment ;
; Location     ;                  ;              ; LEDG[6]          ; PIN_G22       ; QSF Assignment ;
; Location     ;                  ;              ; LEDG[7]          ; PIN_G21       ; QSF Assignment ;
; Location     ;                  ;              ; LEDG[8]          ; PIN_F17       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[0]          ; PIN_G19       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[10]         ; PIN_J15       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[11]         ; PIN_H16       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[12]         ; PIN_J16       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[13]         ; PIN_H17       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[14]         ; PIN_F15       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[15]         ; PIN_G15       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[16]         ; PIN_G16       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[17]         ; PIN_H15       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[1]          ; PIN_F19       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[2]          ; PIN_E19       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[3]          ; PIN_F21       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[4]          ; PIN_F18       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[5]          ; PIN_E18       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[6]          ; PIN_J19       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[7]          ; PIN_H19       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[8]          ; PIN_J17       ; QSF Assignment ;
; Location     ;                  ;              ; LEDR[9]          ; PIN_G17       ; QSF Assignment ;
; Location     ;                  ;              ; OTG_ADDR[0]      ; PIN_H7        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_ADDR[1]      ; PIN_C3        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_CS_N         ; PIN_A3        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DACK_N[0]    ; PIN_C4        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DACK_N[1]    ; PIN_D4        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[0]      ; PIN_J6        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[10]     ; PIN_G1        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[11]     ; PIN_G2        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[12]     ; PIN_G3        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[13]     ; PIN_F1        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[14]     ; PIN_F3        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[15]     ; PIN_G4        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[1]      ; PIN_K4        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[2]      ; PIN_J5        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[3]      ; PIN_K3        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[4]      ; PIN_J4        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[5]      ; PIN_J3        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[6]      ; PIN_J7        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[7]      ; PIN_H6        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[8]      ; PIN_H3        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DATA[9]      ; PIN_H4        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DREQ[0]      ; PIN_J1        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_DREQ[1]      ; PIN_B4        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_FSPEED       ; PIN_C6        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_INT[0]       ; PIN_A6        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_INT[1]       ; PIN_D5        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_LSPEED       ; PIN_B6        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_RD_N         ; PIN_B3        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_RST_N        ; PIN_C5        ; QSF Assignment ;
; Location     ;                  ;              ; OTG_WR_N         ; PIN_A4        ; QSF Assignment ;
; Location     ;                  ;              ; PS2_CLK          ; PIN_G6        ; QSF Assignment ;
; Location     ;                  ;              ; PS2_CLK2         ; PIN_G5        ; QSF Assignment ;
; Location     ;                  ;              ; PS2_DAT          ; PIN_H5        ; QSF Assignment ;
; Location     ;                  ;              ; PS2_DAT2         ; PIN_F5        ; QSF Assignment ;
; Location     ;                  ;              ; SD_CLK           ; PIN_AE13      ; QSF Assignment ;
; Location     ;                  ;              ; SD_CMD           ; PIN_AD14      ; QSF Assignment ;
; Location     ;                  ;              ; SD_DAT[0]        ; PIN_AE14      ; QSF Assignment ;
; Location     ;                  ;              ; SD_DAT[1]        ; PIN_AF13      ; QSF Assignment ;
; Location     ;                  ;              ; SD_DAT[2]        ; PIN_AB14      ; QSF Assignment ;
; Location     ;                  ;              ; SD_DAT[3]        ; PIN_AC14      ; QSF Assignment ;
; Location     ;                  ;              ; SD_WP_N          ; PIN_AF14      ; QSF Assignment ;
; Location     ;                  ;              ; SMA_CLKIN        ; PIN_AH14      ; QSF Assignment ;
; Location     ;                  ;              ; SMA_CLKOUT       ; PIN_AE23      ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[0]     ; PIN_AB7       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[10]    ; PIN_AF2       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[11]    ; PIN_AD3       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[12]    ; PIN_AB4       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[13]    ; PIN_AC3       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[14]    ; PIN_AA4       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[15]    ; PIN_AB11      ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[16]    ; PIN_AC11      ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[17]    ; PIN_AB9       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[18]    ; PIN_AB8       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[19]    ; PIN_T8        ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[1]     ; PIN_AD7       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[2]     ; PIN_AE7       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[3]     ; PIN_AC7       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[4]     ; PIN_AB6       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[5]     ; PIN_AE6       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[6]     ; PIN_AB5       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[7]     ; PIN_AC5       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[8]     ; PIN_AF5       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_ADDR[9]     ; PIN_T7        ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_CE_N        ; PIN_AF8       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[0]       ; PIN_AH3       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[10]      ; PIN_AE2       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[11]      ; PIN_AE1       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[12]      ; PIN_AE3       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[13]      ; PIN_AE4       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[14]      ; PIN_AF3       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[15]      ; PIN_AG3       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[1]       ; PIN_AF4       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[2]       ; PIN_AG4       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[3]       ; PIN_AH4       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[4]       ; PIN_AF6       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[5]       ; PIN_AG6       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[6]       ; PIN_AH6       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[7]       ; PIN_AF7       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[8]       ; PIN_AD1       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_DQ[9]       ; PIN_AD2       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_LB_N        ; PIN_AD4       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_OE_N        ; PIN_AD5       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_UB_N        ; PIN_AC4       ; QSF Assignment ;
; Location     ;                  ;              ; SRAM_WE_N        ; PIN_AE8       ; QSF Assignment ;
; Location     ;                  ;              ; SW[0]            ; PIN_AB28      ; QSF Assignment ;
; Location     ;                  ;              ; SW[10]           ; PIN_AC24      ; QSF Assignment ;
; Location     ;                  ;              ; SW[11]           ; PIN_AB24      ; QSF Assignment ;
; Location     ;                  ;              ; SW[12]           ; PIN_AB23      ; QSF Assignment ;
; Location     ;                  ;              ; SW[13]           ; PIN_AA24      ; QSF Assignment ;
; Location     ;                  ;              ; SW[14]           ; PIN_AA23      ; QSF Assignment ;
; Location     ;                  ;              ; SW[15]           ; PIN_AA22      ; QSF Assignment ;
; Location     ;                  ;              ; SW[16]           ; PIN_Y24       ; QSF Assignment ;
; Location     ;                  ;              ; SW[17]           ; PIN_Y23       ; QSF Assignment ;
; Location     ;                  ;              ; SW[1]            ; PIN_AC28      ; QSF Assignment ;
; Location     ;                  ;              ; SW[2]            ; PIN_AC27      ; QSF Assignment ;
; Location     ;                  ;              ; SW[3]            ; PIN_AD27      ; QSF Assignment ;
; Location     ;                  ;              ; SW[4]            ; PIN_AB27      ; QSF Assignment ;
; Location     ;                  ;              ; SW[5]            ; PIN_AC26      ; QSF Assignment ;
; Location     ;                  ;              ; SW[6]            ; PIN_AD26      ; QSF Assignment ;
; Location     ;                  ;              ; SW[7]            ; PIN_AB26      ; QSF Assignment ;
; Location     ;                  ;              ; SW[8]            ; PIN_AC25      ; QSF Assignment ;
; Location     ;                  ;              ; SW[9]            ; PIN_AB25      ; QSF Assignment ;
; Location     ;                  ;              ; TD_CLK27         ; PIN_B14       ; QSF Assignment ;
; Location     ;                  ;              ; TD_DATA[0]       ; PIN_E8        ; QSF Assignment ;
; Location     ;                  ;              ; TD_DATA[1]       ; PIN_A7        ; QSF Assignment ;
; Location     ;                  ;              ; TD_DATA[2]       ; PIN_D8        ; QSF Assignment ;
; Location     ;                  ;              ; TD_DATA[3]       ; PIN_C7        ; QSF Assignment ;
; Location     ;                  ;              ; TD_DATA[4]       ; PIN_D7        ; QSF Assignment ;
; Location     ;                  ;              ; TD_DATA[5]       ; PIN_D6        ; QSF Assignment ;
; Location     ;                  ;              ; TD_DATA[6]       ; PIN_E7        ; QSF Assignment ;
; Location     ;                  ;              ; TD_DATA[7]       ; PIN_F7        ; QSF Assignment ;
; Location     ;                  ;              ; TD_HS            ; PIN_E5        ; QSF Assignment ;
; Location     ;                  ;              ; TD_RESET_N       ; PIN_G7        ; QSF Assignment ;
; Location     ;                  ;              ; TD_VS            ; PIN_E4        ; QSF Assignment ;
; Location     ;                  ;              ; UART_CTS         ; PIN_G14       ; QSF Assignment ;
; Location     ;                  ;              ; UART_RTS         ; PIN_J13       ; QSF Assignment ;
; Location     ;                  ;              ; UART_RXD         ; PIN_G12       ; QSF Assignment ;
; Location     ;                  ;              ; UART_TXD         ; PIN_G9        ; QSF Assignment ;
; Location     ;                  ;              ; VGA_BLANK_N      ; PIN_F11       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_B[0]         ; PIN_B10       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_B[1]         ; PIN_A10       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_B[2]         ; PIN_C11       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_B[3]         ; PIN_B11       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_B[4]         ; PIN_A11       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_B[5]         ; PIN_C12       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_B[6]         ; PIN_D11       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_B[7]         ; PIN_D12       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_CLK          ; PIN_A12       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_G[0]         ; PIN_G8        ; QSF Assignment ;
; Location     ;                  ;              ; VGA_G[1]         ; PIN_G11       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_G[2]         ; PIN_F8        ; QSF Assignment ;
; Location     ;                  ;              ; VGA_G[3]         ; PIN_H12       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_G[4]         ; PIN_C8        ; QSF Assignment ;
; Location     ;                  ;              ; VGA_G[5]         ; PIN_B8        ; QSF Assignment ;
; Location     ;                  ;              ; VGA_G[6]         ; PIN_F10       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_G[7]         ; PIN_C9        ; QSF Assignment ;
; Location     ;                  ;              ; VGA_HS           ; PIN_G13       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_R[0]         ; PIN_E12       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_R[1]         ; PIN_E11       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_R[2]         ; PIN_D10       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_R[3]         ; PIN_F12       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_R[4]         ; PIN_G10       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_R[5]         ; PIN_J12       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_R[6]         ; PIN_H8        ; QSF Assignment ;
; Location     ;                  ;              ; VGA_R[7]         ; PIN_H10       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_SYNC_N       ; PIN_C10       ; QSF Assignment ;
; Location     ;                  ;              ; VGA_VS           ; PIN_C13       ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; AUD_ADCDAT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; AUD_ADCLRCK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; AUD_BCLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; AUD_DACDAT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; AUD_DACLRCK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; AUD_XCK          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; CLOCK2_50        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; CLOCK3_50        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; CLOCK_50         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_ADDR[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_BA[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_BA[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_CAS_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_CKE         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_CLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_CS_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQM[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQM[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQM[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQM[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[10]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[11]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[12]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[13]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[14]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[15]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[16]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[17]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[18]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[19]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[20]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[21]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[22]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[23]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[24]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[25]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[26]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[27]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[28]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[29]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[30]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[31]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[8]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_DQ[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_RAS_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; DRAM_WE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; EEP_I2C_SCLK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; EEP_I2C_SDAT     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_GTX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_INT_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_LINK100    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_MDC        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_MDIO       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_RST_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_RX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_RX_COL     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_RX_CRS     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_RX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_RX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_RX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_RX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_RX_DV      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_RX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_TX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_TX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_TX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_TX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_TX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_TX_EN      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET0_TX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_GTX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_INT_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_LINK100    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_MDC        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_MDIO       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_RST_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_RX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_RX_COL     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_RX_CRS     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_RX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_RX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_RX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_RX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_RX_DV      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_RX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_TX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_TX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_TX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_TX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_TX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_TX_EN      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENET1_TX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; ENETCLK_25       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; EX_IO[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; EX_IO[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; EX_IO[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; EX_IO[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; EX_IO[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; EX_IO[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; EX_IO[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[10]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[11]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[12]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[13]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[14]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[15]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[16]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[17]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[18]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[19]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[20]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[21]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[22]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[8]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_ADDR[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_CE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_DQ[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_DQ[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_DQ[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_DQ[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_DQ[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_DQ[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_DQ[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_DQ[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_OE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_RST_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_RY            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_WE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; FL_WP_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[10]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[11]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[12]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[13]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[14]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[15]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[16]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[17]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[18]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[19]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[20]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[21]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[22]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[23]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[24]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[25]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[26]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[27]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[28]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[29]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[30]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[31]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[32]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[33]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[34]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[35]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[7]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[8]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; GPIO[9]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX0[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX0[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX0[2]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX0[3]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX0[4]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX0[5]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX0[6]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX1[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX1[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX1[2]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX1[3]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX1[4]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX1[5]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX1[6]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX2[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX2[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX2[2]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX2[3]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX2[4]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX2[5]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX2[6]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX3[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX3[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX3[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX3[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX3[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX3[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX3[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX4[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX4[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX4[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX4[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX4[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX4[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX4[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX5[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX5[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX5[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX5[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX5[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX5[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX5[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX6[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX6[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX6[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX6[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX6[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX6[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX6[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX7[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX7[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX7[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX7[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX7[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX7[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HEX7[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_CLKIN0      ; 3.0-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_CLKIN_N1    ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_CLKIN_N2    ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_CLKIN_P1    ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_CLKIN_P2    ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_CLKOUT0     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_CLKOUT_N1   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_CLKOUT_N2   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_CLKOUT_P1   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_CLKOUT_P2   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_D[0]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_D[1]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_D[2]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_D[3]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_N[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_RX_D_P[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_N[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; HSMC_TX_D_P[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; I2C_SCLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; I2C_SDAT         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; IRDA_RXD         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; KEY[0]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; KEY[1]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; KEY[2]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; KEY[3]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_BLON         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_EN           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_ON           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_RS           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LCD_RW           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDG[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDG[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDG[2]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDG[3]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDG[4]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDG[5]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDG[6]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDG[7]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDG[8]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[10]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[11]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[12]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[13]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[14]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[15]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[16]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[17]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[2]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[3]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[4]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[5]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[6]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[7]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[8]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; LEDR[9]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_ADDR[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_ADDR[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_CS_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DACK_N[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DACK_N[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DATA[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DREQ[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_DREQ[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_FSPEED       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_INT[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_INT[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_LSPEED       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_RD_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_RST_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; OTG_WR_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; PS2_CLK          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; PS2_CLK2         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; PS2_DAT          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; PS2_DAT2         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SD_CLK           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SD_CMD           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SD_DAT[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SD_DAT[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SD_DAT[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SD_DAT[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SD_WP_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SMA_CLKIN        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SMA_CLKOUT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_ADDR[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_CE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[10]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[11]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[12]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[13]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[14]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[15]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[8]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_DQ[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_LB_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_OE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_UB_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SRAM_WE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[0]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[10]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[11]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[12]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[13]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[14]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[15]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[16]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[17]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[1]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[2]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[3]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[4]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[5]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[6]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[7]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[8]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; SW[9]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_CLK27         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_DATA[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_DATA[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_DATA[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_DATA[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_DATA[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_DATA[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_DATA[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_DATA[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_HS            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_RESET_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; TD_VS            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; UART_CTS         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; UART_RTS         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; UART_RXD         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; UART_TXD         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_BLANK_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_B[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_B[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_B[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_B[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_B[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_B[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_B[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_B[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_CLK          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_G[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_G[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_G[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_G[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_G[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_G[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_G[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_G[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_HS           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_R[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_R[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_R[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_R[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_R[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_R[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_R[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_R[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_SYNC_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; frequency_finder ;              ; VGA_VS           ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+------------------+--------------+------------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 24284 ) ; 0.00 % ( 0 / 24284 )       ; 0.00 % ( 0 / 24284 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 24284 ) ; 0.00 % ( 0 / 24284 )       ; 0.00 % ( 0 / 24284 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 24274 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/output_files/spectru.pin.


+------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Total logic elements                        ; 13,682 / 114,480 ( 12 % )      ;
;     -- Combinational with no register       ; 2691                           ;
;     -- Register only                        ; 1606                           ;
;     -- Combinational with a register        ; 9385                           ;
;                                             ;                                ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 1349                           ;
;     -- 3 input functions                    ; 4441                           ;
;     -- <=2 input functions                  ; 6286                           ;
;     -- Register only                        ; 1606                           ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 8265                           ;
;     -- arithmetic mode                      ; 3811                           ;
;                                             ;                                ;
; Total registers*                            ; 10,991 / 117,053 ( 9 % )       ;
;     -- Dedicated logic registers            ; 10,991 / 114,480 ( 10 % )      ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )              ;
;                                             ;                                ;
; Total LABs:  partially or completely used   ; 1,055 / 7,155 ( 15 % )         ;
; Virtual pins                                ; 0                              ;
; I/O pins                                    ; 49 / 529 ( 9 % )               ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )                 ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                  ;
;                                             ;                                ;
; M9Ks                                        ; 128 / 432 ( 30 % )             ;
; Total block memory bits                     ; 807,488 / 3,981,312 ( 20 % )   ;
; Total block memory implementation bits      ; 1,179,648 / 3,981,312 ( 30 % ) ;
; Embedded Multiplier 9-bit elements          ; 102 / 532 ( 19 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )                  ;
; Global signals                              ; 2                              ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )                ;
; JTAGs                                       ; 0 / 1 ( 0 % )                  ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                  ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                  ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                  ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                  ;
; Average interconnect usage (total/H/V)      ; 4.6% / 4.7% / 4.5%             ;
; Peak interconnect usage (total/H/V)         ; 23.7% / 23.5% / 24.7%          ;
; Maximum fan-out                             ; 11171                          ;
; Highest non-global fan-out                  ; 8194                           ;
; Total fan-out                               ; 76810                          ;
; Average fan-out                             ; 3.22                           ;
+---------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                            ;
+---------------------------------------------+-------------------------+--------------------------------+
; Statistic                                   ; Top                     ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                     ; Low                            ;
;                                             ;                         ;                                ;
; Total logic elements                        ; 13682 / 114480 ( 12 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 2691                    ; 0                              ;
;     -- Register only                        ; 1606                    ; 0                              ;
;     -- Combinational with a register        ; 9385                    ; 0                              ;
;                                             ;                         ;                                ;
; Logic element usage by number of LUT inputs ;                         ;                                ;
;     -- 4 input functions                    ; 1349                    ; 0                              ;
;     -- 3 input functions                    ; 4441                    ; 0                              ;
;     -- <=2 input functions                  ; 6286                    ; 0                              ;
;     -- Register only                        ; 1606                    ; 0                              ;
;                                             ;                         ;                                ;
; Logic elements by mode                      ;                         ;                                ;
;     -- normal mode                          ; 8265                    ; 0                              ;
;     -- arithmetic mode                      ; 3811                    ; 0                              ;
;                                             ;                         ;                                ;
; Total registers                             ; 10991                   ; 0                              ;
;     -- Dedicated logic registers            ; 10991 / 114480 ( 10 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Total LABs:  partially or completely used   ; 1055 / 7155 ( 15 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                         ;                                ;
; Virtual pins                                ; 0                       ; 0                              ;
; I/O pins                                    ; 49                      ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 102 / 532 ( 19 % )      ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 807488                  ; 0                              ;
; Total RAM block bits                        ; 1179648                 ; 0                              ;
; M9K                                         ; 128 / 432 ( 29 % )      ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 2 / 24 ( 8 % )          ; 0 / 24 ( 0 % )                 ;
;                                             ;                         ;                                ;
; Connections                                 ;                         ;                                ;
;     -- Input Connections                    ; 0                       ; 0                              ;
;     -- Registered Input Connections         ; 0                       ; 0                              ;
;     -- Output Connections                   ; 0                       ; 0                              ;
;     -- Registered Output Connections        ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Internal Connections                        ;                         ;                                ;
;     -- Total Connections                    ; 78880                   ; 5                              ;
;     -- Registered Connections               ; 32533                   ; 0                              ;
;                                             ;                         ;                                ;
; External Connections                        ;                         ;                                ;
;     -- Top                                  ; 0                       ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Partition Interface                         ;                         ;                                ;
;     -- Input Ports                          ; 17                      ; 0                              ;
;     -- Output Ports                         ; 32                      ; 0                              ;
;     -- Bidir Ports                          ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Registered Ports                            ;                         ;                                ;
;     -- Registered Input Ports               ; 0                       ; 0                              ;
;     -- Registered Output Ports              ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Port Connectivity                           ;                         ;                                ;
;     -- Input Ports driven by GND            ; 0                       ; 0                              ;
;     -- Output Ports driven by GND           ; 0                       ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                       ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                       ; 0                              ;
;     -- Input Ports with no Source           ; 0                       ; 0                              ;
;     -- Output Ports with no Source          ; 0                       ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                       ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                       ; 0                              ;
+---------------------------------------------+-------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk         ; J1    ; 1        ; 0            ; 36           ; 7            ; 11171                 ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[0]  ; AF7   ; 3        ; 20           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[10] ; AE8   ; 3        ; 23           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[11] ; AD1   ; 2        ; 0            ; 21           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[12] ; AB11  ; 3        ; 27           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[13] ; AF12  ; 3        ; 33           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[14] ; AE9   ; 3        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[15] ; AG10  ; 3        ; 31           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[1]  ; AF11  ; 3        ; 35           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[2]  ; AH8   ; 3        ; 20           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[3]  ; AE11  ; 3        ; 35           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[4]  ; AH10  ; 3        ; 31           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[5]  ; AF10  ; 3        ; 29           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[6]  ; AB3   ; 2        ; 0            ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[7]  ; AE10  ; 3        ; 29           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[8]  ; AF8   ; 3        ; 23           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[9]  ; AE12  ; 3        ; 33           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; result[0]  ; Y14   ; 3        ; 56           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[10] ; AC11  ; 3        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[11] ; AA14  ; 3        ; 54           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[12] ; AE7   ; 3        ; 20           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[13] ; AC8   ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[14] ; AC12  ; 3        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[15] ; AD11  ; 3        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[16] ; AH11  ; 3        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[17] ; AF13  ; 3        ; 42           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[18] ; AB10  ; 3        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[19] ; AE13  ; 3        ; 42           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[1]  ; AC15  ; 4        ; 60           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[20] ; AF9   ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[21] ; AB12  ; 3        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[22] ; AC10  ; 3        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[23] ; AG11  ; 3        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[24] ; AF14  ; 3        ; 49           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[25] ; AG12  ; 3        ; 54           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[26] ; AE14  ; 3        ; 49           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[27] ; Y12   ; 3        ; 52           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[28] ; Y13   ; 3        ; 52           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[29] ; AD12  ; 3        ; 47           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[2]  ; AD15  ; 4        ; 60           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[30] ; AA12  ; 3        ; 52           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[31] ; AB13  ; 3        ; 47           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[3]  ; AD14  ; 3        ; 56           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[4]  ; AH12  ; 3        ; 54           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[5]  ; AC14  ; 3        ; 56           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[6]  ; AA13  ; 3        ; 52           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[7]  ; Y15   ; 3        ; 56           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[8]  ; AG8   ; 3        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[9]  ; AB14  ; 3        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 56 ( 9 % )   ; 2.5V          ; --           ;
; 2        ; 2 / 63 ( 3 % )   ; 2.5V          ; --           ;
; 3        ; 44 / 73 ( 60 % ) ; 2.5V          ; --           ;
; 4        ; 2 / 71 ( 3 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 65 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 58 ( 2 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 72 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; result[30]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 190        ; 3        ; result[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 191        ; 3        ; result[11]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; data_in[6]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; result[18]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 164        ; 3        ; data_in[12]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 180        ; 3        ; result[21]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ; 181        ; 3        ; result[31]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 192        ; 3        ; result[9]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; result[13]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; result[22]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AC11     ; 185        ; 3        ; result[10]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AC12     ; 179        ; 3        ; result[14]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; result[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AC15     ; 203        ; 4        ; result[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ; 98         ; 2        ; data_in[11]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; result[15]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AD12     ; 182        ; 3        ; result[29]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; result[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AD15     ; 204        ; 4        ; result[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; result[12]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE8      ; 161        ; 3        ; data_in[10]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE9      ; 163        ; 3        ; data_in[14]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE10     ; 165        ; 3        ; data_in[7]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE11     ; 171        ; 3        ; data_in[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE12     ; 169        ; 3        ; data_in[9]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE13     ; 177        ; 3        ; result[19]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE14     ; 183        ; 3        ; result[26]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; data_in[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF8      ; 162        ; 3        ; data_in[8]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF9      ; 160        ; 3        ; result[20]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF10     ; 166        ; 3        ; data_in[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF11     ; 172        ; 3        ; data_in[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF12     ; 170        ; 3        ; data_in[13]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF13     ; 178        ; 3        ; result[17]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF14     ; 184        ; 3        ; result[24]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; result[8]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; data_in[15]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG11     ; 175        ; 3        ; result[23]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG12     ; 193        ; 3        ; result[25]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; data_in[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; data_in[4]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH11     ; 176        ; 3        ; result[16]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH12     ; 194        ; 3        ; result[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; result[27]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y13      ; 189        ; 3        ; result[28]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 197        ; 3        ; result[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ; 198        ; 3        ; result[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; result[31]  ; Incomplete set of assignments ;
; result[30]  ; Incomplete set of assignments ;
; result[29]  ; Incomplete set of assignments ;
; result[28]  ; Incomplete set of assignments ;
; result[27]  ; Incomplete set of assignments ;
; result[26]  ; Incomplete set of assignments ;
; result[25]  ; Incomplete set of assignments ;
; result[24]  ; Incomplete set of assignments ;
; result[23]  ; Incomplete set of assignments ;
; result[22]  ; Incomplete set of assignments ;
; result[21]  ; Incomplete set of assignments ;
; result[20]  ; Incomplete set of assignments ;
; result[19]  ; Incomplete set of assignments ;
; result[18]  ; Incomplete set of assignments ;
; result[17]  ; Incomplete set of assignments ;
; result[16]  ; Incomplete set of assignments ;
; result[15]  ; Incomplete set of assignments ;
; result[14]  ; Incomplete set of assignments ;
; result[13]  ; Incomplete set of assignments ;
; result[12]  ; Incomplete set of assignments ;
; result[11]  ; Incomplete set of assignments ;
; result[10]  ; Incomplete set of assignments ;
; result[9]   ; Incomplete set of assignments ;
; result[8]   ; Incomplete set of assignments ;
; result[7]   ; Incomplete set of assignments ;
; result[6]   ; Incomplete set of assignments ;
; result[5]   ; Incomplete set of assignments ;
; result[4]   ; Incomplete set of assignments ;
; result[3]   ; Incomplete set of assignments ;
; result[2]   ; Incomplete set of assignments ;
; result[1]   ; Incomplete set of assignments ;
; result[0]   ; Incomplete set of assignments ;
; clk         ; Incomplete set of assignments ;
; data_in[0]  ; Incomplete set of assignments ;
; data_in[15] ; Incomplete set of assignments ;
; data_in[1]  ; Incomplete set of assignments ;
; data_in[2]  ; Incomplete set of assignments ;
; data_in[3]  ; Incomplete set of assignments ;
; data_in[4]  ; Incomplete set of assignments ;
; data_in[5]  ; Incomplete set of assignments ;
; data_in[6]  ; Incomplete set of assignments ;
; data_in[7]  ; Incomplete set of assignments ;
; data_in[8]  ; Incomplete set of assignments ;
; data_in[9]  ; Incomplete set of assignments ;
; data_in[10] ; Incomplete set of assignments ;
; data_in[11] ; Incomplete set of assignments ;
; data_in[12] ; Incomplete set of assignments ;
; data_in[13] ; Incomplete set of assignments ;
; data_in[14] ; Incomplete set of assignments ;
; result[31]  ; Missing location assignment   ;
; result[30]  ; Missing location assignment   ;
; result[29]  ; Missing location assignment   ;
; result[28]  ; Missing location assignment   ;
; result[27]  ; Missing location assignment   ;
; result[26]  ; Missing location assignment   ;
; result[25]  ; Missing location assignment   ;
; result[24]  ; Missing location assignment   ;
; result[23]  ; Missing location assignment   ;
; result[22]  ; Missing location assignment   ;
; result[21]  ; Missing location assignment   ;
; result[20]  ; Missing location assignment   ;
; result[19]  ; Missing location assignment   ;
; result[18]  ; Missing location assignment   ;
; result[17]  ; Missing location assignment   ;
; result[16]  ; Missing location assignment   ;
; result[15]  ; Missing location assignment   ;
; result[14]  ; Missing location assignment   ;
; result[13]  ; Missing location assignment   ;
; result[12]  ; Missing location assignment   ;
; result[11]  ; Missing location assignment   ;
; result[10]  ; Missing location assignment   ;
; result[9]   ; Missing location assignment   ;
; result[8]   ; Missing location assignment   ;
; result[7]   ; Missing location assignment   ;
; result[6]   ; Missing location assignment   ;
; result[5]   ; Missing location assignment   ;
; result[4]   ; Missing location assignment   ;
; result[3]   ; Missing location assignment   ;
; result[2]   ; Missing location assignment   ;
; result[1]   ; Missing location assignment   ;
; result[0]   ; Missing location assignment   ;
; clk         ; Missing location assignment   ;
; data_in[0]  ; Missing location assignment   ;
; data_in[15] ; Missing location assignment   ;
; data_in[1]  ; Missing location assignment   ;
; data_in[2]  ; Missing location assignment   ;
; data_in[3]  ; Missing location assignment   ;
; data_in[4]  ; Missing location assignment   ;
; data_in[5]  ; Missing location assignment   ;
; data_in[6]  ; Missing location assignment   ;
; data_in[7]  ; Missing location assignment   ;
; data_in[8]  ; Missing location assignment   ;
; data_in[9]  ; Missing location assignment   ;
; data_in[10] ; Missing location assignment   ;
; data_in[11] ; Missing location assignment   ;
; data_in[12] ; Missing location assignment   ;
; data_in[13] ; Missing location assignment   ;
; data_in[14] ; Missing location assignment   ;
+-------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                               ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |frequency_finder                                                                                              ; 13682 (1)   ; 10991 (0)                 ; 0 (0)         ; 807488      ; 128  ; 102          ; 2       ; 50        ; 49   ; 0            ; 2691 (1)     ; 1606 (0)          ; 9385 (0)         ; |frequency_finder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; frequency_finder                          ; work         ;
;    |ftt_interface:inst3|                                                                                       ; 13314 (0)   ; 10793 (0)                 ; 0 (0)         ; 807488      ; 128  ; 88           ; 0       ; 44        ; 0    ; 0            ; 2521 (0)     ; 1574 (0)          ; 9219 (0)         ; |frequency_finder|ftt_interface:inst3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; ftt_interface                             ; work         ;
;       |controll_for_fft:inst1|                                                                                 ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 16 (16)          ; |frequency_finder|ftt_interface:inst3|controll_for_fft:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; controll_for_fft                          ; work         ;
;       |fft:inst|                                                                                               ; 13287 (0)   ; 10776 (0)                 ; 0 (0)         ; 807488      ; 128  ; 88           ; 0       ; 44        ; 0    ; 0            ; 2511 (0)     ; 1574 (0)          ; 9202 (0)         ; |frequency_finder|ftt_interface:inst3|fft:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; fft                                       ; fft          ;
;          |fft_fft_ii_0:fft_ii_0|                                                                               ; 13287 (0)   ; 10776 (0)                 ; 0 (0)         ; 807488      ; 128  ; 88           ; 0       ; 44        ; 0    ; 0            ; 2511 (0)     ; 1574 (0)          ; 9202 (0)         ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fft_fft_ii_0                              ; fft          ;
;             |auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|                                                   ; 13287 (4)   ; 10776 (2)                 ; 0 (0)         ; 807488      ; 128  ; 88           ; 0       ; 44        ; 0    ; 0            ; 2511 (2)     ; 1574 (0)          ; 9202 (3)         ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_top                      ; fft          ;
;                |auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|                                          ; 196 (164)   ; 175 (158)                 ; 0 (0)         ; 464         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (6)       ; 112 (112)         ; 63 (46)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                                                                                                             ; auk_dspip_avalon_streaming_block_sink     ; fft          ;
;                   |scfifo:sink_FIFO|                                                                           ; 32 (0)      ; 17 (0)                    ; 0 (0)         ; 464         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 17 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO                                                                                                                                                                                                                                                                                                                            ; scfifo                                    ; work         ;
;                      |scfifo_kf71:auto_generated|                                                              ; 32 (2)      ; 17 (1)                    ; 0 (0)         ; 464         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (1)       ; 0 (0)             ; 17 (1)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated                                                                                                                                                                                                                                                                                                 ; scfifo_kf71                               ; work         ;
;                         |a_dpfifo_1pv:dpfifo|                                                                  ; 30 (19)     ; 16 (8)                    ; 0 (0)         ; 464         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (11)      ; 0 (0)             ; 16 (8)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo                                                                                                                                                                                                                                                                             ; a_dpfifo_1pv                              ; work         ;
;                            |altsyncram_u7h1:FIFOram|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 464         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|altsyncram_u7h1:FIFOram                                                                                                                                                                                                                                                     ; altsyncram_u7h1                           ; work         ;
;                            |cntr_8a7:usedw_counter|                                                            ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|cntr_8a7:usedw_counter                                                                                                                                                                                                                                                      ; cntr_8a7                                  ; work         ;
;                            |cntr_r9b:rd_ptr_msb|                                                               ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|cntr_r9b:rd_ptr_msb                                                                                                                                                                                                                                                         ; cntr_r9b                                  ; work         ;
;                            |cntr_s9b:wr_ptr|                                                                   ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|cntr_s9b:wr_ptr                                                                                                                                                                                                                                                             ; cntr_s9b                                  ; work         ;
;                |auk_dspip_avalon_streaming_block_source:source_control_inst|                                   ; 131 (29)    ; 40 (1)                    ; 0 (0)         ; 1600        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (15)      ; 0 (0)             ; 62 (14)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_avalon_streaming_block_source   ; fft          ;
;                   |counter_module:data_count_inst|                                                             ; 58 (58)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 23 (23)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                                                                                                                                                                       ; counter_module                            ; fft          ;
;                   |scfifo:source_FIFO|                                                                         ; 44 (0)      ; 25 (0)                    ; 0 (0)         ; 1600        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO                                                                                                                                                                                                                                                                                                                   ; scfifo                                    ; work         ;
;                      |scfifo_0h71:auto_generated|                                                              ; 44 (3)      ; 25 (1)                    ; 0 (0)         ; 1600        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (2)       ; 0 (0)             ; 25 (1)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated                                                                                                                                                                                                                                                                                        ; scfifo_0h71                               ; work         ;
;                         |a_dpfifo_8qv:dpfifo|                                                                  ; 41 (24)     ; 24 (10)                   ; 0 (0)         ; 1600        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (14)      ; 0 (0)             ; 24 (10)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo                                                                                                                                                                                                                                                                    ; a_dpfifo_8qv                              ; work         ;
;                            |altsyncram_bah1:FIFOram|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1600        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|altsyncram_bah1:FIFOram                                                                                                                                                                                                                                            ; altsyncram_bah1                           ; work         ;
;                            |cntr_aa7:usedw_counter|                                                            ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_aa7:usedw_counter                                                                                                                                                                                                                                             ; cntr_aa7                                  ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                               ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                                                                                                                                                ; cntr_t9b                                  ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                   ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_u9b:wr_ptr                                                                                                                                                                                                                                                    ; cntr_u9b                                  ; work         ;
;                |auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|                      ; 283 (155)   ; 98 (72)                   ; 0 (0)         ; 409600      ; 50   ; 0            ; 0       ; 0         ; 0    ; 0            ; 181 (83)     ; 3 (3)             ; 99 (69)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                                                                                                                                                                         ; auk_dspip_bit_reverse_core                ; fft          ;
;                   |altera_fft_dual_port_ram:real_buf|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 409600      ; 50   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                                                                                                                                                                       ; altera_fft_dual_port_ram                  ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 409600      ; 50   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                             ; altsyncram                                ; work         ;
;                         |altsyncram_p6q3:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 409600      ; 50   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated                                                                                                                                                                                                              ; altsyncram_p6q3                           ; work         ;
;                   |auk_dspip_bit_reverse_addr_control:rd_addr_inst|                                            ; 67 (42)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (29)      ; 0 (0)             ; 15 (13)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                                                                                                                                                                         ; auk_dspip_bit_reverse_addr_control        ; fft          ;
;                      |auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst|                      ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 2 (2)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                                                                                                                      ; auk_dspip_bit_reverse_reverse_carry_adder ; fft          ;
;                   |auk_dspip_bit_reverse_addr_control:wr_addr_inst|                                            ; 61 (33)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (20)      ; 0 (0)             ; 15 (13)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                                                                                                                                                                         ; auk_dspip_bit_reverse_addr_control        ; fft          ;
;                      |auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst|                      ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 2 (2)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                                                                                                                      ; auk_dspip_bit_reverse_reverse_carry_adder ; fft          ;
;                |auk_dspip_r22sdf_core:r22sdf_core_inst|                                                        ; 12722 (36)  ; 10461 (0)                 ; 0 (0)         ; 395824      ; 74   ; 88           ; 0       ; 44        ; 0    ; 0            ; 2238 (13)    ; 1459 (0)          ; 9025 (23)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_core                     ; fft          ;
;                   |auk_dspip_r22sdf_enable_control:ena_ctrl|                                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_enable_control           ; fft          ;
;                   |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|                      ; 921 (13)    ; 670 (7)                   ; 0 (0)         ; 212852      ; 26   ; 0            ; 0       ; 0         ; 0    ; 0            ; 250 (6)      ; 4 (0)             ; 667 (7)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                    ; fft          ;
;                      |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                  ; 397 (212)   ; 304 (177)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (35)      ; 4 (0)             ; 300 (176)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                      ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 17 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 17 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_lej:auto_generated|                                                     ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_lej:auto_generated                                                                                                                        ; add_sub_lej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 17 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 17 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_lej:auto_generated|                                                     ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_lej:auto_generated                                                                                                                        ; add_sub_lej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 17 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 17 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_lej:auto_generated|                                                     ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_lej:auto_generated                                                                                                                            ; add_sub_lej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 17 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 17 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_lej:auto_generated|                                                     ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_lej:auto_generated                                                                                                                            ; add_sub_lej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 118 (80)    ; 59 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (33)      ; 4 (4)             ; 56 (43)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 38 (38)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 13 (13)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                               ; 433 (225)   ; 307 (189)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 125 (37)     ; 0 (0)             ; 308 (187)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                     ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 36 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 19 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 36 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 19 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_iej:auto_generated|                                                     ; 36 (36)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 19 (19)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated                                                                                                                     ; add_sub_iej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_iej:auto_generated|                                                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated                                                                                                                     ; add_sub_iej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 36 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 18 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 36 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 18 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_iej:auto_generated|                                                     ; 36 (36)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 18 (18)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated                                                                                                                         ; add_sub_iej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_iej:auto_generated|                                                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated                                                                                                                         ; add_sub_iej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 101 (62)    ; 46 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (27)      ; 0 (0)             ; 48 (35)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 39 (39)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 13 (13)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                         ; 40 (5)      ; 27 (1)                    ; 0 (0)         ; 139196      ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (4)       ; 0 (0)             ; 27 (1)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_delay                    ; fft          ;
;                         |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 139196      ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                               ; altera_fft_dual_port_ram                  ; fft          ;
;                            |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 139196      ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                     ; altsyncram                                ; work         ;
;                               |altsyncram_caq3:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 139196      ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated                                                                                                      ; altsyncram_caq3                           ; work         ;
;                         |counter_module:\gen_m4k_delay:move_rdptr_inst|                                        ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (13)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                       ; counter_module                            ; fft          ;
;                         |counter_module:\gen_m4k_delay:move_wrptr_inst|                                        ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                       ; counter_module                            ; fft          ;
;                      |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                       ; 38 (6)      ; 25 (1)                    ; 0 (0)         ; 73656       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (5)       ; 0 (0)             ; 25 (1)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_delay                    ; fft          ;
;                         |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 73656       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                             ; altera_fft_dual_port_ram                  ; fft          ;
;                            |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 73656       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                               |altsyncram_4aq3:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 73656       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4aq3:auto_generated                                                                                                    ; altsyncram_4aq3                           ; work         ;
;                         |counter_module:\gen_m4k_delay:move_rdptr_inst|                                        ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 12 (12)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                     ; counter_module                            ; fft          ;
;                         |counter_module:\gen_m4k_delay:move_wrptr_inst|                                        ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                     ; counter_module                            ; fft          ;
;                   |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|                      ; 1446 (14)   ; 1151 (7)                  ; 0 (0)         ; 62300       ; 8    ; 8            ; 0       ; 4         ; 0    ; 0            ; 295 (7)      ; 45 (0)            ; 1106 (7)         ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                    ; fft          ;
;                      |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                  ; 421 (247)   ; 330 (207)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (40)      ; 1 (0)             ; 329 (206)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                      ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_bej:auto_generated|                                                     ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated                                                                                                                        ; add_sub_bej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_bej:auto_generated|                                                     ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated                                                                                                                        ; add_sub_bej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_bej:auto_generated|                                                     ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated                                                                                                                            ; add_sub_bej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_bej:auto_generated|                                                     ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated                                                                                                                            ; add_sub_bej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 95 (63)     ; 43 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (30)      ; 1 (1)             ; 43 (32)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 32 (32)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 11 (11)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                               ; 483 (261)   ; 347 (219)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (42)     ; 3 (0)             ; 344 (218)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                     ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 42 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 21 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 42 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 21 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_cej:auto_generated|                                                     ; 42 (42)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 21 (21)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_cej:auto_generated                                                                                                                     ; add_sub_cej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_cej:auto_generated|                                                     ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_cej:auto_generated                                                                                                                     ; add_sub_cej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 42 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 21 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 42 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 21 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_cej:auto_generated|                                                     ; 42 (42)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 21 (21)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_cej:auto_generated                                                                                                                         ; add_sub_cej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_cej:auto_generated|                                                     ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_cej:auto_generated                                                                                                                         ; add_sub_cej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 97 (64)     ; 44 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (30)      ; 3 (3)             ; 42 (31)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 33 (33)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 11 (11)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                      ; 461 (212)   ; 423 (212)                 ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 38 (0)       ; 41 (2)            ; 382 (210)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                      ; fft          ;
;                         |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|                ; 36 (0)      ; 36 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                                                                                                            ; altera_fft_mult_add                       ; fft          ;
;                            |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 36 (0)      ; 36 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old                   ; fft          ;
;                               |altmult_add:ALTMULT_ADD_component|                                              ; 36 (0)      ; 36 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                               ; work         ;
;                                  |mult_add_bl6g:auto_generated|                                                ; 36 (36)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (36)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated                         ; mult_add_bl6g                             ; work         ;
;                                     |ded_mult_pa91:ded_mult1|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated|ded_mult_pa91:ded_mult1 ; ded_mult_pa91                             ; work         ;
;                                     |ded_mult_pa91:ded_mult2|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated|ded_mult_pa91:ded_mult2 ; ded_mult_pa91                             ; work         ;
;                         |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|                ; 36 (0)      ; 36 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                                                                                                            ; altera_fft_mult_add                       ; fft          ;
;                            |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 36 (0)      ; 36 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old                   ; fft          ;
;                               |altmult_add:ALTMULT_ADD_component|                                              ; 36 (0)      ; 36 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                               ; work         ;
;                                  |mult_add_cm6g:auto_generated|                                                ; 36 (36)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (36)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated                         ; mult_add_cm6g                             ; work         ;
;                                     |ded_mult_pa91:ded_mult1|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult1 ; ded_mult_pa91                             ; work         ;
;                                     |ded_mult_pa91:ded_mult2|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult2 ; ded_mult_pa91                             ; work         ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                             ; 39 (39)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 13 (13)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|                    ; 70 (70)     ; 63 (63)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 20 (20)           ; 43 (43)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag                                                                                                                                                                ; auk_dspip_roundsat                        ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|                    ; 68 (68)     ; 63 (63)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 19 (19)           ; 44 (44)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real                                                                                                                                                                ; auk_dspip_roundsat                        ; fft          ;
;                      |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                         ; 35 (5)      ; 23 (1)                    ; 0 (0)         ; 40880       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (4)       ; 0 (0)             ; 23 (1)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_delay                    ; fft          ;
;                         |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40880       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                               ; altera_fft_dual_port_ram                  ; fft          ;
;                            |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40880       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                     ; altsyncram                                ; work         ;
;                               |altsyncram_a9q3:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40880       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated                                                                                                      ; altsyncram_a9q3                           ; work         ;
;                         |counter_module:\gen_m4k_delay:move_rdptr_inst|                                        ; 16 (16)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 11 (11)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                       ; counter_module                            ; fft          ;
;                         |counter_module:\gen_m4k_delay:move_wrptr_inst|                                        ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                       ; counter_module                            ; fft          ;
;                      |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                       ; 32 (5)      ; 21 (1)                    ; 0 (0)         ; 21420       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (4)       ; 0 (0)             ; 21 (1)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_delay                    ; fft          ;
;                         |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 21420       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                             ; altera_fft_dual_port_ram                  ; fft          ;
;                            |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 21420       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                               |altsyncram_04q3:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 21420       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated                                                                                                    ; altsyncram_04q3                           ; work         ;
;                         |counter_module:\gen_m4k_delay:move_rdptr_inst|                                        ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 10 (10)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                     ; counter_module                            ; fft          ;
;                         |counter_module:\gen_m4k_delay:move_wrptr_inst|                                        ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 10 (10)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                     ; counter_module                            ; fft          ;
;                   |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|                      ; 1775 (14)   ; 1452 (7)                  ; 0 (0)         ; 16972       ; 4    ; 16           ; 0       ; 8         ; 0    ; 0            ; 323 (7)      ; 264 (0)           ; 1188 (7)         ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                    ; fft          ;
;                      |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                  ; 448 (271)   ; 356 (227)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (44)      ; 1 (0)             ; 355 (226)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                      ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_dej:auto_generated|                                                     ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                                                        ; add_sub_dej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_dej:auto_generated|                                                     ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                                                        ; add_sub_dej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_dej:auto_generated|                                                     ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                                                            ; add_sub_dej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_dej:auto_generated|                                                     ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                                                            ; add_sub_dej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 90 (64)     ; 41 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (31)      ; 1 (1)             ; 41 (32)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 26 (26)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 9 (9)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                               ; 513 (287)   ; 373 (239)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 140 (49)     ; 2 (0)             ; 371 (235)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                     ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 46 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 46 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_eej:auto_generated|                                                     ; 46 (46)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 26 (26)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated                                                                                                                     ; add_sub_eej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 23 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 23 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_eej:auto_generated|                                                     ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated                                                                                                                     ; add_sub_eej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 46 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 23 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 46 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 23 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_eej:auto_generated|                                                     ; 46 (46)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 23 (23)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated                                                                                                                         ; add_sub_eej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 23 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 23 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_eej:auto_generated|                                                     ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated                                                                                                                         ; add_sub_eej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 91 (64)     ; 42 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (30)      ; 2 (2)             ; 41 (32)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 27 (27)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 9 (9)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                      ; 743 (562)   ; 680 (531)                 ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 63 (31)      ; 261 (219)         ; 419 (312)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                      ; fft          ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                             ; 33 (33)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 11 (11)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|                   ; 74 (74)     ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 21 (21)           ; 48 (48)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag                                                                                                                                                               ; auk_dspip_roundsat                        ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|                   ; 74 (74)     ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 21 (21)           ; 48 (48)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real                                                                                                                                                               ; auk_dspip_roundsat                        ; fft          ;
;                         |lpm_mult:Mult0|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_76t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                  ; work         ;
;                         |lpm_mult:Mult1|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_76t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                  ; work         ;
;                         |lpm_mult:Mult2|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_76t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                  ; work         ;
;                         |lpm_mult:Mult3|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_76t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                  ; work         ;
;                         |lpm_mult:Mult4|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_76t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                  ; work         ;
;                         |lpm_mult:Mult5|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_76t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                  ; work         ;
;                         |lpm_mult:Mult6|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_76t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                  ; work         ;
;                         |lpm_mult:Mult7|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_76t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                  ; work         ;
;                      |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                         ; 30 (5)      ; 19 (1)                    ; 0 (0)         ; 11176       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (4)       ; 0 (0)             ; 19 (1)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_delay                    ; fft          ;
;                         |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 11176       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                               ; altera_fft_dual_port_ram                  ; fft          ;
;                            |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 11176       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                     ; altsyncram                                ; work         ;
;                               |altsyncram_c4q3:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 11176       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_c4q3:auto_generated                                                                                                      ; altsyncram_c4q3                           ; work         ;
;                         |counter_module:\gen_m4k_delay:move_rdptr_inst|                                        ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (9)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                       ; counter_module                            ; fft          ;
;                         |counter_module:\gen_m4k_delay:move_wrptr_inst|                                        ; 12 (12)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                       ; counter_module                            ; fft          ;
;                      |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                       ; 27 (4)      ; 17 (1)                    ; 0 (0)         ; 5796        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 0 (0)             ; 17 (1)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_delay                    ; fft          ;
;                         |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5796        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                             ; altera_fft_dual_port_ram                  ; fft          ;
;                            |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5796        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                               |altsyncram_a4q3:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5796        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a4q3:auto_generated                                                                                                    ; altsyncram_a4q3                           ; work         ;
;                         |counter_module:\gen_m4k_delay:move_rdptr_inst|                                        ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                     ; counter_module                            ; fft          ;
;                         |counter_module:\gen_m4k_delay:move_wrptr_inst|                                        ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                     ; counter_module                            ; fft          ;
;                   |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|                      ; 1862 (15)   ; 1530 (7)                  ; 0 (0)         ; 4476        ; 4    ; 16           ; 0       ; 8         ; 0    ; 0            ; 332 (8)      ; 282 (0)           ; 1248 (7)         ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                    ; fft          ;
;                      |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                  ; 475 (297)   ; 382 (247)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (50)      ; 2 (2)             ; 380 (244)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                      ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_hej:auto_generated|                                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated                                                                                                                        ; add_sub_hej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_hej:auto_generated|                                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated                                                                                                                        ; add_sub_hej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_hej:auto_generated|                                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated                                                                                                                            ; add_sub_hej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_hej:auto_generated|                                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated                                                                                                                            ; add_sub_hej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 83 (63)     ; 39 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (30)      ; 0 (0)             ; 40 (33)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 20 (20)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 7 (7)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                               ; 544 (312)   ; 399 (259)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (53)     ; 2 (0)             ; 397 (255)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                     ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 50 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 50 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_kej:auto_generated|                                                     ; 50 (50)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                     ; add_sub_kej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 25 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 25 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_kej:auto_generated|                                                     ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                     ; add_sub_kej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 50 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 28 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 50 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 28 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_kej:auto_generated|                                                     ; 50 (50)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 28 (28)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                         ; add_sub_kej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 25 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 25 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_kej:auto_generated|                                                     ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                         ; add_sub_kej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 86 (65)     ; 40 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (31)      ; 2 (2)             ; 39 (32)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 21 (21)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 7 (7)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                      ; 783 (597)   ; 714 (555)                 ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 69 (42)      ; 278 (232)         ; 436 (322)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                      ; fft          ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                             ; 27 (27)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 9 (9)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|                   ; 80 (80)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 23 (23)           ; 53 (53)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag                                                                                                                                                               ; auk_dspip_roundsat                        ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|                   ; 80 (80)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 23 (23)           ; 52 (52)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real                                                                                                                                                               ; auk_dspip_roundsat                        ; fft          ;
;                         |lpm_mult:Mult0|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_06t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                  ; work         ;
;                         |lpm_mult:Mult1|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_06t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                  ; work         ;
;                         |lpm_mult:Mult2|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_06t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                  ; work         ;
;                         |lpm_mult:Mult3|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_06t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                  ; work         ;
;                         |lpm_mult:Mult4|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_06t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                  ; work         ;
;                         |lpm_mult:Mult5|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_06t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                  ; work         ;
;                         |lpm_mult:Mult6|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_06t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                  ; work         ;
;                         |lpm_mult:Mult7|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_06t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                  ; work         ;
;                      |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                         ; 24 (3)      ; 15 (1)                    ; 0 (0)         ; 2976        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 0 (0)             ; 15 (1)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_delay                    ; fft          ;
;                         |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2976        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                               ; altera_fft_dual_port_ram                  ; fft          ;
;                            |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2976        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                     ; altsyncram                                ; work         ;
;                               |altsyncram_a1q3:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2976        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated                                                                                                      ; altsyncram_a1q3                           ; work         ;
;                         |counter_module:\gen_m4k_delay:move_rdptr_inst|                                        ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                       ; counter_module                            ; fft          ;
;                         |counter_module:\gen_m4k_delay:move_wrptr_inst|                                        ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                       ; counter_module                            ; fft          ;
;                      |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                       ; 21 (2)      ; 13 (1)                    ; 0 (0)         ; 1500        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 13 (1)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_delay                    ; fft          ;
;                         |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1500        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                             ; altera_fft_dual_port_ram                  ; fft          ;
;                            |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1500        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                               |altsyncram_g0q3:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1500        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g0q3:auto_generated                                                                                                    ; altsyncram_g0q3                           ; work         ;
;                         |counter_module:\gen_m4k_delay:move_rdptr_inst|                                        ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                     ; counter_module                            ; fft          ;
;                         |counter_module:\gen_m4k_delay:move_wrptr_inst|                                        ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                     ; counter_module                            ; fft          ;
;                   |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|                      ; 2184 (15)   ; 1911 (7)                  ; 0 (0)         ; 728         ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 273 (8)      ; 289 (0)           ; 1622 (7)         ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                    ; fft          ;
;                      |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                  ; 502 (321)   ; 408 (267)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (54)      ; 3 (2)             ; 405 (264)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                      ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                        ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                        ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                            ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                            ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 78 (64)     ; 37 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (31)      ; 1 (1)             ; 37 (32)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 14 (14)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 5 (5)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                               ; 510 (271)   ; 413 (271)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (0)       ; 1 (0)             ; 412 (270)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                     ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 54 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 54 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_nej:auto_generated|                                                     ; 54 (54)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_nej:auto_generated                                                                                                                     ; add_sub_nej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 27 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 27 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_nej:auto_generated|                                                     ; 27 (27)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_nej:auto_generated                                                                                                                     ; add_sub_nej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 54 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 27 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 54 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 27 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_nej:auto_generated|                                                     ; 54 (54)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 27 (27)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_nej:auto_generated                                                                                                                         ; add_sub_nej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 27 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 27 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_nej:auto_generated|                                                     ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_nej:auto_generated                                                                                                                         ; add_sub_nej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 78 (63)     ; 38 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (29)      ; 1 (1)             ; 38 (33)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 15 (15)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 5 (5)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                      ; 813 (621)   ; 748 (579)                 ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 65 (42)      ; 285 (238)         ; 463 (341)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                      ; fft          ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                             ; 21 (21)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 7 (7)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|                   ; 86 (86)     ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 24 (24)           ; 57 (57)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag                                                                                                                                                               ; auk_dspip_roundsat                        ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|                   ; 85 (85)     ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 23 (23)           ; 58 (58)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real                                                                                                                                                               ; auk_dspip_roundsat                        ; fft          ;
;                         |lpm_mult:Mult0|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult1|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult2|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult3|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult4|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult5|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult6|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult7|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                      |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                         ; 19 (3)      ; 11 (1)                    ; 0 (0)         ; 728         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (2)        ; 0 (0)             ; 11 (1)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_delay                    ; fft          ;
;                         |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 728         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                               ; altera_fft_dual_port_ram                  ; fft          ;
;                            |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 728         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                     ; altsyncram                                ; work         ;
;                               |altsyncram_m0q3:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 728         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_m0q3:auto_generated                                                                                                      ; altsyncram_m0q3                           ; work         ;
;                         |counter_module:\gen_m4k_delay:move_rdptr_inst|                                        ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                       ; counter_module                            ; fft          ;
;                         |counter_module:\gen_m4k_delay:move_wrptr_inst|                                        ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                       ; counter_module                            ; fft          ;
;                      |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                       ; 325 (325)   ; 324 (324)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 324 (324)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_delay                    ; fft          ;
;                   |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|                      ; 2062 (8)    ; 1863 (4)                  ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 198 (4)      ; 287 (0)           ; 1577 (4)         ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                    ; fft          ;
;                      |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                  ; 693 (520)   ; 657 (519)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (1)       ; 0 (0)             ; 657 (518)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                      ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                        ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                        ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                            ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                            ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 70 (62)     ; 34 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (30)      ; 0 (0)             ; 35 (32)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                               ; 555 (319)   ; 456 (319)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (0)       ; 2 (0)             ; 454 (318)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                     ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 54 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 54 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_nej:auto_generated|                                                     ; 54 (54)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_nej:auto_generated                                                                                                                     ; add_sub_nej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 27 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 27 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                               ; work         ;
;                               |add_sub_nej:auto_generated|                                                     ; 27 (27)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_nej:auto_generated                                                                                                                     ; add_sub_nej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 54 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 54 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_nej:auto_generated|                                                     ; 54 (54)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_nej:auto_generated                                                                                                                         ; add_sub_nej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 27 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 27 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_nej:auto_generated|                                                     ; 27 (27)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_nej:auto_generated                                                                                                                         ; add_sub_nej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 75 (65)     ; 37 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (30)      ; 2 (2)             ; 36 (33)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                      ; 806 (619)   ; 746 (579)                 ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 59 (39)      ; 285 (237)         ; 462 (345)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                      ; fft          ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                             ; 15 (15)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 5 (5)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|                   ; 86 (86)     ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 23 (23)           ; 58 (58)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag                                                                                                                                                               ; auk_dspip_roundsat                        ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|                   ; 86 (86)     ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 25 (25)           ; 56 (56)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real                                                                                                                                                               ; auk_dspip_roundsat                        ; fft          ;
;                         |lpm_mult:Mult0|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult1|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult2|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult3|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult4|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult5|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult6|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult7|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                   |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|                      ; 1190 (8)    ; 1090 (4)                  ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 98 (4)       ; 288 (0)           ; 804 (4)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                    ; fft          ;
;                      |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                  ; 380 (209)   ; 341 (209)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 1 (0)             ; 342 (208)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                      ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                        ; 26 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                        ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                        ; 26 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                        ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                            ; 26 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                            ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                            ; 26 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                      ; 26 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 25 (0)           ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_mej:auto_generated|                                                     ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated                                                                                                                            ; add_sub_mej                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 68 (62)     ; 32 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (30)      ; 1 (1)             ; 34 (31)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 6 (6)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                      ; 804 (622)   ; 745 (580)                 ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 57 (40)      ; 287 (237)         ; 460 (345)        ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                      ; fft          ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                             ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                  ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|                   ; 86 (86)     ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 25 (25)           ; 56 (56)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag                                                                                                                                                               ; auk_dspip_roundsat                        ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|                   ; 86 (86)     ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 25 (25)           ; 56 (56)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real                                                                                                                                                               ; auk_dspip_roundsat                        ; fft          ;
;                         |lpm_mult:Mult0|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult1|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult2|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult3|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult4|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult5|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult6|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                         |lpm_mult:Mult7|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7                                                                                                                                                                                                                   ; lpm_mult                                  ; work         ;
;                            |mult_26t:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                  ; work         ;
;                   |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect| ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                 ; fft          ;
;                   |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect| ; 47 (47)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 47 (47)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                 ; fft          ;
;                   |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect| ; 51 (51)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 51 (51)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                 ; fft          ;
;                   |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect| ; 55 (55)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 55 (55)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                 ; fft          ;
;                   |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect| ; 55 (55)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 55 (55)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                 ; fft          ;
;                   |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect| ; 56 (56)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 56 (56)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                 ; fft          ;
;                   |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|      ; 215 (155)   ; 102 (61)                  ; 0 (0)         ; 73764       ; 18   ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (94)     ; 0 (0)             ; 102 (61)         ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                    ; fft          ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36882       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36882       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_5it3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36882       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated                                                                                                    ; altsyncram_5it3                           ; work         ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36882       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36882       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_5it3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36882       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated                                                                                                    ; altsyncram_5it3                           ; work         ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst| ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (13)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst| ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst| ; 23 (23)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 14 (14)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                   |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|      ; 194 (144)   ; 93 (58)                   ; 0 (0)         ; 18468       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (86)     ; 0 (0)             ; 93 (58)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                    ; fft          ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9234        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9234        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_egt3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9234        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_egt3:auto_generated                                                                                                    ; altsyncram_egt3                           ; work         ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9234        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9234        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_egt3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9234        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_egt3:auto_generated                                                                                                    ; altsyncram_egt3                           ; work         ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst| ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst| ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 12 (12)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst| ; 18 (18)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 12 (12)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                   |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|      ; 168 (123)   ; 85 (56)                   ; 0 (0)         ; 4644        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (67)      ; 0 (0)             ; 85 (56)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                    ; fft          ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2322        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2322        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_9ft3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2322        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_9ft3:auto_generated                                                                                                    ; altsyncram_9ft3                           ; work         ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2322        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2322        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_9ft3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2322        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_9ft3:auto_generated                                                                                                    ; altsyncram_9ft3                           ; work         ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst| ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (9)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst| ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 10 (10)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst| ; 18 (18)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 10 (10)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                   |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|      ; 143 (108)   ; 77 (54)                   ; 0 (0)         ; 1188        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (54)      ; 0 (0)             ; 77 (54)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                    ; fft          ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 594         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 594         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_jdt3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 594         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jdt3:auto_generated                                                                                                    ; altsyncram_jdt3                           ; work         ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 594         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 594         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_jdt3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 594         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jdt3:auto_generated                                                                                                    ; altsyncram_jdt3                           ; work         ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst| ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst| ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst| ; 14 (14)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (8)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                   |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|      ; 120 (95)    ; 69 (52)                   ; 0 (0)         ; 324         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (43)      ; 0 (0)             ; 69 (52)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                    ; fft          ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 162         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 162         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_4ct3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 162         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4ct3:auto_generated                                                                                                    ; altsyncram_4ct3                           ; work         ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 162         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 162         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_4ct3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 162         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4ct3:auto_generated                                                                                                    ; altsyncram_4ct3                           ; work         ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst| ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst| ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst| ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                   |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|      ; 102 (82)    ; 61 (50)                   ; 0 (0)         ; 108         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (32)      ; 0 (0)             ; 61 (50)          ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                    ; fft          ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 54          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 54          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_tbt3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 54          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tbt3:auto_generated                                                                                                    ; altsyncram_tbt3                           ; work         ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 54          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 54          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                ; work         ;
;                            |altsyncram_tbt3:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 54          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tbt3:auto_generated                                                                                                    ; altsyncram_tbt3                           ; work         ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst| ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst| ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |frequency_finder|ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                            ; fft          ;
;       |fft_reset_control:inst2|                                                                                ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |frequency_finder|ftt_interface:inst3|fft_reset_control:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; fft_reset_control                         ; work         ;
;    |magnitude_calculation:inst2|                                                                               ; 367 (0)     ; 198 (0)                   ; 0 (0)         ; 0           ; 0    ; 14           ; 2       ; 6         ; 0    ; 0            ; 169 (0)      ; 32 (0)            ; 166 (0)          ; |frequency_finder|magnitude_calculation:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; magnitude_calculation                     ; work         ;
;       |find_highest:inst|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |frequency_finder|magnitude_calculation:inst2|find_highest:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; find_highest                              ; work         ;
;       |magnitude:inst1|                                                                                        ; 365 (249)   ; 196 (196)                 ; 0 (0)         ; 0           ; 0    ; 14           ; 2       ; 6         ; 0    ; 0            ; 169 (53)     ; 32 (32)           ; 164 (164)        ; |frequency_finder|magnitude_calculation:inst2|magnitude:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; magnitude                                 ; work         ;
;          |lpm_mult:Mult0|                                                                                      ; 58 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 0 (0)            ; |frequency_finder|magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_mult                                  ; work         ;
;             |mult_6dt:auto_generated|                                                                          ; 58 (58)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 0 (0)            ; |frequency_finder|magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult0|mult_6dt:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                 ; mult_6dt                                  ; work         ;
;          |lpm_mult:Mult1|                                                                                      ; 58 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 0 (0)            ; |frequency_finder|magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_mult                                  ; work         ;
;             |mult_6dt:auto_generated|                                                                          ; 58 (58)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 0 (0)            ; |frequency_finder|magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult1|mult_6dt:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                 ; mult_6dt                                  ; work         ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; result[31]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[30]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[29]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[28]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[27]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[26]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[25]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[24]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[23]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[22]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[21]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[20]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[19]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[18]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[17]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[16]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data_in[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[15] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_in[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[6]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_in[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[9]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_in[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[12] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_in[13] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[14] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                                                  ;                   ;         ;
; data_in[0]                                                                                                                                                                           ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[0]~feeder  ; 0                 ; 6       ;
; data_in[15]                                                                                                                                                                          ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[15]        ; 0                 ; 6       ;
; data_in[1]                                                                                                                                                                           ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[1]~feeder  ; 0                 ; 6       ;
; data_in[2]                                                                                                                                                                           ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[2]~feeder  ; 1                 ; 6       ;
; data_in[3]                                                                                                                                                                           ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[3]         ; 0                 ; 6       ;
; data_in[4]                                                                                                                                                                           ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[4]~feeder  ; 0                 ; 6       ;
; data_in[5]                                                                                                                                                                           ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[5]~feeder  ; 0                 ; 6       ;
; data_in[6]                                                                                                                                                                           ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[6]         ; 1                 ; 6       ;
; data_in[7]                                                                                                                                                                           ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[7]~feeder  ; 0                 ; 6       ;
; data_in[8]                                                                                                                                                                           ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[8]~feeder  ; 0                 ; 6       ;
; data_in[9]                                                                                                                                                                           ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[9]~feeder  ; 1                 ; 6       ;
; data_in[10]                                                                                                                                                                          ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[10]~feeder ; 0                 ; 6       ;
; data_in[11]                                                                                                                                                                          ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[11]~feeder ; 0                 ; 6       ;
; data_in[12]                                                                                                                                                                          ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[12]~feeder ; 1                 ; 6       ;
; data_in[13]                                                                                                                                                                          ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[13]        ; 0                 ; 6       ;
; data_in[14]                                                                                                                                                                          ;                   ;         ;
;      - ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[14]~feeder ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_J1             ; 11167   ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_pwr_2                                                                                                                                                                                           ; FF_X38_Y21_N21     ; 587     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_sop_reg~0                                                                                                                                                                                         ; LCCOMB_X42_Y21_N30 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data_q[3]~0                                                                                                                                                                                      ; LCCOMB_X42_Y21_N4  ; 114     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_valid_q~1                                                                                                                                                                                        ; LCCOMB_X42_Y21_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|cntr_8a7:usedw_counter|_~2                                                                                                           ; LCCOMB_X42_Y24_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|cntr_r9b:rd_ptr_msb|_~0                                                                                                              ; LCCOMB_X38_Y24_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|cntr_s9b:wr_ptr|_~0                                                                                                                  ; LCCOMB_X41_Y24_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|rd_ptr_lsb~1                                                                                                                         ; LCCOMB_X42_Y24_N2  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|valid_rreq                                                                                                                           ; LCCOMB_X42_Y21_N12 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|valid_wreq                                                                                                                           ; LCCOMB_X41_Y24_N0  ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal1~8                                                                                                                                                                                      ; LCCOMB_X41_Y13_N12 ; 200     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst|count[2]~18                                                                                                                                                    ; LCCOMB_X41_Y15_N2  ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst|count[2]~19                                                                                                                                                    ; LCCOMB_X49_Y13_N12 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_aa7:usedw_counter|_~0                                                                                                  ; LCCOMB_X52_Y13_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_t9b:rd_ptr_msb|_~0                                                                                                     ; LCCOMB_X50_Y13_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_u9b:wr_ptr|_~0                                                                                                         ; LCCOMB_X52_Y13_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|rd_ptr_lsb~1                                                                                                                ; LCCOMB_X49_Y13_N8  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|valid_rreq                                                                                                                  ; LCCOMB_X49_Y13_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|valid_wreq                                                                                                                  ; LCCOMB_X52_Y14_N18 ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|gen_addr~0                                                                                                                       ; LCCOMB_X47_Y14_N30 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|rd_enable~5                                                                                                                                                                      ; LCCOMB_X47_Y14_N26 ; 53      ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|system_enable                                                                                                                                                                    ; LCCOMB_X47_Y14_N24 ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|wr_enable_reg                                                                                                                                                                    ; FF_X47_Y14_N15     ; 52      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl|out_enable~0                                                                                                                                                              ; LCCOMB_X42_Y21_N14 ; 1471    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                                  ; LCCOMB_X46_Y18_N26 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[10]~40                                             ; LCCOMB_X42_Y21_N0  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~25                                            ; LCCOMB_X46_Y21_N28 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[3]~19                                             ; LCCOMB_X46_Y21_N4  ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_sop                                                                                               ; FF_X52_Y24_N25     ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                               ; LCCOMB_X55_Y21_N30 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0   ; LCCOMB_X57_Y25_N14 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~23                                         ; LCCOMB_X56_Y21_N6  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop~0                                              ; LCCOMB_X56_Y21_N24 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[10]~16                                   ; LCCOMB_X36_Y25_N26 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[12]~17                                   ; LCCOMB_X36_Y25_N30 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[12]~42                                   ; LCCOMB_X39_Y21_N10 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[11]~14                                 ; LCCOMB_X60_Y25_N26 ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[9]~14                                  ; LCCOMB_X60_Y25_N6  ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[9]~15                                  ; LCCOMB_X57_Y25_N22 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|bfi_delay_blk_enable~0                                                                                                                       ; LCCOMB_X42_Y21_N20 ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|bfii_delay_blk_enable                                                                                                                        ; LCCOMB_X57_Y25_N0  ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|processing_cnt[1]~0                                                                                                                          ; LCCOMB_X52_Y21_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                                  ; LCCOMB_X56_Y20_N20 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[8]~36                                              ; LCCOMB_X73_Y32_N2  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~24                                            ; LCCOMB_X56_Y20_N4  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[7]~18                                             ; LCCOMB_X56_Y20_N6  ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_sop                                                                                               ; FF_X75_Y31_N9      ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                               ; LCCOMB_X45_Y17_N18 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0   ; LCCOMB_X67_Y24_N24 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~23                                         ; LCCOMB_X45_Y17_N26 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop~0                                              ; LCCOMB_X45_Y17_N8  ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0                                      ; LCCOMB_X67_Y24_N22 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:OR_accu~0 ; LCCOMB_X73_Y32_N4  ; 288     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|out_sop_d[9]                                                                              ; FF_X69_Y29_N25     ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[9]~14                                    ; LCCOMB_X79_Y33_N2  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]~13                                    ; LCCOMB_X77_Y32_N28 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]~14                                    ; LCCOMB_X77_Y32_N26 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[9]~12                                  ; LCCOMB_X63_Y33_N30 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[7]~12                                  ; LCCOMB_X63_Y33_N26 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[7]~13                                  ; LCCOMB_X63_Y33_N0  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|bfi_delay_blk_enable                                                                                                                         ; LCCOMB_X73_Y32_N8  ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|bfii_delay_blk_enable                                                                                                                        ; LCCOMB_X63_Y32_N28 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|processing_cnt[1]~1                                                                                                                          ; LCCOMB_X60_Y31_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                                  ; LCCOMB_X50_Y19_N24 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[6]~32                                              ; LCCOMB_X69_Y39_N30 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[11]~18                                            ; LCCOMB_X50_Y19_N14 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~24                                            ; LCCOMB_X50_Y20_N24 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_sop                                                                                               ; FF_X63_Y44_N1      ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                               ; LCCOMB_X56_Y19_N16 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0   ; LCCOMB_X69_Y39_N24 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~23                                         ; LCCOMB_X56_Y19_N20 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop~0                                              ; LCCOMB_X74_Y46_N6  ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0                                      ; LCCOMB_X62_Y36_N12 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|out_sop_d[8]                                                                              ; FF_X75_Y40_N31     ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[0]~11                                    ; LCCOMB_X79_Y41_N30 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]~11                                    ; LCCOMB_X79_Y42_N28 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]~12                                    ; LCCOMB_X79_Y41_N20 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[6]~11                                  ; LCCOMB_X79_Y47_N28 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[2]~10                                  ; LCCOMB_X79_Y46_N18 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[2]~11                                  ; LCCOMB_X79_Y46_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|bfi_delay_blk_enable                                                                                                                         ; LCCOMB_X79_Y41_N4  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|bfii_delay_blk_enable                                                                                                                        ; LCCOMB_X79_Y46_N24 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|processing_cnt[1]~1                                                                                                                          ; LCCOMB_X60_Y42_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                                  ; LCCOMB_X48_Y17_N24 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[4]~28                                              ; LCCOMB_X46_Y34_N20 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~25                                            ; LCCOMB_X48_Y17_N26 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[5]~19                                             ; LCCOMB_X48_Y17_N20 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_sop                                                                                               ; FF_X40_Y36_N17     ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                               ; LCCOMB_X46_Y20_N26 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0   ; LCCOMB_X40_Y40_N12 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~23                                         ; LCCOMB_X43_Y20_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop~1                                              ; LCCOMB_X43_Y20_N28 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[5]~1                                       ; LCCOMB_X60_Y43_N10 ; 7742    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0                                      ; LCCOMB_X60_Y43_N24 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|out_sop_d[8]                                                                              ; FF_X59_Y48_N21     ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[3]~9                                     ; LCCOMB_X36_Y47_N28 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[0]~10                                    ; LCCOMB_X39_Y46_N14 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[0]~9                                     ; LCCOMB_X36_Y48_N26 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[4]~8                                   ; LCCOMB_X36_Y40_N28 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]~10                                  ; LCCOMB_X36_Y41_N2  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]~11                                  ; LCCOMB_X36_Y41_N4  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|bfi_delay_blk_enable                                                                                                                         ; LCCOMB_X39_Y46_N0  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|bfii_delay_blk_enable                                                                                                                        ; LCCOMB_X36_Y41_N0  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|processing_cnt[1]~1                                                                                                                          ; LCCOMB_X39_Y46_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                                  ; LCCOMB_X43_Y18_N24 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[2]~24                                              ; LCCOMB_X46_Y24_N0  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~25                                            ; LCCOMB_X48_Y18_N26 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[2]~19                                             ; LCCOMB_X48_Y18_N12 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_sop                                                                                               ; FF_X47_Y21_N21     ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                               ; LCCOMB_X41_Y19_N16 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0   ; LCCOMB_X46_Y30_N8  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~23                                         ; LCCOMB_X41_Y19_N4  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop~0                                              ; LCCOMB_X41_Y19_N20 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0                                      ; LCCOMB_X46_Y34_N18 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|out_sop_d[8]                                                                              ; FF_X49_Y32_N11     ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[1]~7                                     ; LCCOMB_X52_Y32_N12 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[4]~8                                     ; LCCOMB_X50_Y32_N8  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[4]~9                                     ; LCCOMB_X50_Y32_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][23]~0                                                      ; LCCOMB_X46_Y30_N30 ; 324     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|bfi_delay_blk_enable                                                                                                                         ; LCCOMB_X50_Y32_N4  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|processing_cnt[1]~1                                                                                                                          ; LCCOMB_X46_Y34_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][23]~0                                               ; LCCOMB_X56_Y38_N2  ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                                  ; LCCOMB_X46_Y19_N30 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[0]~20                                              ; LCCOMB_X46_Y30_N6  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~24                                            ; LCCOMB_X47_Y19_N22 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[2]~18                                             ; LCCOMB_X47_Y19_N6  ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|s_sel_d[1]                                                                                            ; FF_X50_Y37_N1      ; 52      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                               ; LCCOMB_X48_Y16_N26 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0   ; LCCOMB_X50_Y37_N20 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~23                                         ; LCCOMB_X50_Y16_N20 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop~0                                              ; LCCOMB_X50_Y16_N26 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|s_sel_d[1]                                                                                         ; FF_X53_Y44_N1      ; 50      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0                                      ; LCCOMB_X46_Y30_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|processing_cnt[2]~1                                                                                                                          ; LCCOMB_X46_Y30_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|Equal0~8                                                  ; LCCOMB_X52_Y16_N22 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0      ; LCCOMB_X46_Y24_N12 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]~23                                            ; LCCOMB_X52_Y16_N6  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop~0                                                 ; LCCOMB_X52_Y16_N18 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0                                      ; LCCOMB_X39_Y21_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|processing_cnt[1]~0                                                                                                                          ; LCCOMB_X48_Y21_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_sop_next                                                                                                            ; FF_X57_Y31_N5      ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_sop_next                                                                                                            ; FF_X57_Y31_N7      ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_sop_next                                                                                                            ; FF_X57_Y31_N9      ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_sop_next                                                                                                            ; FF_X46_Y34_N9      ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_sop_next                                                                                                            ; FF_X46_Y30_N21     ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_sop_next                                                                                                            ; FF_X57_Y31_N23     ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:negate_op_d[1][1]                                                                              ; FF_X92_Y28_N9      ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[4]~15                          ; LCCOMB_X76_Y28_N10 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[4]~16                          ; LCCOMB_X79_Y28_N16 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[6]~20                          ; LCCOMB_X76_Y28_N30 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|realtwid[1]~16                                                                                                               ; LCCOMB_X95_Y28_N0  ; 35      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:negate_op_d[1][1]                                                                              ; FF_X65_Y38_N23     ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[5]~13                          ; LCCOMB_X63_Y38_N2  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[10]~17                         ; LCCOMB_X62_Y36_N4  ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[4]~16                          ; LCCOMB_X61_Y38_N2  ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|realtwid[15]~16                                                                                                              ; LCCOMB_X66_Y40_N6  ; 35      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:negate_op_d[1][1]                                                                              ; FF_X66_Y50_N19     ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[5]~11                          ; LCCOMB_X62_Y47_N24 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[0]~12                          ; LCCOMB_X62_Y50_N28 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[7]~16                          ; LCCOMB_X62_Y47_N22 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|realtwid[12]~16                                                                                                              ; LCCOMB_X65_Y47_N18 ; 35      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:negate_op_d[1][1]                                                                              ; FF_X50_Y42_N11     ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[7]~11                          ; LCCOMB_X49_Y41_N26 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[2]~10                          ; LCCOMB_X52_Y41_N30 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[5]~15                          ; LCCOMB_X48_Y41_N10 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|realtwid[17]~16                                                                                                              ; LCCOMB_X49_Y43_N8  ; 35      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:negate_op_d[1][1]                                                                              ; FF_X38_Y36_N7      ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[5]~8                           ; LCCOMB_X39_Y30_N2  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[3]~9                           ; LCCOMB_X36_Y30_N30 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[4]~11                          ; LCCOMB_X35_Y30_N30 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|realtwid[1]~16                                                                                                               ; LCCOMB_X39_Y33_N0  ; 35      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:negate_op_d[1][1]                                                                              ; FF_X38_Y53_N15     ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|realtwid[0]~16                                                                                                               ; LCCOMB_X39_Y55_N16 ; 35      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|out_valid~1                                                                                                                                                                                                        ; LCCOMB_X48_Y21_N30 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|stg_in_sop[0]~0                                                                                                                                                                                                    ; LCCOMB_X42_Y22_N12 ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft_reset_control:inst2|reset_n                                                                                                                                                                                                                                                                                                         ; FF_X55_Y72_N1      ; 8195    ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ftt_interface:inst3|fft_reset_control:inst2|reset_n                                                                                                                                                                                                                                                                                                         ; FF_X55_Y72_N1      ; 1935    ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; magnitude_calculation:inst2|magnitude:inst1|index[7]~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X41_Y13_N10 ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; magnitude_calculation:inst2|magnitude:inst1|magn[11]~147                                                                                                                                                                                                                                                                                                    ; LCCOMB_X41_Y13_N30 ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                ;
+-----------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                 ; PIN_J1        ; 11167   ; 1037                                 ; Global Clock         ; GCLK2            ; --                        ;
; ftt_interface:inst3|fft_reset_control:inst2|reset_n ; FF_X55_Y72_N1 ; 1935    ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
+-----------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                  ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ftt_interface:inst3|fft_reset_control:inst2|reset_n                                                                                                                                                                                                                                                                   ; 8194    ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[5]~1 ; 7742    ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl|out_enable~0                                                                                                                        ; 1471    ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_pwr_2                                                                                                                                                     ; 587     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                       ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|altsyncram_u7h1:FIFOram|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 58           ; 8            ; 58           ; yes                    ; no                      ; yes                    ; yes                     ; 464    ; 8                           ; 58                          ; 8                           ; 58                          ; 464                 ; 2    ; None                      ; M9K_X37_Y21_N0, M9K_X37_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|altsyncram_bah1:FIFOram|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 50           ; 32           ; 50           ; yes                    ; no                      ; yes                    ; yes                     ; 1600   ; 32                          ; 50                          ; 32                          ; 50                          ; 1600                ; 2    ; None                      ; M9K_X51_Y4_N0, M9K_X51_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 50           ; 8192         ; 50           ; yes                    ; no                      ; yes                    ; yes                     ; 409600 ; 8192                        ; 50                          ; 8192                        ; 50                          ; 409600              ; 50   ; None                      ; M9K_X51_Y18_N0, M9K_X15_Y4_N0, M9K_X37_Y11_N0, M9K_X51_Y12_N0, M9K_X64_Y7_N0, M9K_X64_Y5_N0, M9K_X51_Y8_N0, M9K_X51_Y17_N0, M9K_X37_Y17_N0, M9K_X64_Y6_N0, M9K_X64_Y16_N0, M9K_X51_Y13_N0, M9K_X37_Y4_N0, M9K_X51_Y6_N0, M9K_X64_Y19_N0, M9K_X51_Y20_N0, M9K_X64_Y10_N0, M9K_X51_Y16_N0, M9K_X64_Y12_N0, M9K_X37_Y16_N0, M9K_X37_Y12_N0, M9K_X37_Y20_N0, M9K_X64_Y18_N0, M9K_X37_Y6_N0, M9K_X51_Y11_N0, M9K_X37_Y19_N0, M9K_X37_Y10_N0, M9K_X37_Y7_N0, M9K_X64_Y8_N0, M9K_X64_Y4_N0, M9K_X64_Y17_N0, M9K_X51_Y9_N0, M9K_X37_Y8_N0, M9K_X64_Y9_N0, M9K_X51_Y5_N0, M9K_X37_Y5_N0, M9K_X37_Y15_N0, M9K_X51_Y15_N0, M9K_X64_Y11_N0, M9K_X51_Y19_N0, M9K_X64_Y13_N0, M9K_X37_Y9_N0, M9K_X64_Y14_N0, M9K_X37_Y14_N0, M9K_X15_Y14_N0, M9K_X37_Y18_N0, M9K_X64_Y15_N0, M9K_X51_Y14_N0, M9K_X51_Y10_N0, M9K_X37_Y13_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 4094         ; 34           ; 4094         ; 34           ; yes                    ; no                      ; yes                    ; yes                     ; 139196 ; 4094                        ; 34                          ; 4094                        ; 34                          ; 139196              ; 17   ; None                      ; M9K_X15_Y29_N0, M9K_X37_Y24_N0, M9K_X15_Y28_N0, M9K_X15_Y25_N0, M9K_X37_Y29_N0, M9K_X15_Y24_N0, M9K_X37_Y28_N0, M9K_X37_Y22_N0, M9K_X15_Y26_N0, M9K_X37_Y27_N0, M9K_X37_Y23_N0, M9K_X37_Y26_N0, M9K_X15_Y30_N0, M9K_X15_Y22_N0, M9K_X37_Y30_N0, M9K_X15_Y23_N0, M9K_X15_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4aq3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 2046         ; 36           ; 2046         ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 73656  ; 2046                        ; 36                          ; 2046                        ; 36                          ; 73656               ; 9    ; None                      ; M9K_X51_Y28_N0, M9K_X64_Y28_N0, M9K_X51_Y25_N0, M9K_X51_Y27_N0, M9K_X64_Y24_N0, M9K_X64_Y25_N0, M9K_X64_Y26_N0, M9K_X51_Y26_N0, M9K_X64_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 1022         ; 40           ; 1022         ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 40880  ; 1022                        ; 40                          ; 1022                        ; 40                          ; 40880               ; 5    ; None                      ; M9K_X78_Y36_N0, M9K_X78_Y35_N0, M9K_X78_Y33_N0, M9K_X78_Y34_N0, M9K_X78_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 510          ; 42           ; 510          ; 42           ; yes                    ; no                      ; yes                    ; yes                     ; 21420  ; 510                         ; 42                          ; 510                         ; 42                          ; 21420               ; 3    ; None                      ; M9K_X64_Y35_N0, M9K_X64_Y34_N0, M9K_X64_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_c4q3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 254          ; 44           ; 254          ; 44           ; yes                    ; no                      ; yes                    ; yes                     ; 11176  ; 254                         ; 44                          ; 254                         ; 44                          ; 11176               ; 2    ; None                      ; M9K_X78_Y44_N0, M9K_X78_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a4q3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 126          ; 46           ; 126          ; 46           ; yes                    ; no                      ; yes                    ; yes                     ; 5796   ; 126                         ; 46                          ; 126                         ; 46                          ; 5796                ; 2    ; None                      ; M9K_X78_Y48_N0, M9K_X78_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 62           ; 48           ; 62           ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 2976   ; 62                          ; 48                          ; 62                          ; 48                          ; 2976                ; 2    ; None                      ; M9K_X37_Y49_N0, M9K_X37_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g0q3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 30           ; 50           ; 30           ; 50           ; yes                    ; no                      ; yes                    ; yes                     ; 1500   ; 30                          ; 50                          ; 30                          ; 50                          ; 1500                ; 2    ; None                      ; M9K_X37_Y44_N0, M9K_X37_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_m0q3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 14           ; 52           ; 14           ; 52           ; yes                    ; no                      ; yes                    ; yes                     ; 728    ; 14                          ; 52                          ; 14                          ; 52                          ; 728                 ; 2    ; None                      ; M9K_X51_Y34_N0, M9K_X51_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 2049         ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 36882  ; 2049                        ; 18                          ; --                          ; --                          ; 36882               ; 9    ; fft_fft_ii_0_opt_twr1.hex ; M9K_X78_Y25_N0, M9K_X78_Y24_N0, M9K_X104_Y25_N0, M9K_X104_Y24_N0, M9K_X104_Y26_N0, M9K_X78_Y23_N0, M9K_X78_Y26_N0, M9K_X78_Y27_N0, M9K_X104_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 2049         ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 36882  ; 2049                        ; 18                          ; --                          ; --                          ; 36882               ; 9    ; fft_fft_ii_0_opt_twr1.hex ; M9K_X104_Y30_N0, M9K_X78_Y29_N0, M9K_X104_Y29_N0, M9K_X78_Y30_N0, M9K_X104_Y31_N0, M9K_X104_Y27_N0, M9K_X104_Y28_N0, M9K_X78_Y31_N0, M9K_X78_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_egt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 513          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 9234   ; 513                         ; 18                          ; --                          ; --                          ; 9234                ; 2    ; fft_fft_ii_0_opt_twr2.hex ; M9K_X64_Y39_N0, M9K_X64_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_egt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 513          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 9234   ; 513                         ; 18                          ; --                          ; --                          ; 9234                ; 2    ; fft_fft_ii_0_opt_twr2.hex ; M9K_X64_Y41_N0, M9K_X64_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_9ft3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 129          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2322   ; 129                         ; 18                          ; --                          ; --                          ; 2322                ; 1    ; fft_fft_ii_0_opt_twr3.hex ; M9K_X64_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_9ft3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 129          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2322   ; 129                         ; 18                          ; --                          ; --                          ; 2322                ; 1    ; fft_fft_ii_0_opt_twr3.hex ; M9K_X64_Y50_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jdt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 33           ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 594    ; 33                          ; 18                          ; --                          ; --                          ; 594                 ; 1    ; fft_fft_ii_0_opt_twr4.hex ; M9K_X51_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jdt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 33           ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 594    ; 33                          ; 18                          ; --                          ; --                          ; 594                 ; 1    ; fft_fft_ii_0_opt_twr4.hex ; M9K_X51_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4ct3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 9            ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 162    ; 9                           ; 18                          ; --                          ; --                          ; 162                 ; 1    ; fft_fft_ii_0_opt_twr5.hex ; M9K_X37_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4ct3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 9            ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 162    ; 9                           ; 18                          ; --                          ; --                          ; 162                 ; 1    ; fft_fft_ii_0_opt_twr5.hex ; M9K_X37_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tbt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 3            ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 54     ; 3                           ; 18                          ; --                          ; --                          ; 54                  ; 1    ; fft_fft_ii_0_opt_twr6.hex ; M9K_X37_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tbt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 3            ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 54     ; 3                           ; 18                          ; --                          ; --                          ; 54                  ; 1    ; fft_fft_ii_0_opt_twr6.hex ; M9K_X37_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 2           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 50          ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 51          ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 102         ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 44          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 8           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult1|mult_6dt:auto_generated|mac_out8                                                                                                                                                                                                                                                                                                                                                                                                                     ; Simple Multiplier (9-bit)  ; DSPOUT_X44_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult1|mult_6dt:auto_generated|mac_mult7                                                                                                                                                                                                                                                                                                                                                                                                                 ;                            ; DSPMULT_X44_Y3_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult1|mult_6dt:auto_generated|mac_out6                                                                                                                                                                                                                                                                                                                                                                                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult1|mult_6dt:auto_generated|mac_mult5                                                                                                                                                                                                                                                                                                                                                                                                                 ;                            ; DSPMULT_X44_Y5_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult1|mult_6dt:auto_generated|mac_out4                                                                                                                                                                                                                                                                                                                                                                                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult1|mult_6dt:auto_generated|mac_mult3                                                                                                                                                                                                                                                                                                                                                                                                                 ;                            ; DSPMULT_X44_Y4_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult1|mult_6dt:auto_generated|w401w[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult1|mult_6dt:auto_generated|mac_mult1                                                                                                                                                                                                                                                                                                                                                                                                                 ;                            ; DSPMULT_X44_Y8_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult0|mult_6dt:auto_generated|mac_out8                                                                                                                                                                                                                                                                                                                                                                                                                     ; Simple Multiplier (9-bit)  ; DSPOUT_X44_Y3_N3   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult0|mult_6dt:auto_generated|mac_mult7                                                                                                                                                                                                                                                                                                                                                                                                                 ;                            ; DSPMULT_X44_Y3_N1  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult0|mult_6dt:auto_generated|mac_out6                                                                                                                                                                                                                                                                                                                                                                                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult0|mult_6dt:auto_generated|mac_mult5                                                                                                                                                                                                                                                                                                                                                                                                                 ;                            ; DSPMULT_X44_Y7_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult0|mult_6dt:auto_generated|mac_out4                                                                                                                                                                                                                                                                                                                                                                                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult0|mult_6dt:auto_generated|mac_mult3                                                                                                                                                                                                                                                                                                                                                                                                                 ;                            ; DSPMULT_X44_Y6_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult0|mult_6dt:auto_generated|w401w[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    magnitude_calculation:inst2|magnitude:inst1|lpm_mult:Mult0|mult_6dt:auto_generated|mac_mult1                                                                                                                                                                                                                                                                                                                                                                                                                 ;                            ; DSPMULT_X44_Y10_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y54_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y54_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y55_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y55_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y52_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y52_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y53_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y53_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y56_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y56_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y59_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y59_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y57_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y57_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y58_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y58_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y35_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y36_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y32_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y29_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y33_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y34_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y30_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y31_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y44_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y45_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y41_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y40_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y46_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y46_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y47_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y47_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y42_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y43_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X44_Y43_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y50_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y50_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y52_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y52_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y48_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y48_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y49_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y49_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y53_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y53_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y54_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y54_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y51_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y51_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y55_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y55_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y39_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y40_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y37_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y38_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y41_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y42_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y44_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_out2                                                                                                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y43_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated|mac_mult1                                                                                                                                                                                           ;                            ; DSPMULT_X71_Y43_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult2|mac_mult8 ;                            ; DSPMULT_X93_Y29_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult1|mac_mult8 ;                            ; DSPMULT_X93_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated|ded_mult_pa91:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated|ded_mult_pa91:ded_mult2|mac_mult8 ;                            ; DSPMULT_X93_Y32_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated|ded_mult_pa91:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated|ded_mult_pa91:ded_mult1|mac_mult8 ;                            ; DSPMULT_X93_Y31_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 20,845 / 342,891 ( 6 % )  ;
; C16 interconnects     ; 416 / 10,120 ( 4 % )      ;
; C4 interconnects      ; 8,959 / 209,544 ( 4 % )   ;
; Direct links          ; 3,287 / 342,891 ( < 1 % ) ;
; Global clocks         ; 2 / 20 ( 10 % )           ;
; Local interconnects   ; 5,773 / 119,088 ( 5 % )   ;
; R24 interconnects     ; 460 / 9,963 ( 5 % )       ;
; R4 interconnects      ; 12,889 / 289,782 ( 4 % )  ;
+-----------------------+---------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 12.97) ; Number of LABs  (Total = 1055) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 42                             ;
; 2                                           ; 42                             ;
; 3                                           ; 18                             ;
; 4                                           ; 16                             ;
; 5                                           ; 19                             ;
; 6                                           ; 27                             ;
; 7                                           ; 14                             ;
; 8                                           ; 15                             ;
; 9                                           ; 23                             ;
; 10                                          ; 26                             ;
; 11                                          ; 28                             ;
; 12                                          ; 19                             ;
; 13                                          ; 43                             ;
; 14                                          ; 51                             ;
; 15                                          ; 65                             ;
; 16                                          ; 607                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.43) ; Number of LABs  (Total = 1055) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 203                            ;
; 1 Clock                            ; 993                            ;
; 1 Clock enable                     ; 726                            ;
; 1 Sync. clear                      ; 339                            ;
; 1 Sync. load                       ; 65                             ;
; 2 Clock enables                    ; 234                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 22.15) ; Number of LABs  (Total = 1055) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 2                              ;
; 1                                            ; 18                             ;
; 2                                            ; 36                             ;
; 3                                            ; 14                             ;
; 4                                            ; 26                             ;
; 5                                            ; 3                              ;
; 6                                            ; 16                             ;
; 7                                            ; 12                             ;
; 8                                            ; 11                             ;
; 9                                            ; 10                             ;
; 10                                           ; 12                             ;
; 11                                           ; 14                             ;
; 12                                           ; 19                             ;
; 13                                           ; 16                             ;
; 14                                           ; 15                             ;
; 15                                           ; 9                              ;
; 16                                           ; 61                             ;
; 17                                           ; 16                             ;
; 18                                           ; 32                             ;
; 19                                           ; 22                             ;
; 20                                           ; 21                             ;
; 21                                           ; 32                             ;
; 22                                           ; 36                             ;
; 23                                           ; 15                             ;
; 24                                           ; 42                             ;
; 25                                           ; 29                             ;
; 26                                           ; 37                             ;
; 27                                           ; 31                             ;
; 28                                           ; 67                             ;
; 29                                           ; 40                             ;
; 30                                           ; 95                             ;
; 31                                           ; 60                             ;
; 32                                           ; 186                            ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 8.93) ; Number of LABs  (Total = 1055) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 3                              ;
; 1                                               ; 68                             ;
; 2                                               ; 56                             ;
; 3                                               ; 71                             ;
; 4                                               ; 63                             ;
; 5                                               ; 65                             ;
; 6                                               ; 59                             ;
; 7                                               ; 51                             ;
; 8                                               ; 60                             ;
; 9                                               ; 65                             ;
; 10                                              ; 50                             ;
; 11                                              ; 61                             ;
; 12                                              ; 74                             ;
; 13                                              ; 58                             ;
; 14                                              ; 63                             ;
; 15                                              ; 67                             ;
; 16                                              ; 104                            ;
; 17                                              ; 6                              ;
; 18                                              ; 6                              ;
; 19                                              ; 4                              ;
; 20                                              ; 0                              ;
; 21                                              ; 0                              ;
; 22                                              ; 0                              ;
; 23                                              ; 0                              ;
; 24                                              ; 0                              ;
; 25                                              ; 0                              ;
; 26                                              ; 0                              ;
; 27                                              ; 0                              ;
; 28                                              ; 1                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 15.94) ; Number of LABs  (Total = 1055) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 7                              ;
; 3                                            ; 22                             ;
; 4                                            ; 54                             ;
; 5                                            ; 36                             ;
; 6                                            ; 40                             ;
; 7                                            ; 38                             ;
; 8                                            ; 41                             ;
; 9                                            ; 27                             ;
; 10                                           ; 41                             ;
; 11                                           ; 45                             ;
; 12                                           ; 43                             ;
; 13                                           ; 63                             ;
; 14                                           ; 57                             ;
; 15                                           ; 58                             ;
; 16                                           ; 42                             ;
; 17                                           ; 57                             ;
; 18                                           ; 41                             ;
; 19                                           ; 63                             ;
; 20                                           ; 27                             ;
; 21                                           ; 14                             ;
; 22                                           ; 17                             ;
; 23                                           ; 11                             ;
; 24                                           ; 13                             ;
; 25                                           ; 12                             ;
; 26                                           ; 15                             ;
; 27                                           ; 19                             ;
; 28                                           ; 11                             ;
; 29                                           ; 13                             ;
; 30                                           ; 12                             ;
; 31                                           ; 36                             ;
; 32                                           ; 16                             ;
; 33                                           ; 33                             ;
; 34                                           ; 18                             ;
; 35                                           ; 2                              ;
; 36                                           ; 10                             ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 49        ; 0            ; 0            ; 49        ; 49        ; 0            ; 32           ; 0            ; 0            ; 17           ; 0            ; 32           ; 17           ; 0            ; 0            ; 0            ; 32           ; 0            ; 0            ; 0            ; 0            ; 0            ; 49        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 49           ; 49           ; 49           ; 49           ; 49           ; 0         ; 49           ; 49           ; 0         ; 0         ; 49           ; 17           ; 49           ; 49           ; 32           ; 49           ; 17           ; 32           ; 49           ; 49           ; 49           ; 17           ; 49           ; 49           ; 49           ; 49           ; 49           ; 0         ; 49           ; 49           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; result[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 7.3               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                              ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                             ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[0]                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated|ram_block1a41~porta_address_reg0 ; 0.315             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[3]                                                                                                                                                                                                                     ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|altsyncram_u7h1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                                                    ; 0.261             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[2]                                                                                                                                                                                                                     ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|altsyncram_u7h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; 0.261             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[1]                                                                                                                                                                                                                     ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|altsyncram_u7h1:FIFOram|ram_block1a1~porta_datain_reg0                                                                                                                                                    ; 0.261             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[0]                                                                                                                                                                                                                     ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|altsyncram_u7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                    ; 0.261             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[15]                                                                                                                                                                                                                    ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|altsyncram_u7h1:FIFOram|ram_block1a15~porta_datain_reg0                                                                                                                                                   ; 0.261             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[33]                                                                                                                                                                                                                    ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|altsyncram_u7h1:FIFOram|ram_block1a33~porta_datain_reg0                                                                                                                                                   ; 0.261             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[32]                                                                                                                                                                                                                    ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_kf71:auto_generated|a_dpfifo_1pv:dpfifo|altsyncram_u7h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                   ; 0.261             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[1]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.255             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[0]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.255             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[2]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.255             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[0]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated|ram_block1a19~porta_address_reg0   ; 0.255             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[0]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4ct3:auto_generated|ram_block1a4~porta_address_reg0  ; 0.255             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[3]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated|ram_block1a9~portb_address_reg0    ; 0.243             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[2]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated|ram_block1a9~portb_address_reg0    ; 0.243             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[7]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated|ram_block1a9~portb_address_reg0    ; 0.242             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[6]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated|ram_block1a9~portb_address_reg0    ; 0.242             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[5]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated|ram_block1a9~portb_address_reg0    ; 0.242             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[4]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated|ram_block1a9~portb_address_reg0    ; 0.242             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[8]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated|ram_block1a9~portb_address_reg0    ; 0.242             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[9]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated|ram_block1a9~portb_address_reg0    ; 0.242             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[5]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated|ram_block1a14~porta_address_reg0 ; 0.107             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[4]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated|ram_block1a14~porta_address_reg0 ; 0.107             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[3]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated|ram_block1a14~porta_address_reg0 ; 0.107             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[2]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated|ram_block1a14~porta_address_reg0 ; 0.107             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[1]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated|ram_block1a14~porta_address_reg0 ; 0.107             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[0]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated|ram_block1a14~porta_address_reg0 ; 0.107             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[11]                                                                                                                     ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated|ram_block1a14~porta_address_reg0 ; 0.107             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|wr_addr_reg[6]                                                                                                                                                                                                    ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated|ram_block1a36~porta_address_reg0                                                                                                           ; 0.094             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|wr_addr_reg[5]                                                                                                                                                                                                    ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated|ram_block1a36~porta_address_reg0                                                                                                           ; 0.093             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|wr_addr_reg[9]                                                                                                                                                                                                    ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated|ram_block1a36~porta_address_reg0                                                                                                           ; 0.093             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_lej:auto_generated|pipeline_dffe[6]     ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated|ram_block1a6~porta_datain_reg0     ; 0.080             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_imag_pl_d[1][6]                                                                                         ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated|ram_block1a6~porta_datain_reg0     ; 0.080             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|s_sel_d[1]                                                                                                                             ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated|ram_block1a6~porta_datain_reg0     ; 0.080             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_inverse                                                                             ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_inverse_d[0]                                                                                                                                                        ; 0.052             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_inverse                                                                                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_inverse_d[0]                                                                                                                                                           ; 0.052             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[1]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:negate_op_d[0][0]                                                                                                                                                   ; 0.050             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[2]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:negate_op_d[0][1]                                                                                                                                                   ; 0.050             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:del_in_imag_pl_d[0][22]                                                                                 ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated|pipeline_dffe[22]                                 ; 0.049             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_imag_pl_d[0][18]                                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated|pipeline_dffe[19]                                        ; 0.049             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_inverse                                                                                ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_inverse_d[0]                                                                                                                                                           ; 0.049             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|indexing                                                                                                                                                                                                          ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|addr_s[3]                                                                                                                                                                                             ; 0.049             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|wr_addr_reg[12]                                                                                                                                                                                                   ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated|ram_block1a40~porta_address_reg0                                                                                                           ; 0.048             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|wr_addr_reg[11]                                                                                                                                                                                                   ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated|ram_block1a40~porta_address_reg0                                                                                                           ; 0.048             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_inverse                                                                                                                            ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_inverse                                                                                                                 ; 0.048             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated|pipeline_dffe[13] ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a4q3:auto_generated|ram_block1a36~porta_datain_reg0  ; 0.044             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_real_pl_d[1][13]                                                                                     ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a4q3:auto_generated|ram_block1a36~porta_datain_reg0  ; 0.044             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|s_sel_d[1]                                                                                                                          ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a4q3:auto_generated|ram_block1a36~porta_datain_reg0  ; 0.044             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[6]                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated|ram_block1a41~porta_address_reg0 ; 0.042             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[1]                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated|ram_block1a41~porta_address_reg0 ; 0.038             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[8]                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated|ram_block1a41~porta_address_reg0 ; 0.037             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[5]                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated|ram_block1a41~porta_address_reg0 ; 0.034             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[4]                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated|ram_block1a41~porta_address_reg0 ; 0.034             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated|pipeline_dffe[14] ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a4q3:auto_generated|ram_block1a37~porta_datain_reg0  ; 0.034             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_real_pl_d[1][14]                                                                                     ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a4q3:auto_generated|ram_block1a37~porta_datain_reg0  ; 0.034             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated|ram_block1a41~porta_address_reg0 ; 0.032             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[3]                                                                                                                                                         ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated|ram_block1a3~portb_address_reg0                                                                                                            ; 0.032             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[7]                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated|ram_block1a41~porta_address_reg0 ; 0.032             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[1]                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4aq3:auto_generated|ram_block1a20~portb_address_reg0 ; 0.029             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated|ram_block1a23~porta_address_reg0   ; 0.029             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[4]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated|ram_block1a23~porta_address_reg0   ; 0.025             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[5]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated|ram_block1a23~porta_address_reg0   ; 0.025             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[12]                                                                                                                     ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:negate_op_d[0][1]                                                                                                                                                   ; 0.018             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[1]                                                                                                                                                         ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated|ram_block1a3~portb_address_reg0                                                                                                            ; 0.017             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[0]                                                                                                                                                         ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated|ram_block1a3~portb_address_reg0                                                                                                            ; 0.017             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[2]                                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[2]                                                                                                                                              ; 0.017             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|out_inverse_d[8]                                                                                                           ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_inverse                                                                                                                    ; 0.016             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[0]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated|ram_block1a11~portb_address_reg0   ; 0.016             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][24]                                                                                  ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_mej:auto_generated|pipeline_dffe[25]                                        ; 0.015             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:del_in_real_pl_d[0][19]                                                                                    ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated|pipeline_dffe[19]                                    ; 0.014             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[5]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jdt3:auto_generated|ram_block1a4~porta_address_reg0  ; 0.012             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[0]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jdt3:auto_generated|ram_block1a4~porta_address_reg0  ; 0.012             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[1]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jdt3:auto_generated|ram_block1a4~porta_address_reg0  ; 0.012             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[2]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jdt3:auto_generated|ram_block1a4~porta_address_reg0  ; 0.012             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[3]                                                                                                                      ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jdt3:auto_generated|ram_block1a4~porta_address_reg0  ; 0.012             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[2]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated|ram_block1a23~porta_address_reg0   ; 0.012             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[1]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated|ram_block1a23~porta_address_reg0   ; 0.010             ;
; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[0]                                                                        ; ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated|ram_block1a0~porta_address_reg0    ; 0.010             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 78 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "spectru"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 49 pins of 49 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'spectru.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node ftt_interface:inst3|fft_reset_control:inst2|reset_n  File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft_reset_control.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4] File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/db/cntr_u9b.tdf Line: 58
        Info (176357): Destination node ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3] File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/db/cntr_u9b.tdf Line: 58
        Info (176357): Destination node ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2] File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/db/cntr_u9b.tdf Line: 58
        Info (176357): Destination node ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1] File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/db/cntr_u9b.tdf Line: 58
        Info (176357): Destination node ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0] File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/db/cntr_u9b.tdf Line: 58
        Info (176357): Destination node ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4] File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/db/cntr_aa7.tdf Line: 59
        Info (176357): Destination node ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3] File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/db/cntr_aa7.tdf Line: 59
        Info (176357): Destination node ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2] File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/db/cntr_aa7.tdf Line: 59
        Info (176357): Destination node ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1] File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/db/cntr_aa7.tdf Line: 59
        Info (176357): Destination node ftt_interface:inst3|fft:inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0] File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/db/cntr_aa7.tdf Line: 59
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 476 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 238 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 48 (unused VREF, 2.5V VCCIO, 16 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:11
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:41
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:16
Info (11888): Total time spent on timing analysis during the Fitter is 16.16 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/output_files/spectru.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 532 warnings
    Info: Peak virtual memory: 5945 megabytes
    Info: Processing ended: Tue Mar 28 13:19:03 2023
    Info: Elapsed time: 00:01:32
    Info: Total CPU time (on all processors): 00:03:03


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/output_files/spectru.fit.smsg.


