
*** Running vivado
    with args -log system_fir_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fir_top_0_0.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_fir_top_0_0.tcl -notrace
Command: synth_design -top system_fir_top_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 448.727 ; gain = 94.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_fir_top_0_0' [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ip/system_fir_top_0_0/synth/system_fir_top_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fir_top' [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_top.v:9]
	Parameter C_S_AXI_FIR_IO_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_FIR_IO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir' [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 2'b00 
	Parameter ap_ST_st2_fsm_1 bound to: 2'b01 
	Parameter ap_ST_pp0_stg0_fsm_2 bound to: 2'b10 
	Parameter ap_ST_st6_fsm_3 bound to: 2'b11 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv6_31 bound to: 6'b110001 
	Parameter ap_const_lv25_9 bound to: 25'b0000000000000000000001001 
	Parameter ap_const_lv22_6 bound to: 22'b0000000000000000000110 
	Parameter ap_const_lv6_32 bound to: 6'b110010 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv7_30 bound to: 7'b0110000 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg' [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_shift_reg.v:65]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg_ram' [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_shift_reg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_shift_reg.v:26]
INFO: [Synth 8-3876] $readmem data file './fir_shift_reg_ram.dat' is read successfully [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_shift_reg.v:29]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg_ram' (1#1) [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_shift_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg' (2#1) [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_shift_reg.v:65]
INFO: [Synth 8-6157] synthesizing module 'fir_c' [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 51 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_c_rom' [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 51 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fir_c_rom.dat' is read successfully [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_rom' (3#1) [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_c' (4#1) [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:43]
INFO: [Synth 8-6155] done synthesizing module 'fir' (5#1) [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir.v:12]
INFO: [Synth 8-6157] synthesizing module 'fir_io_if' [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_io_if.v:9]
	Parameter C_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 5 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_Y_CTRL bound to: 5'b10000 
	Parameter ADDR_Y_DATA_0 bound to: 5'b10100 
	Parameter ADDR_X_CTRL bound to: 5'b11000 
	Parameter ADDR_X_DATA_0 bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_io_if.v:215]
INFO: [Synth 8-6155] done synthesizing module 'fir_io_if' (6#1) [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_io_if.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_ap_rst_if' [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_ap_rst_if' (7#1) [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_ap_rst_if.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir_top' (8#1) [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_fir_top_0_0' (9#1) [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ip/system_fir_top_0_0/synth/system_fir_top_0_0.v:57]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port AWADDR[15]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port AWADDR[14]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port AWADDR[13]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port AWADDR[12]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port AWADDR[11]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port AWADDR[10]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port AWADDR[9]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port AWADDR[8]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port AWADDR[7]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port AWADDR[6]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port AWADDR[5]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port ARADDR[15]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port ARADDR[14]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port ARADDR[13]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port ARADDR[12]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port ARADDR[11]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port ARADDR[10]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port ARADDR[9]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port ARADDR[8]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port ARADDR[7]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port ARADDR[6]
WARNING: [Synth 8-3331] design fir_io_if has unconnected port ARADDR[5]
WARNING: [Synth 8-3331] design fir_c has unconnected port reset
WARNING: [Synth 8-3331] design fir_shift_reg has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 504.105 ; gain = 149.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 504.105 ; gain = 149.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 504.105 ; gain = 149.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 854.695 ; gain = 2.609
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 854.695 ; gain = 500.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 854.695 ; gain = 500.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 854.695 ; gain = 500.188
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_1_cast8_reg_334_reg' and it is trimmed from '37' to '31' bits. [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir.v:200]
INFO: [Synth 8-5544] ROM "ap_done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_reg_ppiten_pp0_it0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppiten_pp0_it1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element c_load_reg_329_reg was removed.  [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir.v:247]
WARNING: [Synth 8-6014] Unused sequential element shift_reg_load_1_reg_324_reg was removed.  [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir.v:266]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_io_if'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_io_if'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_io_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'fir_io_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 854.695 ; gain = 500.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---RAMs : 
	              800 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_shift_reg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              800 Bit         RAMs := 1     
Module fir_c_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fir 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module fir_io_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst/fir_U/c_U/fir_c_rom_U/q0_reg was removed.  [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:33]
WARNING: [Synth 8-6014] Unused sequential element inst/fir_U/shift_reg_load_1_reg_324_reg was removed.  [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir.v:266]
WARNING: [Synth 8-6014] Unused sequential element inst/fir_U/c_load_reg_329_reg was removed.  [c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir.v:247]
DSP Report: Generating DSP inst/fir_U/acc_3_fu_230_p2, operation Mode is: (P or C)+(A2*B2 or 0).
DSP Report: register inst/fir_U/shift_reg_load_1_reg_324_reg is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: register inst/fir_U/c_load_reg_329_reg is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: register inst/fir_U/acc_1_reg_124_reg is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: operator inst/fir_U/acc_3_fu_230_p2 is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: operator inst/fir_U/tmp_s_fu_220_p2 is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
INFO: [Synth 8-3917] design system_fir_top_0_0 has port s_axi_fir_io_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design system_fir_top_0_0 has port s_axi_fir_io_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design system_fir_top_0_0 has port s_axi_fir_io_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design system_fir_top_0_0 has port s_axi_fir_io_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_AWADDR[15]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_AWADDR[14]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_AWADDR[13]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_AWADDR[12]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_AWADDR[11]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_AWADDR[10]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_AWADDR[9]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_AWADDR[8]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_AWADDR[7]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_AWADDR[6]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_AWADDR[5]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[31]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[30]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[29]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[28]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[27]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[26]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[25]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[24]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[23]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[22]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[21]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[20]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[19]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[18]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[17]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WDATA[16]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WSTRB[3]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_WSTRB[2]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_ARADDR[15]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_ARADDR[14]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_ARADDR[13]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_ARADDR[12]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_ARADDR[11]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_ARADDR[10]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_ARADDR[9]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_ARADDR[8]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_ARADDR[7]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_ARADDR[6]
WARNING: [Synth 8-3331] design system_fir_top_0_0 has unconnected port s_axi_fir_io_ARADDR[5]
INFO: [Synth 8-3971] The signal inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[16]' (FDE) to 'inst/fir_io_if_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[17]' (FDE) to 'inst/fir_io_if_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[18]' (FDE) to 'inst/fir_io_if_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[19]' (FDE) to 'inst/fir_io_if_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[20]' (FDE) to 'inst/fir_io_if_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[21]' (FDE) to 'inst/fir_io_if_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[22]' (FDE) to 'inst/fir_io_if_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[23]' (FDE) to 'inst/fir_io_if_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[24]' (FDE) to 'inst/fir_io_if_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[25]' (FDE) to 'inst/fir_io_if_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[26]' (FDE) to 'inst/fir_io_if_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[27]' (FDE) to 'inst/fir_io_if_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[28]' (FDE) to 'inst/fir_io_if_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[29]' (FDE) to 'inst/fir_io_if_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/fir_io_if_U/rdata_reg[30]' (FDE) to 'inst/fir_io_if_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fir_io_if_U/rdata_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/fir_io_if_U/rdata_reg[31]) is unused and will be removed from module system_fir_top_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 854.695 ; gain = 500.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+-----------------------------------+---------------+----------------+
|Module Name        | RTL Object                        | Depth x Width | Implemented As | 
+-------------------+-----------------------------------+---------------+----------------+
|fir_c_rom          | q0_reg                            | 64x16         | Block RAM      | 
|system_fir_top_0_0 | inst/fir_U/c_U/fir_c_rom_U/q0_reg | 64x16         | Block RAM      | 
+-------------------+-----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fir_shift_reg_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | (P or C)+(A2*B2 or 0) | 16     | 16     | 37     | -      | 37     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance insti_0/inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance insti_18/inst/fir_U/c_U/fir_c_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 897.008 ; gain = 542.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 897.305 ; gain = 542.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fir_shift_reg_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/fir_U/c_U/fir_c_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 917.258 ; gain = 562.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 917.258 ; gain = 562.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 917.258 ; gain = 562.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 917.258 ; gain = 562.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 917.258 ; gain = 562.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 917.258 ; gain = 562.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 917.258 ; gain = 562.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    17|
|2     |DSP48E1    |     1|
|3     |LUT1       |     3|
|4     |LUT2       |    61|
|5     |LUT3       |    26|
|6     |LUT4       |    42|
|7     |LUT5       |    30|
|8     |LUT6       |    16|
|9     |MUXF7      |     1|
|10    |RAMB18E1   |     1|
|11    |RAMB18E1_1 |     1|
|12    |FDRE       |    93|
|13    |FDSE       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------+------------------+------+
|      |Instance                    |Module            |Cells |
+------+----------------------------+------------------+------+
|1     |top                         |                  |   293|
|2     |  inst                      |fir_top           |   293|
|3     |    fir_U                   |fir               |   166|
|4     |      c_U                   |fir_c             |     6|
|5     |        fir_c_rom_U         |fir_c_rom         |     6|
|6     |      shift_reg_U           |fir_shift_reg     |    41|
|7     |        fir_shift_reg_ram_U |fir_shift_reg_ram |    41|
|8     |    fir_io_if_U             |fir_io_if         |   127|
+------+----------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 917.258 ; gain = 562.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 917.258 ; gain = 212.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 917.258 ; gain = 562.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 917.258 ; gain = 574.223
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Summer_School_Lab/FIR/FIR.runs/system_fir_top_0_0_synth_1/system_fir_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Summer_School_Lab/FIR/FIR.srcs/sources_1/bd/system/ip/system_fir_top_0_0/system_fir_top_0_0.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Summer_School_Lab/FIR/FIR.runs/system_fir_top_0_0_synth_1/system_fir_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_fir_top_0_0_utilization_synth.rpt -pb system_fir_top_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 917.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun  9 16:35:59 2021...
