// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FFT_FFT_stage_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_31,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_47,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_63,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_23,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_39,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_55,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_71,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_16,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_32,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_24,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_40,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_17,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_33,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_25,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_41,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_18,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_34,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_26,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_42,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_19,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_35,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_27,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_43,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_20,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_36,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_28,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_44,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_21,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_37,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_29,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_45,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_22,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_38,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_30,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_46,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_48,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_64,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_56,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_72,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_49,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_65,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_57,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_73,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_50,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_66,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_58,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_74,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_51,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_67,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_59,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_75,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_52,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_68,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_60,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_76,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_53,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_69,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_61,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_77,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_54,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_70,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_62,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_78,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_42,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_42_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_86,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_86_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_79,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_79_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_87,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_87_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_80,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_80_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_88,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_88_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_81,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_81_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_89,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_89_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_82,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_82_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_90,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_90_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_83,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_83_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_91,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_91_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_84,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_84_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_92,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_92_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_85,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_85_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_93,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_93_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_31,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_31_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_23,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_23_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_30,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_30_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_22,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_22_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_29,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_29_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_21,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_21_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_28,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_28_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_20,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_20_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_27,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_27_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_19,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_19_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_26,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_26_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_18,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_18_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_25,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_25_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_17,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_17_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_24,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_24_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_16,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_16_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_94,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_94_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_39,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_39_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_95,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_95_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_38,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_38_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_96,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_96_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_37,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_37_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_97,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_97_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_36,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_36_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_98,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_98_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_35,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_35_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_99,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_99_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_34,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_34_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_41,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_41_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_33,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_33_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_40,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_40_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_32,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_32_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_15,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_15_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_7,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_7_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_14,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_14_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_6,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_6_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_13,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_13_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_5,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_5_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_12,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_12_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_4,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_4_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_11,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_11_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_3,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_3_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_10,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_10_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_2,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_2_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_9,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_9_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_1,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_1_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_8,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_8_ap_vld,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4,
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_ap_vld
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state6 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_31;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_47;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_63;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_23;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_39;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_55;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_71;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_16;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_32;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_24;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_40;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_17;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_33;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_25;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_41;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_18;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_34;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_26;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_42;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_19;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_35;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_27;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_43;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_20;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_36;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_28;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_44;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_21;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_37;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_29;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_45;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_22;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_38;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_30;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_46;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_48;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_64;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_56;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_72;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_49;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_65;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_57;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_73;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_50;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_66;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_58;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_74;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_51;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_67;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_59;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_75;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_52;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_68;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_60;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_76;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_53;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_69;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_61;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_77;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_54;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_70;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_62;
input  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_78;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_42;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_42_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_86;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_86_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_79;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_79_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_87;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_87_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_80;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_80_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_88;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_88_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_81;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_81_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_89;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_89_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_82;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_82_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_90;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_90_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_83;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_83_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_91;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_91_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_84;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_84_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_92;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_92_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_85;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_85_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_93;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_93_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_31;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_31_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_23;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_23_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_30;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_30_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_22;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_22_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_29;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_29_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_21;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_21_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_28;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_28_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_20;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_20_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_27;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_27_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_19;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_19_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_26;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_26_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_18;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_18_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_25;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_25_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_17;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_17_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_24;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_24_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_16;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_16_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_94;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_94_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_39;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_39_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_95;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_95_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_38;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_38_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_96;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_96_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_37;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_37_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_97;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_97_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_36;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_36_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_98;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_98_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_35;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_35_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_99;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_99_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_34;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_34_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_41;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_41_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_33;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_33_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_40;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_40_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_32;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_32_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_15;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_15_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_7;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_7_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_14;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_14_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_6;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_6_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_13;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_13_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_5;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_5_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_12;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_12_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_4;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_4_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_11;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_11_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_3;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_3_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_10;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_10_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_2;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_2_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_9;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_9_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_1;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_1_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_8;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_8_ap_vld;
output  [15:0] FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4;
output   FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_42_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_86_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_79_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_87_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_80_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_88_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_81_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_89_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_82_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_90_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_83_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_91_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_84_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_92_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_85_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_93_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_31_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_23_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_30_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_22_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_29_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_21_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_28_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_20_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_27_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_19_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_26_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_18_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_25_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_17_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_24_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_16_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_94_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_39_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_95_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_38_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_96_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_37_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_97_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_36_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_98_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_35_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_99_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_34_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_41_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_33_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_40_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_32_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_15_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_7_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_14_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_6_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_13_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_5_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_12_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_4_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_11_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_3_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_10_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_2_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_9_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_1_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_8_ap_vld;
reg FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] trunc_ln22_fu_590_p1;
reg   [0:0] trunc_ln22_reg_2023;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] trunc_ln22_reg_2023_pp0_iter1_reg;
reg   [0:0] trunc_ln22_reg_2023_pp0_iter2_reg;
wire  signed [23:0] sext_ln389_fu_648_p1;
reg  signed [23:0] sext_ln389_reg_2039;
reg  signed [23:0] sext_ln389_reg_2039_pp0_iter1_reg;
wire  signed [23:0] sext_ln389_44_fu_658_p1;
reg  signed [23:0] sext_ln389_44_reg_2045;
reg  signed [23:0] sext_ln389_44_reg_2045_pp0_iter1_reg;
wire  signed [23:0] sext_ln26_fu_668_p1;
reg  signed [23:0] sext_ln26_reg_2051;
reg  signed [23:0] sext_ln26_reg_2051_pp0_iter1_reg;
wire  signed [23:0] sext_ln26_1_fu_714_p1;
reg  signed [23:0] sext_ln26_1_reg_2057;
reg  signed [23:0] sext_ln26_1_reg_2057_pp0_iter1_reg;
wire  signed [23:0] sext_ln389_45_fu_740_p1;
reg  signed [23:0] sext_ln389_45_reg_2063;
reg  signed [23:0] sext_ln389_45_reg_2063_pp0_iter1_reg;
wire  signed [23:0] sext_ln389_46_fu_750_p1;
reg  signed [23:0] sext_ln389_46_reg_2069;
reg  signed [23:0] sext_ln389_46_reg_2069_pp0_iter1_reg;
wire  signed [23:0] sext_ln389_47_fu_760_p1;
reg  signed [23:0] sext_ln389_47_reg_2075;
reg  signed [23:0] sext_ln389_47_reg_2075_pp0_iter1_reg;
wire  signed [23:0] sext_ln389_48_fu_806_p1;
reg  signed [23:0] sext_ln389_48_reg_2081;
reg  signed [23:0] sext_ln389_48_reg_2081_pp0_iter1_reg;
wire  signed [23:0] sext_ln389_50_fu_826_p1;
reg  signed [23:0] sext_ln389_50_reg_2087;
reg  signed [23:0] sext_ln389_50_reg_2087_pp0_iter1_reg;
wire  signed [23:0] sext_ln389_51_fu_830_p1;
reg  signed [23:0] sext_ln389_51_reg_2093;
reg  signed [23:0] sext_ln389_51_reg_2093_pp0_iter1_reg;
wire  signed [23:0] mul_ln389_fu_935_p2;
wire  signed [23:0] mul_ln389_49_fu_940_p2;
wire  signed [23:0] mul_ln389_50_fu_945_p2;
wire  signed [23:0] mul_ln389_51_fu_950_p2;
wire  signed [23:0] mul_ln389_53_fu_955_p2;
wire  signed [23:0] mul_ln389_55_fu_960_p2;
wire  signed [23:0] mul_ln389_57_fu_965_p2;
wire  signed [23:0] mul_ln389_59_fu_970_p2;
wire  signed [23:0] mul_ln389_62_fu_975_p2;
wire  signed [23:0] mul_ln389_64_fu_980_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln22_fu_578_p2;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
wire   [15:0] p_r_M_real_48_fu_618_p2;
wire    ap_block_pp0_stage0;
wire   [15:0] p_r_M_real_49_fu_630_p2;
wire   [15:0] p_r_M_real_fu_1038_p2;
wire   [15:0] p_r_M_real_71_fu_1050_p2;
wire   [15:0] p_r_M_real_72_fu_1085_p2;
wire   [15:0] p_r_M_real_73_fu_1097_p2;
wire   [15:0] p_r_M_real_74_fu_1132_p2;
wire   [15:0] p_r_M_real_75_fu_1144_p2;
wire   [15:0] p_r_M_real_76_fu_788_p2;
wire   [15:0] p_r_M_real_77_fu_794_p2;
wire   [15:0] p_r_M_real_78_fu_1179_p2;
wire   [15:0] p_r_M_real_79_fu_1191_p2;
wire   [15:0] p_r_M_real_80_fu_1226_p2;
wire   [15:0] p_r_M_real_81_fu_1238_p2;
wire   [15:0] p_r_M_real_69_fu_1273_p2;
wire   [15:0] p_r_M_real_70_fu_1285_p2;
wire   [15:0] p_r_M_imag_48_fu_624_p2;
wire   [15:0] p_r_M_imag_49_fu_636_p2;
wire   [15:0] p_r_M_imag_fu_1044_p2;
wire   [15:0] p_r_M_imag_71_fu_1056_p2;
wire   [15:0] p_r_M_imag_72_fu_1091_p2;
wire   [15:0] p_r_M_imag_73_fu_1103_p2;
wire   [15:0] p_r_M_imag_74_fu_1138_p2;
wire   [15:0] p_r_M_imag_75_fu_1150_p2;
wire   [15:0] p_r_M_imag_76_fu_770_p2;
wire   [15:0] p_r_M_imag_77_fu_776_p2;
wire   [15:0] p_r_M_imag_78_fu_1185_p2;
wire   [15:0] p_r_M_imag_79_fu_1197_p2;
wire   [15:0] p_r_M_imag_80_fu_1232_p2;
wire   [15:0] p_r_M_imag_81_fu_1244_p2;
wire   [15:0] p_r_M_imag_69_fu_1279_p2;
wire   [15:0] p_r_M_imag_70_fu_1291_p2;
reg   [1:0] block_num_fu_310;
wire   [1:0] add_ln22_fu_584_p2;
wire   [15:0] select_ln27_fu_606_p3;
wire   [15:0] temp1_M_real_fu_594_p3;
wire   [15:0] select_ln27_1_fu_612_p3;
wire   [15:0] temp1_M_imag_fu_600_p3;
wire  signed [15:0] select_ln27_2_fu_642_p3;
wire  signed [15:0] select_ln27_3_fu_652_p3;
wire  signed [15:0] select_ln27_4_fu_662_p3;
wire   [15:0] select_ln27_5_fu_678_p3;
wire   [23:0] shl_ln_fu_684_p3;
wire   [23:0] sub_ln389_10_fu_692_p2;
wire  signed [15:0] select_ln27_6_fu_708_p3;
wire   [15:0] select_ln27_7_fu_718_p3;
wire  signed [15:0] select_ln27_9_fu_734_p3;
wire  signed [15:0] select_ln27_10_fu_744_p3;
wire  signed [15:0] select_ln27_11_fu_754_p3;
wire   [15:0] temp1_M_imag_19_fu_764_p3;
wire   [15:0] trunc_ln1_fu_698_p4;
wire   [15:0] select_ln27_12_fu_782_p3;
wire   [15:0] temp1_M_real_19_fu_672_p3;
wire  signed [15:0] select_ln27_13_fu_800_p3;
wire   [15:0] select_ln27_14_fu_810_p3;
wire  signed [15:0] select_ln27_8_fu_728_p3;
wire  signed [15:0] select_ln27_15_fu_820_p3;
wire  signed [15:0] mul_ln389_fu_935_p0;
wire   [8:0] mul_ln389_fu_935_p1;
wire  signed [15:0] mul_ln389_49_fu_940_p0;
wire   [8:0] mul_ln389_49_fu_940_p1;
wire  signed [15:0] mul_ln389_50_fu_945_p0;
wire   [7:0] mul_ln389_50_fu_945_p1;
wire  signed [15:0] mul_ln389_51_fu_950_p0;
wire  signed [7:0] mul_ln389_51_fu_950_p1;
wire  signed [15:0] mul_ln389_53_fu_955_p0;
wire   [8:0] mul_ln389_53_fu_955_p1;
wire  signed [15:0] mul_ln389_55_fu_960_p0;
wire   [8:0] mul_ln389_55_fu_960_p1;
wire  signed [15:0] mul_ln389_57_fu_965_p0;
wire   [7:0] mul_ln389_57_fu_965_p1;
wire  signed [15:0] mul_ln389_59_fu_970_p0;
wire  signed [7:0] mul_ln389_59_fu_970_p1;
wire  signed [15:0] mul_ln389_62_fu_975_p0;
wire  signed [8:0] mul_ln389_62_fu_975_p1;
wire  signed [15:0] mul_ln389_64_fu_980_p0;
wire  signed [8:0] mul_ln389_64_fu_980_p1;
wire  signed [23:0] grp_fu_1621_p3;
wire  signed [23:0] grp_fu_1585_p3;
wire   [15:0] trunc_ln389_s_fu_1020_p4;
wire   [15:0] temp1_M_real_16_fu_985_p3;
wire   [15:0] trunc_ln389_28_fu_1029_p4;
wire   [15:0] temp1_M_imag_16_fu_1015_p3;
wire  signed [23:0] grp_fu_1630_p3;
wire  signed [23:0] grp_fu_1594_p3;
wire   [15:0] trunc_ln389_29_fu_1067_p4;
wire   [15:0] temp1_M_real_17_fu_990_p3;
wire   [15:0] trunc_ln389_30_fu_1076_p4;
wire   [15:0] temp1_M_imag_17_fu_1062_p3;
wire  signed [23:0] grp_fu_1639_p3;
wire  signed [23:0] grp_fu_1603_p3;
wire   [15:0] trunc_ln389_31_fu_1114_p4;
wire   [15:0] temp1_M_real_18_fu_995_p3;
wire   [15:0] trunc_ln389_32_fu_1123_p4;
wire   [15:0] temp1_M_imag_18_fu_1109_p3;
wire  signed [23:0] grp_fu_1648_p3;
wire  signed [23:0] grp_fu_1612_p3;
wire   [15:0] trunc_ln389_33_fu_1161_p4;
wire   [15:0] temp1_M_real_20_fu_1000_p3;
wire   [15:0] trunc_ln389_34_fu_1170_p4;
wire   [15:0] temp1_M_imag_20_fu_1156_p3;
wire  signed [23:0] grp_fu_1657_p3;
wire  signed [23:0] grp_fu_1666_p3;
wire   [15:0] trunc_ln389_35_fu_1208_p4;
wire   [15:0] temp1_M_real_21_fu_1005_p3;
wire   [15:0] trunc_ln389_36_fu_1217_p4;
wire   [15:0] temp1_M_imag_21_fu_1203_p3;
wire  signed [23:0] grp_fu_1675_p3;
wire  signed [23:0] grp_fu_1684_p3;
wire   [15:0] trunc_ln389_37_fu_1255_p4;
wire   [15:0] temp1_M_real_22_fu_1010_p3;
wire   [15:0] trunc_ln389_38_fu_1264_p4;
wire   [15:0] temp1_M_imag_22_fu_1250_p3;
wire  signed [7:0] grp_fu_1585_p1;
wire  signed [8:0] grp_fu_1594_p1;
wire  signed [8:0] grp_fu_1603_p1;
wire  signed [8:0] grp_fu_1612_p1;
wire   [6:0] grp_fu_1621_p1;
wire   [7:0] grp_fu_1630_p1;
wire   [7:0] grp_fu_1639_p1;
wire   [7:0] grp_fu_1648_p1;
wire  signed [15:0] grp_fu_1657_p0;
wire  signed [16:0] sext_ln26_2_fu_724_p1;
wire  signed [15:0] grp_fu_1657_p1;
wire  signed [16:0] sext_ln389_49_fu_816_p1;
wire  signed [8:0] grp_fu_1657_p2;
wire  signed [15:0] grp_fu_1666_p0;
wire  signed [15:0] grp_fu_1666_p1;
wire  signed [8:0] grp_fu_1666_p2;
wire   [6:0] grp_fu_1675_p1;
wire  signed [7:0] grp_fu_1684_p1;
wire    ap_CS_fsm_state6;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 block_num_fu_310 = 2'd0;
end

FFT_mul_16s_9ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9ns_24_1_1_U106(
    .din0(mul_ln389_fu_935_p0),
    .din1(mul_ln389_fu_935_p1),
    .dout(mul_ln389_fu_935_p2)
);

FFT_mul_16s_9ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9ns_24_1_1_U107(
    .din0(mul_ln389_49_fu_940_p0),
    .din1(mul_ln389_49_fu_940_p1),
    .dout(mul_ln389_49_fu_940_p2)
);

FFT_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_1_U108(
    .din0(mul_ln389_50_fu_945_p0),
    .din1(mul_ln389_50_fu_945_p1),
    .dout(mul_ln389_50_fu_945_p2)
);

FFT_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U109(
    .din0(mul_ln389_51_fu_950_p0),
    .din1(mul_ln389_51_fu_950_p1),
    .dout(mul_ln389_51_fu_950_p2)
);

FFT_mul_16s_9ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9ns_24_1_1_U110(
    .din0(mul_ln389_53_fu_955_p0),
    .din1(mul_ln389_53_fu_955_p1),
    .dout(mul_ln389_53_fu_955_p2)
);

FFT_mul_16s_9ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9ns_24_1_1_U111(
    .din0(mul_ln389_55_fu_960_p0),
    .din1(mul_ln389_55_fu_960_p1),
    .dout(mul_ln389_55_fu_960_p2)
);

FFT_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_1_U112(
    .din0(mul_ln389_57_fu_965_p0),
    .din1(mul_ln389_57_fu_965_p1),
    .dout(mul_ln389_57_fu_965_p2)
);

FFT_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U113(
    .din0(mul_ln389_59_fu_970_p0),
    .din1(mul_ln389_59_fu_970_p1),
    .dout(mul_ln389_59_fu_970_p2)
);

FFT_mul_16s_9s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9s_24_1_1_U114(
    .din0(mul_ln389_62_fu_975_p0),
    .din1(mul_ln389_62_fu_975_p1),
    .dout(mul_ln389_62_fu_975_p2)
);

FFT_mul_16s_9s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9s_24_1_1_U115(
    .din0(mul_ln389_64_fu_980_p0),
    .din1(mul_ln389_64_fu_980_p1),
    .dout(mul_ln389_64_fu_980_p2)
);

FFT_mac_muladd_16s_8s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_8s_24s_24_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln27_2_fu_642_p3),
    .din1(grp_fu_1585_p1),
    .din2(mul_ln389_53_fu_955_p2),
    .ce(1'b1),
    .dout(grp_fu_1585_p3)
);

FFT_mac_muladd_16s_9s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_9s_24s_24_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln27_3_fu_652_p3),
    .din1(grp_fu_1594_p1),
    .din2(mul_ln389_55_fu_960_p2),
    .ce(1'b1),
    .dout(grp_fu_1594_p3)
);

FFT_mac_muladd_16s_9s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_9s_24s_24_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln27_4_fu_662_p3),
    .din1(grp_fu_1603_p1),
    .din2(mul_ln389_57_fu_965_p2),
    .ce(1'b1),
    .dout(grp_fu_1603_p3)
);

FFT_mac_muladd_16s_9s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_9s_24s_24_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln27_6_fu_708_p3),
    .din1(grp_fu_1612_p1),
    .din2(mul_ln389_59_fu_970_p2),
    .ce(1'b1),
    .dout(grp_fu_1612_p3)
);

FFT_mac_muladd_16s_7ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_7ns_24s_24_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln27_9_fu_734_p3),
    .din1(grp_fu_1621_p1),
    .din2(mul_ln389_fu_935_p2),
    .ce(1'b1),
    .dout(grp_fu_1621_p3)
);

FFT_mac_muladd_16s_8ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_8ns_24s_24_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln27_10_fu_744_p3),
    .din1(grp_fu_1630_p1),
    .din2(mul_ln389_49_fu_940_p2),
    .ce(1'b1),
    .dout(grp_fu_1630_p3)
);

FFT_mac_muladd_16s_8ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_8ns_24s_24_4_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln27_11_fu_754_p3),
    .din1(grp_fu_1639_p1),
    .din2(mul_ln389_50_fu_945_p2),
    .ce(1'b1),
    .dout(grp_fu_1639_p3)
);

FFT_mac_muladd_16s_8ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_8ns_24s_24_4_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln27_13_fu_800_p3),
    .din1(grp_fu_1648_p1),
    .din2(mul_ln389_51_fu_950_p2),
    .ce(1'b1),
    .dout(grp_fu_1648_p3)
);

FFT_am_submul_16s_16s_9s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
am_submul_16s_16s_9s_24_4_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1657_p0),
    .din1(grp_fu_1657_p1),
    .din2(grp_fu_1657_p2),
    .ce(1'b1),
    .dout(grp_fu_1657_p3)
);

FFT_am_addmul_16s_16s_9s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
am_addmul_16s_16s_9s_24_4_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1666_p0),
    .din1(grp_fu_1666_p1),
    .din2(grp_fu_1666_p2),
    .ce(1'b1),
    .dout(grp_fu_1666_p3)
);

FFT_mac_muladd_16s_7ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_7ns_24s_24_4_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln27_15_fu_820_p3),
    .din1(grp_fu_1675_p1),
    .din2(mul_ln389_62_fu_975_p2),
    .ce(1'b1),
    .dout(grp_fu_1675_p3)
);

FFT_mac_muladd_16s_8s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_8s_24s_24_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln27_8_fu_728_p3),
    .din1(grp_fu_1684_p1),
    .din2(mul_ln389_64_fu_980_p2),
    .ce(1'b1),
    .dout(grp_fu_1684_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        block_num_fu_310 <= 2'd0;
    end else if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_num_fu_310 <= add_ln22_fu_584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sext_ln26_1_reg_2057 <= sext_ln26_1_fu_714_p1;
        sext_ln26_1_reg_2057_pp0_iter1_reg <= sext_ln26_1_reg_2057;
        sext_ln26_reg_2051 <= sext_ln26_fu_668_p1;
        sext_ln26_reg_2051_pp0_iter1_reg <= sext_ln26_reg_2051;
        sext_ln389_44_reg_2045 <= sext_ln389_44_fu_658_p1;
        sext_ln389_44_reg_2045_pp0_iter1_reg <= sext_ln389_44_reg_2045;
        sext_ln389_45_reg_2063 <= sext_ln389_45_fu_740_p1;
        sext_ln389_45_reg_2063_pp0_iter1_reg <= sext_ln389_45_reg_2063;
        sext_ln389_46_reg_2069 <= sext_ln389_46_fu_750_p1;
        sext_ln389_46_reg_2069_pp0_iter1_reg <= sext_ln389_46_reg_2069;
        sext_ln389_47_reg_2075 <= sext_ln389_47_fu_760_p1;
        sext_ln389_47_reg_2075_pp0_iter1_reg <= sext_ln389_47_reg_2075;
        sext_ln389_48_reg_2081 <= sext_ln389_48_fu_806_p1;
        sext_ln389_48_reg_2081_pp0_iter1_reg <= sext_ln389_48_reg_2081;
        sext_ln389_50_reg_2087 <= sext_ln389_50_fu_826_p1;
        sext_ln389_50_reg_2087_pp0_iter1_reg <= sext_ln389_50_reg_2087;
        sext_ln389_51_reg_2093 <= sext_ln389_51_fu_830_p1;
        sext_ln389_51_reg_2093_pp0_iter1_reg <= sext_ln389_51_reg_2093;
        sext_ln389_reg_2039 <= sext_ln389_fu_648_p1;
        sext_ln389_reg_2039_pp0_iter1_reg <= sext_ln389_reg_2039;
        trunc_ln22_reg_2023 <= trunc_ln22_fu_590_p1;
        trunc_ln22_reg_2023_pp0_iter1_reg <= trunc_ln22_reg_2023;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        trunc_ln22_reg_2023_pp0_iter2_reg <= trunc_ln22_reg_2023_pp0_iter1_reg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_10_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_11_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_12_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_13_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_14_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_15_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_16_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_17_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_18_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_19_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_1_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_20_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_21_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_22_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_23_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_24_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_25_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_26_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_27_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_28_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_29_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_2_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_30_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_31_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_32_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_32_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_33_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_33_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_34_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_34_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_35_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_35_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_36_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_36_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_37_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_37_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_38_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_38_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_39_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_39_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_3_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_40_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_40_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_41_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_41_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_42_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_42_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_4_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_5_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_6_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_79_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_79_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_7_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_80_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_80_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_81_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_81_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_82_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_82_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_83_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_83_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_84_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_84_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_85_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_85_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_86_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_86_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_87_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_87_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_88_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_88_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_89_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_89_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_8_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_90_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_90_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_91_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_91_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_92_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_92_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_93_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_93_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_94_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_94_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_95_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_95_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_96_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_96_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_97_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_97_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_578_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln22_fu_590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_98_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_98_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_99_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_99_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_9_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln22_reg_2023_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_ap_vld = 1'b1;
    end else begin
        FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln22_fu_578_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln22_fu_578_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln22_fu_578_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4 = p_r_M_imag_70_fu_1291_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_1 = p_r_M_imag_81_fu_1244_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_10 = p_r_M_imag_78_fu_1185_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_11 = p_r_M_imag_76_fu_770_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_12 = p_r_M_imag_74_fu_1138_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_13 = p_r_M_imag_72_fu_1091_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_14 = p_r_M_imag_fu_1044_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_15 = p_r_M_imag_48_fu_624_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_16 = p_r_M_imag_70_fu_1291_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_17 = p_r_M_imag_81_fu_1244_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_18 = p_r_M_imag_79_fu_1197_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_19 = p_r_M_imag_77_fu_776_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_2 = p_r_M_imag_79_fu_1197_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_20 = p_r_M_imag_75_fu_1150_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_21 = p_r_M_imag_73_fu_1103_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_22 = p_r_M_imag_71_fu_1056_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_23 = p_r_M_imag_49_fu_636_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_24 = p_r_M_imag_69_fu_1279_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_25 = p_r_M_imag_80_fu_1232_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_26 = p_r_M_imag_78_fu_1185_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_27 = p_r_M_imag_76_fu_770_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_28 = p_r_M_imag_74_fu_1138_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_29 = p_r_M_imag_72_fu_1091_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_3 = p_r_M_imag_77_fu_776_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_30 = p_r_M_imag_fu_1044_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_31 = p_r_M_imag_48_fu_624_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_32 = p_r_M_real_70_fu_1285_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_33 = p_r_M_real_81_fu_1238_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_34 = p_r_M_real_79_fu_1191_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_35 = p_r_M_real_77_fu_794_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_36 = p_r_M_real_75_fu_1144_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_37 = p_r_M_real_73_fu_1097_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_38 = p_r_M_real_71_fu_1050_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_39 = p_r_M_real_49_fu_630_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_4 = p_r_M_imag_75_fu_1150_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_40 = p_r_M_real_69_fu_1273_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_41 = p_r_M_real_80_fu_1226_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_42 = p_r_M_real_48_fu_618_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_5 = p_r_M_imag_73_fu_1103_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_6 = p_r_M_imag_71_fu_1056_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_7 = p_r_M_imag_49_fu_636_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_79 = p_r_M_real_fu_1038_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_8 = p_r_M_imag_69_fu_1279_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_80 = p_r_M_real_72_fu_1085_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_81 = p_r_M_real_74_fu_1132_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_82 = p_r_M_real_76_fu_788_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_83 = p_r_M_real_78_fu_1179_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_84 = p_r_M_real_80_fu_1226_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_85 = p_r_M_real_69_fu_1273_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_86 = p_r_M_real_49_fu_630_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_87 = p_r_M_real_71_fu_1050_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_88 = p_r_M_real_73_fu_1097_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_89 = p_r_M_real_75_fu_1144_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_9 = p_r_M_imag_80_fu_1232_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_90 = p_r_M_real_77_fu_794_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_91 = p_r_M_real_79_fu_1191_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_92 = p_r_M_real_81_fu_1238_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_93 = p_r_M_real_70_fu_1285_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_94 = p_r_M_real_48_fu_618_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_95 = p_r_M_real_fu_1038_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_96 = p_r_M_real_72_fu_1085_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_97 = p_r_M_real_74_fu_1132_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_98 = p_r_M_real_76_fu_788_p2;

assign FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s4_99 = p_r_M_real_78_fu_1179_p2;

assign add_ln22_fu_584_p2 = (block_num_fu_310 + 2'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_fu_1585_p1 = 24'd16777118;

assign grp_fu_1594_p1 = 24'd16777034;

assign grp_fu_1603_p1 = 24'd16776979;

assign grp_fu_1612_p1 = 24'd16776979;

assign grp_fu_1621_p1 = 24'd98;

assign grp_fu_1630_p1 = 24'd182;

assign grp_fu_1639_p1 = 24'd237;

assign grp_fu_1648_p1 = 24'd237;

assign grp_fu_1657_p0 = sext_ln26_2_fu_724_p1;

assign grp_fu_1657_p1 = sext_ln389_49_fu_816_p1;

assign grp_fu_1657_p2 = 24'd16777034;

assign grp_fu_1666_p0 = sext_ln389_49_fu_816_p1;

assign grp_fu_1666_p1 = sext_ln26_2_fu_724_p1;

assign grp_fu_1666_p2 = 24'd16777034;

assign grp_fu_1675_p1 = 24'd98;

assign grp_fu_1684_p1 = 24'd16777118;

assign icmp_ln22_fu_578_p2 = ((block_num_fu_310 == 2'd2) ? 1'b1 : 1'b0);

assign mul_ln389_49_fu_940_p0 = sext_ln389_44_reg_2045_pp0_iter1_reg;

assign mul_ln389_49_fu_940_p1 = 24'd181;

assign mul_ln389_50_fu_945_p0 = sext_ln26_reg_2051_pp0_iter1_reg;

assign mul_ln389_50_fu_945_p1 = 24'd97;

assign mul_ln389_51_fu_950_p0 = sext_ln26_1_reg_2057_pp0_iter1_reg;

assign mul_ln389_51_fu_950_p1 = 24'd16777118;

assign mul_ln389_53_fu_955_p0 = sext_ln389_45_reg_2063_pp0_iter1_reg;

assign mul_ln389_53_fu_955_p1 = 24'd236;

assign mul_ln389_55_fu_960_p0 = sext_ln389_46_reg_2069_pp0_iter1_reg;

assign mul_ln389_55_fu_960_p1 = 24'd181;

assign mul_ln389_57_fu_965_p0 = sext_ln389_47_reg_2075_pp0_iter1_reg;

assign mul_ln389_57_fu_965_p1 = 24'd97;

assign mul_ln389_59_fu_970_p0 = sext_ln389_48_reg_2081_pp0_iter1_reg;

assign mul_ln389_59_fu_970_p1 = 24'd16777118;

assign mul_ln389_62_fu_975_p0 = sext_ln389_50_reg_2087_pp0_iter1_reg;

assign mul_ln389_62_fu_975_p1 = 24'd16776979;

assign mul_ln389_64_fu_980_p0 = sext_ln389_51_reg_2093_pp0_iter1_reg;

assign mul_ln389_64_fu_980_p1 = 24'd16776979;

assign mul_ln389_fu_935_p0 = sext_ln389_reg_2039_pp0_iter1_reg;

assign mul_ln389_fu_935_p1 = 24'd236;

assign p_r_M_imag_48_fu_624_p2 = (select_ln27_1_fu_612_p3 + temp1_M_imag_fu_600_p3);

assign p_r_M_imag_49_fu_636_p2 = (temp1_M_imag_fu_600_p3 - select_ln27_1_fu_612_p3);

assign p_r_M_imag_69_fu_1279_p2 = (trunc_ln389_38_fu_1264_p4 + temp1_M_imag_22_fu_1250_p3);

assign p_r_M_imag_70_fu_1291_p2 = (temp1_M_imag_22_fu_1250_p3 - trunc_ln389_38_fu_1264_p4);

assign p_r_M_imag_71_fu_1056_p2 = (temp1_M_imag_16_fu_1015_p3 - trunc_ln389_28_fu_1029_p4);

assign p_r_M_imag_72_fu_1091_p2 = (trunc_ln389_30_fu_1076_p4 + temp1_M_imag_17_fu_1062_p3);

assign p_r_M_imag_73_fu_1103_p2 = (temp1_M_imag_17_fu_1062_p3 - trunc_ln389_30_fu_1076_p4);

assign p_r_M_imag_74_fu_1138_p2 = (trunc_ln389_32_fu_1123_p4 + temp1_M_imag_18_fu_1109_p3);

assign p_r_M_imag_75_fu_1150_p2 = (temp1_M_imag_18_fu_1109_p3 - trunc_ln389_32_fu_1123_p4);

assign p_r_M_imag_76_fu_770_p2 = (temp1_M_imag_19_fu_764_p3 + trunc_ln1_fu_698_p4);

assign p_r_M_imag_77_fu_776_p2 = (temp1_M_imag_19_fu_764_p3 - trunc_ln1_fu_698_p4);

assign p_r_M_imag_78_fu_1185_p2 = (trunc_ln389_34_fu_1170_p4 + temp1_M_imag_20_fu_1156_p3);

assign p_r_M_imag_79_fu_1197_p2 = (temp1_M_imag_20_fu_1156_p3 - trunc_ln389_34_fu_1170_p4);

assign p_r_M_imag_80_fu_1232_p2 = (trunc_ln389_36_fu_1217_p4 + temp1_M_imag_21_fu_1203_p3);

assign p_r_M_imag_81_fu_1244_p2 = (temp1_M_imag_21_fu_1203_p3 - trunc_ln389_36_fu_1217_p4);

assign p_r_M_imag_fu_1044_p2 = (trunc_ln389_28_fu_1029_p4 + temp1_M_imag_16_fu_1015_p3);

assign p_r_M_real_48_fu_618_p2 = (select_ln27_fu_606_p3 + temp1_M_real_fu_594_p3);

assign p_r_M_real_49_fu_630_p2 = (temp1_M_real_fu_594_p3 - select_ln27_fu_606_p3);

assign p_r_M_real_69_fu_1273_p2 = (trunc_ln389_37_fu_1255_p4 + temp1_M_real_22_fu_1010_p3);

assign p_r_M_real_70_fu_1285_p2 = (temp1_M_real_22_fu_1010_p3 - trunc_ln389_37_fu_1255_p4);

assign p_r_M_real_71_fu_1050_p2 = (temp1_M_real_16_fu_985_p3 - trunc_ln389_s_fu_1020_p4);

assign p_r_M_real_72_fu_1085_p2 = (trunc_ln389_29_fu_1067_p4 + temp1_M_real_17_fu_990_p3);

assign p_r_M_real_73_fu_1097_p2 = (temp1_M_real_17_fu_990_p3 - trunc_ln389_29_fu_1067_p4);

assign p_r_M_real_74_fu_1132_p2 = (trunc_ln389_31_fu_1114_p4 + temp1_M_real_18_fu_995_p3);

assign p_r_M_real_75_fu_1144_p2 = (temp1_M_real_18_fu_995_p3 - trunc_ln389_31_fu_1114_p4);

assign p_r_M_real_76_fu_788_p2 = (select_ln27_12_fu_782_p3 + temp1_M_real_19_fu_672_p3);

assign p_r_M_real_77_fu_794_p2 = (temp1_M_real_19_fu_672_p3 - select_ln27_12_fu_782_p3);

assign p_r_M_real_78_fu_1179_p2 = (trunc_ln389_33_fu_1161_p4 + temp1_M_real_20_fu_1000_p3);

assign p_r_M_real_79_fu_1191_p2 = (temp1_M_real_20_fu_1000_p3 - trunc_ln389_33_fu_1161_p4);

assign p_r_M_real_80_fu_1226_p2 = (trunc_ln389_35_fu_1208_p4 + temp1_M_real_21_fu_1005_p3);

assign p_r_M_real_81_fu_1238_p2 = (temp1_M_real_21_fu_1005_p3 - trunc_ln389_35_fu_1208_p4);

assign p_r_M_real_fu_1038_p2 = (trunc_ln389_s_fu_1020_p4 + temp1_M_real_16_fu_985_p3);

assign select_ln27_10_fu_744_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_73 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_57);

assign select_ln27_11_fu_754_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_74 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_58);

assign select_ln27_12_fu_782_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_75 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_59);

assign select_ln27_13_fu_800_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_76 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_60);

assign select_ln27_14_fu_810_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_77 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_61);

assign select_ln27_15_fu_820_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_78 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_62);

assign select_ln27_1_fu_612_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_71 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_55);

assign select_ln27_2_fu_642_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_40 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_24);

assign select_ln27_3_fu_652_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_41 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_25);

assign select_ln27_4_fu_662_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_42 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_26);

assign select_ln27_5_fu_678_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_43 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_27);

assign select_ln27_6_fu_708_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_44 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_28);

assign select_ln27_7_fu_718_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_45 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_29);

assign select_ln27_8_fu_728_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_46 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_30);

assign select_ln27_9_fu_734_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_72 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_56);

assign select_ln27_fu_606_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_39 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_23);

assign sext_ln26_1_fu_714_p1 = select_ln27_6_fu_708_p3;

assign sext_ln26_2_fu_724_p1 = $signed(select_ln27_7_fu_718_p3);

assign sext_ln26_fu_668_p1 = select_ln27_4_fu_662_p3;

assign sext_ln389_44_fu_658_p1 = select_ln27_3_fu_652_p3;

assign sext_ln389_45_fu_740_p1 = select_ln27_9_fu_734_p3;

assign sext_ln389_46_fu_750_p1 = select_ln27_10_fu_744_p3;

assign sext_ln389_47_fu_760_p1 = select_ln27_11_fu_754_p3;

assign sext_ln389_48_fu_806_p1 = select_ln27_13_fu_800_p3;

assign sext_ln389_49_fu_816_p1 = $signed(select_ln27_14_fu_810_p3);

assign sext_ln389_50_fu_826_p1 = select_ln27_8_fu_728_p3;

assign sext_ln389_51_fu_830_p1 = select_ln27_15_fu_820_p3;

assign sext_ln389_fu_648_p1 = select_ln27_2_fu_642_p3;

assign shl_ln_fu_684_p3 = {{select_ln27_5_fu_678_p3}, {8'd0}};

assign sub_ln389_10_fu_692_p2 = (24'd0 - shl_ln_fu_684_p3);

assign temp1_M_imag_16_fu_1015_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_64 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_48);

assign temp1_M_imag_17_fu_1062_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_65 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_49);

assign temp1_M_imag_18_fu_1109_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_66 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_50);

assign temp1_M_imag_19_fu_764_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_67 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_51);

assign temp1_M_imag_20_fu_1156_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_68 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_52);

assign temp1_M_imag_21_fu_1203_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_69 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_53);

assign temp1_M_imag_22_fu_1250_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_70 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_54);

assign temp1_M_imag_fu_600_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_63 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_47);

assign temp1_M_real_16_fu_985_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_32 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_16);

assign temp1_M_real_17_fu_990_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_33 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_17);

assign temp1_M_real_18_fu_995_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_34 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_18);

assign temp1_M_real_19_fu_672_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_35 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_19);

assign temp1_M_real_20_fu_1000_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_36 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_20);

assign temp1_M_real_21_fu_1005_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_37 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_21);

assign temp1_M_real_22_fu_1010_p3 = ((trunc_ln22_reg_2023_pp0_iter2_reg[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_38 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_22);

assign temp1_M_real_fu_594_p3 = ((trunc_ln22_fu_590_p1[0:0] == 1'b1) ? FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3_31 : FFT_complex_ap_fixed_16_8_5_3_0_complex_ap_fixed_16_8_5_3_0_s3);

assign trunc_ln1_fu_698_p4 = {{sub_ln389_10_fu_692_p2[23:8]}};

assign trunc_ln22_fu_590_p1 = block_num_fu_310[0:0];

assign trunc_ln389_28_fu_1029_p4 = {{grp_fu_1585_p3[23:8]}};

assign trunc_ln389_29_fu_1067_p4 = {{grp_fu_1630_p3[23:8]}};

assign trunc_ln389_30_fu_1076_p4 = {{grp_fu_1594_p3[23:8]}};

assign trunc_ln389_31_fu_1114_p4 = {{grp_fu_1639_p3[23:8]}};

assign trunc_ln389_32_fu_1123_p4 = {{grp_fu_1603_p3[23:8]}};

assign trunc_ln389_33_fu_1161_p4 = {{grp_fu_1648_p3[23:8]}};

assign trunc_ln389_34_fu_1170_p4 = {{grp_fu_1612_p3[23:8]}};

assign trunc_ln389_35_fu_1208_p4 = {{grp_fu_1657_p3[23:8]}};

assign trunc_ln389_36_fu_1217_p4 = {{grp_fu_1666_p3[23:8]}};

assign trunc_ln389_37_fu_1255_p4 = {{grp_fu_1675_p3[23:8]}};

assign trunc_ln389_38_fu_1264_p4 = {{grp_fu_1684_p3[23:8]}};

assign trunc_ln389_s_fu_1020_p4 = {{grp_fu_1621_p3[23:8]}};

endmodule //FFT_FFT_stage_3
