#ChipScope Core Inserter Project File Version 3.0
#Mon Mar 09 13:07:22 CET 2015
Project.device.designInputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\settings save and load test\\PANDA_LIGHT_cs.ngc
Project.device.designOutputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\settings save and load test\\PANDA_LIGHT_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\settings save and load test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=1
Project.filter<0>=
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=SPI_FLASH_CONTROL_inst/clk_out
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<0>
Project.unit<0>.dataChannel<10>=SPI_FLASH_CONTROL_inst/cur_reg_data<1>
Project.unit<0>.dataChannel<11>=SPI_FLASH_CONTROL_inst/cur_reg_data<2>
Project.unit<0>.dataChannel<12>=SPI_FLASH_CONTROL_inst/cur_reg_data<3>
Project.unit<0>.dataChannel<13>=SPI_FLASH_CONTROL_inst/cur_reg_data<4>
Project.unit<0>.dataChannel<14>=SPI_FLASH_CONTROL_inst/cur_reg_data<5>
Project.unit<0>.dataChannel<15>=SPI_FLASH_CONTROL_inst/cur_reg_data<6>
Project.unit<0>.dataChannel<16>=SPI_FLASH_CONTROL_inst/cur_reg_data<7>
Project.unit<0>.dataChannel<17>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd3
Project.unit<0>.dataChannel<18>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd4
Project.unit<0>.dataChannel<19>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd5
Project.unit<0>.dataChannel<1>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<1>
Project.unit<0>.dataChannel<20>=SPI_FLASH_CONTROL_inst/clk_out_locked
Project.unit<0>.dataChannel<21>=SPI_FLASH_CONTROL_inst/cur_reg_mosi
Project.unit<0>.dataChannel<22>=SPI_FLASH_CONTROL_inst/cur_reg_sn
Project.unit<0>.dataChannel<23>=SPI_FLASH_CONTROL_inst/cur_reg_valid
Project.unit<0>.dataChannel<24>=SPI_FLASH_CONTROL_inst/fifo_empty
Project.unit<0>.dataChannel<2>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<2>
Project.unit<0>.dataChannel<3>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<0>
Project.unit<0>.dataChannel<4>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<1>
Project.unit<0>.dataChannel<5>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<2>
Project.unit<0>.dataChannel<6>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<3>
Project.unit<0>.dataChannel<7>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<4>
Project.unit<0>.dataChannel<8>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<5>
Project.unit<0>.dataChannel<9>=SPI_FLASH_CONTROL_inst/cur_reg_data<0>
Project.unit<0>.dataDepth=4096
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=25
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<0>
Project.unit<0>.triggerChannel<0><1>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<1>
Project.unit<0>.triggerChannel<0><2>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<2>
Project.unit<0>.triggerChannel<1><0>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<0>
Project.unit<0>.triggerChannel<1><1>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<1>
Project.unit<0>.triggerChannel<1><2>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<2>
Project.unit<0>.triggerChannel<1><3>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<3>
Project.unit<0>.triggerChannel<1><4>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<4>
Project.unit<0>.triggerChannel<1><5>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<5>
Project.unit<0>.triggerChannel<2><0>=SPI_FLASH_CONTROL_inst/cur_reg_data<0>
Project.unit<0>.triggerChannel<2><1>=SPI_FLASH_CONTROL_inst/cur_reg_data<1>
Project.unit<0>.triggerChannel<2><2>=SPI_FLASH_CONTROL_inst/cur_reg_data<2>
Project.unit<0>.triggerChannel<2><3>=SPI_FLASH_CONTROL_inst/cur_reg_data<3>
Project.unit<0>.triggerChannel<2><4>=SPI_FLASH_CONTROL_inst/cur_reg_data<4>
Project.unit<0>.triggerChannel<2><5>=SPI_FLASH_CONTROL_inst/cur_reg_data<5>
Project.unit<0>.triggerChannel<2><6>=SPI_FLASH_CONTROL_inst/cur_reg_data<6>
Project.unit<0>.triggerChannel<2><7>=SPI_FLASH_CONTROL_inst/cur_reg_data<7>
Project.unit<0>.triggerChannel<3><0>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd3
Project.unit<0>.triggerChannel<3><1>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd4
Project.unit<0>.triggerChannel<3><2>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd5
Project.unit<0>.triggerChannel<4><0>=SPI_FLASH_CONTROL_inst/clk_out_locked
Project.unit<0>.triggerChannel<4><1>=SPI_FLASH_CONTROL_inst/cur_reg_mosi
Project.unit<0>.triggerChannel<4><2>=SPI_FLASH_CONTROL_inst/cur_reg_sn
Project.unit<0>.triggerChannel<4><3>=SPI_FLASH_CONTROL_inst/cur_reg_valid
Project.unit<0>.triggerChannel<4><4>=SPI_FLASH_CONTROL_inst/write_buffer_inst/is_empty
Project.unit<0>.triggerChannel<4><5>=SPI_FLASH_CONTROL_inst/write_buffer_inst/is_full
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCount<2>=1
Project.unit<0>.triggerMatchCount<3>=1
Project.unit<0>.triggerMatchCount<4>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchCountWidth<2><0>=0
Project.unit<0>.triggerMatchCountWidth<3><0>=0
Project.unit<0>.triggerMatchCountWidth<4><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerMatchType<2><0>=1
Project.unit<0>.triggerMatchType<3><0>=1
Project.unit<0>.triggerMatchType<4><0>=1
Project.unit<0>.triggerPortCount=5
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortIsData<2>=true
Project.unit<0>.triggerPortIsData<3>=true
Project.unit<0>.triggerPortIsData<4>=true
Project.unit<0>.triggerPortWidth<0>=3
Project.unit<0>.triggerPortWidth<1>=6
Project.unit<0>.triggerPortWidth<2>=8
Project.unit<0>.triggerPortWidth<3>=3
Project.unit<0>.triggerPortWidth<4>=6
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
