 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 02:30:13 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad27/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.19       2.61 r
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.14       2.75 f
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.25       3.00 r
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.13       3.13 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/D (fd2qd1_hd)
                                                          0.00       3.13 f
  data arrival time                                                  3.13

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.10


  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  input external delay                                    0.35      11.30 f
  UART_RXD (in)                                           0.00      11.30 f
  pad37/Y (phic)                                          1.31      12.61 f
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      12.61 f
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      12.61 f
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      12.61 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.00      12.61 f
  data arrival time                                                 12.61

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.61
  --------------------------------------------------------------------------
  slack (MET)                                                        7.10


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad27/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U270/Y (ivd1_hd)      0.13       2.55 r
  khu_sensor_top/ads1292_controller/U269/Y (nd2d1_hd)     0.10       2.65 f
  khu_sensor_top/ads1292_controller/U239/Y (oa22d1_hd)
                                                          0.14       2.79 r
  khu_sensor_top/ads1292_controller/U238/Y (nr4d1_hd)     0.15       2.94 f
  khu_sensor_top/ads1292_controller/U237/Y (oa211d1_hd)
                                                          0.11       3.06 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.06      10.18
  data required time                                                10.18
  --------------------------------------------------------------------------
  data required time                                                10.18
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.12


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad27/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U270/Y (ivd1_hd)      0.13       2.55 r
  khu_sensor_top/ads1292_controller/U269/Y (nd2d1_hd)     0.10       2.65 f
  khu_sensor_top/ads1292_controller/U253/Y (oa211d1_hd)
                                                          0.16       2.81 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.05      10.18
  data required time                                                10.18
  --------------------------------------------------------------------------
  data required time                                                10.18
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.37


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad27/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.19       2.61 r
  khu_sensor_top/ads1292_controller/U224/Y (oa211d1_hd)
                                                          0.13       2.74 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/D (fd2qd1_hd)
                                                          0.00       2.74 f
  data arrival time                                                  2.74

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                        7.49


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ldrdy_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad27/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/r_ldrdy_reg/D (fd2qd1_hd)
                                                          0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_ldrdy_reg/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.01      10.22
  data required time                                                10.22
  --------------------------------------------------------------------------
  data required time                                                10.22
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                        7.81


  Startpoint: MPR121_SDA (input port clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  MPR121_SDA (inout)                                      0.00       1.10 f
  pad46/PAD (phbct12)                                     0.00       1.10 f
  pad46/Y (phbct12)                                       1.31       2.41 f
  khu_sensor_top/MPR121_SDA_IN (khu_sensor_top)           0.00       2.41 f
  khu_sensor_top/mpr121_controller/i_I2C_SDA_IN (mpr121_controller)
                                                          0.00       2.41 f
  khu_sensor_top/mpr121_controller/i2c_master/sda_i (i2c_master)
                                                          0.00       2.41 f
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/D (fd3qd1_hd)
                                                          0.00       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/CK (fd3qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: MPR121_SCL (input port clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  MPR121_SCL (inout)                                      0.00       1.10 f
  pad43/PAD (phbct12)                                     0.00       1.10 f
  pad43/Y (phbct12)                                       1.31       2.41 f
  khu_sensor_top/MPR121_SCL_IN (khu_sensor_top)           0.00       2.41 f
  khu_sensor_top/mpr121_controller/i_I2C_SCL_IN (mpr121_controller)
                                                          0.00       2.41 f
  khu_sensor_top/mpr121_controller/i2c_master/scl_i (i2c_master)
                                                          0.00       2.41 f
  khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg/D (fd3qd1_hd)
                                                          0.00       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg/CK (fd3qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_MOSI
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/Q (fd2qd1_hd)
                                                          0.87       1.62 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI (spi_master)
                                                          0.00       1.62 r
  khu_sensor_top/ads1292_controller/o_SPI_MOSI (ads1292_controller)
                                                          0.00       1.62 r
  khu_sensor_top/ADS1292_MOSI (khu_sensor_top)            0.00       1.62 r
  pad24/PAD (phob12)                                      2.58       4.19 r
  ADS1292_MOSI (out)                                      0.00       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  output external delay                                  -0.50       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        5.54


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_SCLK
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/Q (fd2qd1_hd)
                                                          0.85       1.60 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk (spi_master)
                                                          0.00       1.60 r
  khu_sensor_top/ads1292_controller/o_SPI_CLK (ads1292_controller)
                                                          0.00       1.60 r
  khu_sensor_top/ADS1292_SCLK (khu_sensor_top)            0.00       1.60 r
  pad16/PAD (phob12)                                      2.57       4.17 r
  ADS1292_SCLK (out)                                      0.00       4.17 r
  data arrival time                                                  4.17

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  output external delay                                  -0.50       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -4.17
  --------------------------------------------------------------------------
  slack (MET)                                                        5.57


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.15       1.30 r
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.55       1.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.64       2.50 f
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.72       3.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.15       3.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.14       3.51 r
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.30       3.81 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.21       4.02 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       4.15 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.34 r
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.30       4.64 r
  khu_sensor_top/ads1292_filter/iir_notch/U26/Y (clknd2d2_hd)
                                                          0.57       5.20 f
  khu_sensor_top/ads1292_filter/iir_notch/U543/Y (ivd1_hd)
                                                          0.65       5.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U567/Y (ao21d1_hd)
                                                          0.19       6.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.14       6.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.21       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.39 r
  data arrival time                                                  6.39

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.05      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/z_e_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg[0]/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg[0]/Q (fds2eqd1_hd)
                                                          0.65       1.40 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/U230/Y (ivd1_hd)
                                                          0.20       1.60 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/U231/Y (nd2d1_hd)
                                                          0.19       1.79 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/U247/Y (nr2d1_hd)
                                                          0.31       2.10 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/I2 (float_adder_3_DP_OP_139_221_5626_0)
                                                          0.00       2.10 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U10/CO (fad1_hd)
                                                          0.56       2.66 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U9/CO (fad1_hd)
                                                          0.31       2.96 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U8/CO (fad1_hd)
                                                          0.31       3.27 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U7/CO (fad1_hd)
                                                          0.31       3.58 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U6/CO (fad1_hd)
                                                          0.31       3.88 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U5/CO (fad1_hd)
                                                          0.31       4.19 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U4/CO (fad1_hd)
                                                          0.31       4.50 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U3/CO (fad1_hd)
                                                          0.32       4.81 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U14/Y (xo3d1_hd)
                                                          0.31       5.13 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/O1[9] (float_adder_3_DP_OP_139_221_5626_0)
                                                          0.00       5.13 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/U805/Y (nd3d1_hd)
                                                          0.09       5.22 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/U806/Y (oa211d1_hd)
                                                          0.11       5.33 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_e_reg[9]/D (fd1qd1_hd)
                                                          0.00       5.33 r
  data arrival time                                                  5.33

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_e_reg[9]/CK (fd1qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.06      10.18
  data required time                                                10.18
  --------------------------------------------------------------------------
  data required time                                                10.18
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                        4.85


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_e_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg[0]/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg[0]/Q (fds2eqd1_hd)
                                                          0.66       1.41 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U182/Y (nr2d1_hd)
                                                          0.17       1.58 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U196/Y (ad2d1_hd)
                                                          0.44       2.02 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/I2 (float_adder_2_DP_OP_139_218_18_0)
                                                          0.00       2.02 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U10/CO (fad1_hd)
                                                          0.56       2.57 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U9/CO (fad1_hd)
                                                          0.31       2.88 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U8/CO (fad1_hd)
                                                          0.31       3.19 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U7/CO (fad1_hd)
                                                          0.31       3.49 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U6/CO (fad1_hd)
                                                          0.31       3.80 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U5/CO (fad1_hd)
                                                          0.31       4.11 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U4/CO (fad1_hd)
                                                          0.31       4.41 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U3/CO (fad1_hd)
                                                          0.32       4.73 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U14/Y (xo3d1_hd)
                                                          0.31       5.04 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/O1[9] (float_adder_2_DP_OP_139_218_18_0)
                                                          0.00       5.04 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U742/Y (nd3d1_hd)
                                                          0.09       5.13 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U743/Y (oa211d1_hd)
                                                          0.11       5.24 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_e_reg[9]/D (fd1qd1_hd)
                                                          0.00       5.24 r
  data arrival time                                                  5.24

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_e_reg[9]/CK (fd1qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.06      10.18
  data required time                                                10.18
  --------------------------------------------------------------------------
  data required time                                                10.18
  data arrival time                                                 -5.24
  --------------------------------------------------------------------------
  slack (MET)                                                        4.94


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_e_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg[0]/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg[0]/Q (fds2eqd1_hd)
                                                          0.66       1.41 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U208/Y (nr2d1_hd)
                                                          0.17       1.58 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U222/Y (ad2d1_hd)
                                                          0.44       2.02 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/I2 (float_adder_1_DP_OP_139_215_3862_0)
                                                          0.00       2.02 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U10/CO (fad1_hd)
                                                          0.56       2.57 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U9/CO (fad1_hd)
                                                          0.31       2.88 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U8/CO (fad1_hd)
                                                          0.31       3.19 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U7/CO (fad1_hd)
                                                          0.31       3.49 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U6/CO (fad1_hd)
                                                          0.31       3.80 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U5/CO (fad1_hd)
                                                          0.31       4.11 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U4/CO (fad1_hd)
                                                          0.31       4.41 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U3/CO (fad1_hd)
                                                          0.32       4.73 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U14/Y (xo3d1_hd)
                                                          0.31       5.04 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/O1[9] (float_adder_1_DP_OP_139_215_3862_0)
                                                          0.00       5.04 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U768/Y (nd3d1_hd)
                                                          0.09       5.13 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U769/Y (oa211d1_hd)
                                                          0.11       5.24 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_e_reg[9]/D (fd1qd1_hd)
                                                          0.00       5.24 r
  data arrival time                                                  5.24

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_e_reg[9]/CK (fd1qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.06      10.18
  data required time                                                10.18
  --------------------------------------------------------------------------
  data required time                                                10.18
  data arrival time                                                 -5.24
  --------------------------------------------------------------------------
  slack (MET)                                                        4.94


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_e_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg[0]/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg[0]/Q (fds2eqd1_hd)
                                                          0.64       1.39 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/U222/Y (nr2d1_hd)
                                                          0.18       1.57 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/U238/Y (ad2d1_hd)
                                                          0.44       2.01 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/I2 (float_adder_0_DP_OP_139_212_6578_0)
                                                          0.00       2.01 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U10/CO (fad1_hd)
                                                          0.56       2.57 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U9/CO (fad1_hd)
                                                          0.31       2.87 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U8/CO (fad1_hd)
                                                          0.31       3.18 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U7/CO (fad1_hd)
                                                          0.31       3.49 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U6/CO (fad1_hd)
                                                          0.31       3.79 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U5/CO (fad1_hd)
                                                          0.31       4.10 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U4/CO (fad1_hd)
                                                          0.31       4.41 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U3/CO (fad1_hd)
                                                          0.32       4.72 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U14/Y (xo3d1_hd)
                                                          0.31       5.04 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/O1[9] (float_adder_0_DP_OP_139_212_6578_0)
                                                          0.00       5.04 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/U782/Y (nd3d1_hd)
                                                          0.09       5.13 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/U783/Y (oa211d1_hd)
                                                          0.11       5.24 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_e_reg[9]/D (fd1qd1_hd)
                                                          0.00       5.24 r
  data arrival time                                                  5.24

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_e_reg[9]/CK (fd1qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.06      10.18
  data required time                                                10.18
  --------------------------------------------------------------------------
  data required time                                                10.18
  data arrival time                                                 -5.24
  --------------------------------------------------------------------------
  slack (MET)                                                        4.94


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.10       1.35 f
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.41       1.76 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.73       2.49 r
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.60       3.09 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.17       3.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.10       3.36 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.80 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.99 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.37       4.75 f
  khu_sensor_top/ads1292_filter/iir_notch/U68/Y (clkmx2d1_hd)
                                                          0.24       4.99 f
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/D (fd2qd1_hd)
                                                          0.00       4.99 f
  data arrival time                                                  4.99

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.10       1.35 f
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.41       1.76 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.73       2.49 r
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.60       3.09 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.17       3.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.10       3.36 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.80 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.99 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/U1040/Y (ivd1_hd)
                                                          0.10       4.29 f
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (nd2d1_hd)
                                                          0.28       4.56 r
  khu_sensor_top/ads1292_filter/iir_notch/U534/Y (scg14d1_hd)
                                                          0.12       4.68 f
  khu_sensor_top/ads1292_filter/iir_notch/U61/Y (scg2d1_hd)
                                                          0.30       4.99 f
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg/D (fd2qd2_hd)
                                                          0.00       4.99 f
  data arrival time                                                  4.99

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg/CK (fd2qd2_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.10       1.35 f
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.41       1.76 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.73       2.49 r
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.60       3.09 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.17       3.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.10       3.36 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.80 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.99 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U1016/Y (nr3d1_hd)
                                                          0.18       4.56 r
  khu_sensor_top/ads1292_filter/iir_notch/U1007/Y (scg2d1_hd)
                                                          0.24       4.80 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_4)
                                                          0.00       4.80 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch/EN (cglpd1_hd)
                                                          0.00       4.80 r
  data arrival time                                                  4.80

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.05      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                 -4.80
  --------------------------------------------------------------------------
  slack (MET)                                                        5.39


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.10       1.35 f
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.41       1.76 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.73       2.49 r
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.60       3.09 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.17       3.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.10       3.36 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.80 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.99 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U62/Y (ivd1_hd)
                                                          0.13       4.51 r
  khu_sensor_top/ads1292_filter/iir_notch/U58/Y (scg14d1_hd)
                                                          0.18       4.68 r
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/D (fd2qd1_hd)
                                                          0.00       4.68 r
  data arrival time                                                  4.68

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.04      10.20
  data required time                                                10.20
  --------------------------------------------------------------------------
  data required time                                                10.20
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                        5.52


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.10       1.35 f
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.41       1.76 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.73       2.49 r
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.60       3.09 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.17       3.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.10       3.36 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.80 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.99 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U62/Y (ivd1_hd)
                                                          0.13       4.51 r
  khu_sensor_top/ads1292_filter/iir_notch/U57/Y (scg14d1_hd)
                                                          0.18       4.68 r
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg/D (fd2qd1_hd)
                                                          0.00       4.68 r
  data arrival time                                                  4.68

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.04      10.20
  data required time                                                10.20
  --------------------------------------------------------------------------
  data required time                                                10.20
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                        5.52


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.55      11.50 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.50 r
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.09      11.59 f
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.13      11.72 r
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.09      11.81 f
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      11.93 r
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.14      12.07 f
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.12      12.19 r
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.14      12.33 f
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      12.42 r
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.17      12.58 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      12.58 r
  data arrival time                                                 12.58

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.03      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                -12.58
  --------------------------------------------------------------------------
  slack (MET)                                                        7.11


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd2_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd2_hd)
                                                          0.39      11.34 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.11      11.46 r
  khu_sensor_top/sensor_core/U531/Y (oa211d1_hd)          0.11      11.57 f
  khu_sensor_top/sensor_core/U530/Y (scg20d1_hd)          0.15      11.72 r
  khu_sensor_top/sensor_core/U526/Y (nd3d1_hd)            0.14      11.86 f
  khu_sensor_top/sensor_core/U93/Y (scg18d1_hd)           0.32      12.19 f
  khu_sensor_top/sensor_core/U31/Y (mx2d1_hd)             0.25      12.44 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00      12.44 r
  data arrival time                                                 12.44

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.03      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                -12.44
  --------------------------------------------------------------------------
  slack (MET)                                                        7.26


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.55      11.50 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.50 r
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/U544/Y (nd2d1_hd)            0.12      11.62 f
  khu_sensor_top/sensor_core/U517/Y (ao21d1_hd)           0.15      11.77 r
  khu_sensor_top/sensor_core/U516/Y (oa211d1_hd)          0.11      11.89 f
  khu_sensor_top/sensor_core/U515/Y (scg18d1_hd)          0.30      12.19 f
  khu_sensor_top/sensor_core/U514/Y (scg13d1_hd)          0.23      12.42 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]/D (fd3qd1_hd)
                                                          0.00      12.42 f
  data arrival time                                                 12.42

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]/CK (fd3qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.42
  --------------------------------------------------------------------------
  slack (MET)                                                        7.29


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[5]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.55      11.50 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.50 r
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/U100/Y (nr2bd1_hd)           0.19      11.69 r
  khu_sensor_top/sensor_core/U99/Y (oa211d1_hd)           0.14      11.83 f
  khu_sensor_top/sensor_core/U96/Y (oa22d1_hd)            0.18      12.01 r
  khu_sensor_top/sensor_core/U30/Y (mx2d1_hd)             0.21      12.22 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[5]/D (fd2qd1_hd)
                                                          0.00      12.22 r
  data arrival time                                                 12.22

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[5]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.03      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                -12.22
  --------------------------------------------------------------------------
  slack (MET)                                                        7.47


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd2qd2_hd)
                                                          0.00      10.95 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd2qd2_hd)
                                                          0.52      11.47 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      11.47 r
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      11.47 r
  khu_sensor_top/sensor_core/U286/Y (nr2bd1_hd)           0.22      11.69 r
  khu_sensor_top/sensor_core/U284/Y (ao211d1_hd)          0.13      11.82 f
  khu_sensor_top/sensor_core/U51/Y (nd3d1_hd)             0.14      11.95 r
  khu_sensor_top/sensor_core/U41/Y (mx2d1_hd)             0.26      12.21 r
  khu_sensor_top/sensor_core/r_ads_pstate_reg[0]/D (fd3qd1_hd)
                                                          0.00      12.21 r
  data arrival time                                                 12.21

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_ads_pstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.03      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                -12.21
  --------------------------------------------------------------------------
  slack (MET)                                                        7.48


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.55      11.50 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.50 r
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.09      11.59 f
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.13      11.72 r
  khu_sensor_top/sensor_core/U165/Y (oa21d1_hd)           0.10      11.82 f
  khu_sensor_top/sensor_core/U161/Y (scg9d1_hd)           0.21      12.03 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_16)
                                                          0.00      12.03 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      12.03 f
  data arrival time                                                 12.03

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.03
  --------------------------------------------------------------------------
  slack (MET)                                                        7.69


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.44      11.39 f
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.39 f
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.39 f
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.39 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.12      11.51 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      11.63 f
  khu_sensor_top/sensor_core/U254/Y (oa31d1_hd)           0.35      11.98 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_7)
                                                          0.00      11.98 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      11.98 r
  data arrival time                                                 11.98

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.05      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -11.98
  --------------------------------------------------------------------------
  slack (MET)                                                        7.69


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.55      11.50 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.50 r
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.09      11.59 f
  khu_sensor_top/sensor_core/U5/Y (scg6d1_hd)             0.34      11.94 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_5)
                                                          0.00      11.94 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch/EN (cglpd1_hd)
                                                          0.00      11.94 f
  data arrival time                                                 11.94

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -11.94
  --------------------------------------------------------------------------
  slack (MET)                                                        7.77


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd2qd2_hd)
                                                          0.00      10.95 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd2qd2_hd)
                                                          0.52      11.47 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      11.47 r
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      11.47 r
  khu_sensor_top/sensor_core/U286/Y (nr2bd1_hd)           0.22      11.69 r
  khu_sensor_top/sensor_core/U6/Y (or2d1_hd)              0.20      11.89 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_1)
                                                          0.00      11.89 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      11.89 r
  data arrival time                                                 11.89

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.04      19.68
  data required time                                                19.68
  --------------------------------------------------------------------------
  data required time                                                19.68
  data arrival time                                                -11.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.80


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd2_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd2_hd)
                                                          0.52      11.47 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      11.47 r
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      11.47 r
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.09      11.56 f
  khu_sensor_top/sensor_core/U571/Y (nd2d1_hd)            0.10      11.66 r
  khu_sensor_top/sensor_core/U560/Y (nr4d1_hd)            0.10      11.76 f
  khu_sensor_top/sensor_core/U559/Y (oa211d1_hd)          0.11      11.87 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/D (fd2qd1_hd)
                                                          0.00      11.87 r
  data arrival time                                                 11.87

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.06      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -11.87
  --------------------------------------------------------------------------
  slack (MET)                                                        7.80


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_7)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
