Magic 271485
Revision Verdi_S-2021.09-SP2-9

; Window Layout <x> <y> <width> <height> <signalwidth> <valuewidth>
viewPort 0 25 1028 459 163 65

; File list:
; openDirFile [-d delimiter] [-s time_offset] [-rf auto_bus_rule_file] path_name file_name
openDirFile -d / "" "/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/81.RV32I_sync_tbman_tests/sim/func_sim/wave.fsdb"

; file time scale:
; fileTimeScale ### s|ms|us|ns|ps

; signal spacing:
signalSpacing 5

; windowTimeUnit is used for zoom, cursor & marker
; waveform viewport range
zoom 1496.610635 1605.060681
cursor 1550.000000
marker 0.000000

; user define markers
; userMarker time_pos marker_name color linestyle
; visible top row signal index
top 21
; marker line index
markerPos 33

; event list
; addEvent event_name event_expression
; curEvent event_name



COMPLEX_EVENT_BEGIN


COMPLEX_EVENT_END



; toolbar current search type
; curSTATUS search_type
curSTATUS ByChange


addGroup "G1"
activeDirFile "" "/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/81.RV32I_sync_tbman_tests/sim/func_sim/wave.fsdb"
addSignal -h 15 /c_tests_tb/CPU/icpu/clk
addSignal -h 15 -holdScope n_rst
addSignal -h 15 -holdScope PC[31:0]
addSignal -h 15 /c_tests_tb/CPU/icpu/i_datapath/PC_next[31:0]
addSignal -h 15 /c_tests_tb/CPU/icpu/Instr[31:0]
addSignal -h 15 -holdScope Instr_d1[31:0]
addSignal -h 15 -holdScope CsrE
addSignal -h 15 -holdScope InstrD[31:0]
addSignal -h 15 -holdScope InstrE[31:0]
addSignal -h 15 /c_tests_tb/CPU/icpu/i_datapath/rf/wd[31:0]
addSignal -h 15 -holdScope we
addSignal -h 15 /c_tests_tb/CPU/icpu/i_datapath/u_be_logic/RD[31:0]
addSignal -h 15 -holdScope BE_RD_s[31:0]
addSignal -h 15 -holdScope BE_RD[31:0]
addSignal -h 15 -holdScope addr_last2_d[1:0]
addSignal -h 15 -holdScope funct3_d[2:0]
addSignal -h 15 /c_tests_tb/CPU/icpu/FlushD_1d
addSignal -h 15 -holdScope StallD_1d
addSignal -h 15 /c_tests_tb/CPU/icpu/i_datapath/u_be_logic/BE_WD[31:0]
addSignal -h 15 -holdScope WD[31:0]
addSignal -h 15 /c_tests_tb/CPU/imem/data_in2[31:0]
addSignal -h 15 -holdScope we2
addSignal -h 15 /c_tests_tb/CPU/icpu/ALUResultM[31:0]
addSignal -h 15 /c_tests_tb/CPU/icpu/i_datapath/u_hazard_unit/FlushD
addSignal -h 15 -holdScope FlushE
addSignal -h 15 -holdScope lwStall
addSignal -h 15 /c_tests_tb/CPU/icpu/i_datapath/u_be_logic/BE_RD_d[31:0]
addSignal -h 15 -holdScope BE_RD_s[31:0]
addSignal -h 15 /c_tests_tb/CPU/icpu/PCSrc[1:0]
addSignal -h 15 /c_tests_tb/CPU/icpu/i_datapath/u_hazard_unit/ResultSrcE[1:0]
addSignal -h 15 -UNSIGNED -UDEC -holdScope RdE[4:0]
addSignal -h 15 -UNSIGNED -UDEC -holdScope Rs1D[4:0]
addSignal -h 15 -UNSIGNED -UDEC -holdScope Rs2D[4:0]
addSignal -h 15 /c_tests_tb/CPU/icpu/i_datapath/u_be_logic/en
addSignal -h 15 -holdScope Byte_Enable[3:0]
addSignal -h 15 /c_tests_tb/CPU/imem/data_in1[31:0]
addSignal -h 15 -holdScope we1
addSignal -h 15 /c_tests_tb/CPU/cs_mem_n
addSignal -h 15 -holdScope data_we
addSignal -h 15 /c_tests_tb/CPU/iDecoder/CS_MEM_N
addSignal -h 15 /c_tests_tb/CPU/icpu/u_controller/brlg/Branch
addSignal -h 15 -holdScope Btaken
addSignal -h 15 -holdScope PCSrc[1:0]
addSignal -h 15 -holdScope funct3[2:0]
addSignal -h 15 -holdScope jalE
addSignal -h 15 -holdScope jalrE
addSignal -h 15 -holdScope nzcv[3:0]
addSignal -h 15 /c_tests_tb/CPU/icpu/i_datapath/ALUControlE[4:0]
addSignal -h 15 -holdScope ALUControl[4:0]
addSignal -h 15 -holdScope ALUResultM[31:0]
addSignal -h 15 -holdScope ALUResultM_w[31:0]
addSignal -h 15 -holdScope ALUResultW[31:0]
addSignal -h 15 -holdScope ALUResult[31:0]
addSignal -h 15 -holdScope ALUSrcAE[1:0]
addSignal -h 15 -holdScope ALUSrcA[1:0]
addSignal -h 15 -holdScope ALUSrcB
addSignal -h 15 -holdScope ALUSrcBE
addSignal -h 15 -holdScope BE_RD[31:0]
addSignal -h 15 -holdScope BE_WD[31:0]
addSignal -h 15 -holdScope BranchE
addSignal -h 15 -holdScope Btaken
addSignal -h 15 -holdScope Byte_Enable[3:0]
addSignal -h 15 -holdScope CsrE
addSignal -h 15 -holdScope FlushD
addSignal -h 15 -holdScope FlushE
addSignal -h 15 -holdScope ForwardAD[1:0]
addSignal -h 15 -holdScope ForwardAE[1:0]
addSignal -h 15 -holdScope ForwardBD[1:0]
addSignal -h 15 -holdScope ForwardBE[1:0]
addSignal -h 15 -holdScope ImmExtE[31:0]
addSignal -h 15 -holdScope ImmExt[31:0]
addSignal -h 15 -holdScope ImmSrc[2:0]
addSignal -h 15 -holdScope ImmSrc_d[2:0]
addSignal -h 15 -holdScope ImmSrc_s[2:0]
addSignal -h 15 -holdScope InstrD[31:0]
addSignal -h 15 -holdScope InstrE[31:0]
addSignal -h 15 -holdScope InstrM[31:0]
addSignal -h 15 -holdScope Jump
addSignal -h 15 -holdScope JumpE
addSignal -h 15 -holdScope PCD[31:0]
addSignal -h 15 -holdScope PCE[31:0]
addSignal -h 15 -holdScope PCM[31:0]
addSignal -h 15 -holdScope PCSrc[1:0]
addSignal -h 15 -holdScope PCSrc_d[1:0]
addSignal -h 15 -holdScope PCSrc_s[1:0]
addSignal -h 15 -holdScope PC[31:0]
addSignal -h 15 -holdScope PC_next[31:0]
addSignal -h 15 -holdScope PC_plus4D[31:0]
addSignal -h 15 -holdScope PC_plus4E[31:0]
addSignal -h 15 -holdScope PC_plus4M[31:0]
addSignal -h 15 -holdScope PC_plus4W[31:0]
addSignal -h 15 -holdScope PC_plus4[31:0]
addSignal -h 15 -holdScope PC_target[31:0]
addSignal -h 15 -holdScope RD1E[31:0]
addSignal -h 15 -holdScope RD2E[31:0]
addSignal -h 15 -holdScope RdE[4:0]
addSignal -h 15 -holdScope RdM[4:0]
addSignal -h 15 -holdScope RdW[4:0]
addSignal -h 15 -holdScope ReadDataW[31:0]
addSignal -h 15 -holdScope ReadData[31:0]
addSignal -h 15 -holdScope RegWrite
addSignal -h 15 -holdScope RegWriteE
addSignal -h 15 -holdScope RegWriteM
addSignal -h 15 -holdScope RegWriteW
addSignal -h 15 -holdScope ResultSrcE[1:0]
addSignal -h 15 -holdScope ResultSrcM[1:0]
addSignal -h 15 -holdScope ResultSrcW[1:0]
addSignal -h 15 -holdScope ResultSrc[1:0]
addSignal -h 15 -holdScope Result[31:0]
addSignal -h 15 -holdScope Rs1E[4:0]
addSignal -h 15 -holdScope Rs2E[4:0]
addSignal -h 15 -holdScope SrcA[31:0]
addSignal -h 15 -holdScope SrcA_de[31:0]
addSignal -h 15 -holdScope SrcA_w[31:0]
addSignal -h 15 -holdScope SrcB[31:0]
addSignal -h 15 -holdScope SrcB_de[31:0]
addSignal -h 15 -holdScope SrcB_w[31:0]
addSignal -h 15 -holdScope StallD
addSignal -h 15 -holdScope StallF
addSignal -h 15 -holdScope WriteDataM[31:0]
addSignal -h 15 -holdScope WriteData[31:0]
addSignal -h 15 -holdScope bef_SrcA[31:0]
addSignal -h 15 -holdScope bef_SrcB[31:0]
addSignal -h 15 -holdScope clk
addSignal -h 15 -holdScope jalrE
addSignal -h 15 -holdScope n_rst
addSignal -h 15 -holdScope nzcv[3:0]
addSignal -h 15 -holdScope tohost_csr[31:0]
addGroup "G2"

; getSignalForm Scope Hierarchy Status
; active file of getSignalForm
activeDirFile "" "/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/81.RV32I_sync_tbman_tests/sim/func_sim/wave.fsdb"

GETSIGNALFORM_SCOPE_HIERARCHY_BEGIN
getSignalForm close

"/ASYNC_RAM_DP_WBE"
"/c_tests_tb"
"/c_tests_tb/CPU"
"/c_tests_tb/CPU/iDecoder"
"/c_tests_tb/CPU/icpu"
"/c_tests_tb/CPU/icpu/i_datapath"
"/c_tests_tb/CPU/icpu/i_datapath/rf"
"/c_tests_tb/CPU/icpu/i_datapath/u_be_logic"
"/c_tests_tb/CPU/icpu/i_datapath/u_hazard_unit"
"/c_tests_tb/CPU/icpu/u_controller"
"/c_tests_tb/CPU/icpu/u_controller/brlg"
"/c_tests_tb/CPU/imem"

SCOPE_LIST_BEGIN
"/ASYNC_RAM_DP_WBE"
"/c_tests_tb"
"/c_tests_tb/CPU"
"/c_tests_tb/CPU/icpu"
"/c_tests_tb/CPU/icpu/i_datapath"
"/c_tests_tb/CPU/icpu/i_datapath/rf"
"/c_tests_tb/CPU/icpu/u_controller"
"/c_tests_tb/CPU/icpu/u_controller/brlg"
"/c_tests_tb/CPU/icpu/i_datapath/u_be_logic"
"/c_tests_tb/CPU/imem"
"/c_tests_tb/CPU/iDecoder"
"/c_tests_tb/CPU/icpu/i_datapath/u_hazard_unit"
SCOPE_LIST_END

GETSIGNALFORM_SCOPE_HIERARCHY_END


