// Seed: 639114748
module module_0;
  supply1 id_1 = !1 ^ id_1;
  wire id_2 = id_1;
endmodule
macromodule module_1 #(
    parameter id_6 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  input wire id_7;
  module_0 modCall_1 ();
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  assign id_1[id_6] = -1;
  logic id_8 = id_3;
  parameter id_9 = -1;
endmodule
module module_2 #(
    parameter id_12 = 32'd73
) (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input tri id_5,
    output wire id_6,
    output supply1 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wire id_10,
    output wire id_11,
    input tri _id_12
);
  wire id_14;
  logic [7:0] id_15;
  module_0 modCall_1 ();
  wire [1 'b0 : (  -1  )] id_16;
  initial begin : LABEL_0
  end
  uwire [id_12 : -1] id_17, id_18, id_19, id_20, id_21;
  assign id_17 = 1'h0;
  assign id_20 = -1;
  and primCall (id_11, id_14, id_15, id_2, id_5, id_9);
  assign id_15[-1] = 1;
endmodule
