module booth(output [7:0] s,input [3:0] a,b,input clk);
reg [3:0] l,m;
reg [7:0] s;
reg q,temp1,temp2;
integer i=0;
always@(clk)
begin
l=4'b0000;
s=8'b0;
m=b;
q=0;
for(i=0;i<4;i=i+1)
begin
if(q==0&&m[0]==1)
l=l-a;
else if(q==1&&m[0]==0)
l=l+a;
temp1=l[0];
temp2=l[3];
l= l >> 1;
l[3]=temp2;
q=m[0];
m= m >> 1;
m[3]=temp1;
end 
s[7:4]=s[7:4]+l;
s[3:0]=s[3:0]+m;
end
endmodule