
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  0800ab38  0800ab38  0001ab38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad10  0800ad10  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad10  0800ad10  0001ad10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad18  0800ad18  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad18  0800ad18  0001ad18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad1c  0800ad1c  0001ad1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800ad20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00005c18  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005c80  20005c80  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001be67  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003d45  00000000  00000000  0003bf42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001850  00000000  00000000  0003fc88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000012e6  00000000  00000000  000414d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00004075  00000000  00000000  000427be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001bc5d  00000000  00000000  00046833  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e32c3  00000000  00000000  00062490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006b00  00000000  00000000  00145754  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  0014c254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ab20 	.word	0x0800ab20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800ab20 	.word	0x0800ab20

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2f>:
 800096c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000970:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000974:	bf24      	itt	cs
 8000976:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800097a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800097e:	d90d      	bls.n	800099c <__aeabi_d2f+0x30>
 8000980:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000984:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000988:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800098c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000990:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000994:	bf08      	it	eq
 8000996:	f020 0001 	biceq.w	r0, r0, #1
 800099a:	4770      	bx	lr
 800099c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a0:	d121      	bne.n	80009e6 <__aeabi_d2f+0x7a>
 80009a2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009a6:	bfbc      	itt	lt
 80009a8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009ac:	4770      	bxlt	lr
 80009ae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009b6:	f1c2 0218 	rsb	r2, r2, #24
 80009ba:	f1c2 0c20 	rsb	ip, r2, #32
 80009be:	fa10 f30c 	lsls.w	r3, r0, ip
 80009c2:	fa20 f002 	lsr.w	r0, r0, r2
 80009c6:	bf18      	it	ne
 80009c8:	f040 0001 	orrne.w	r0, r0, #1
 80009cc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009d4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d8:	ea40 000c 	orr.w	r0, r0, ip
 80009dc:	fa23 f302 	lsr.w	r3, r3, r2
 80009e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009e4:	e7cc      	b.n	8000980 <__aeabi_d2f+0x14>
 80009e6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ea:	d107      	bne.n	80009fc <__aeabi_d2f+0x90>
 80009ec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f0:	bf1e      	ittt	ne
 80009f2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009f6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009fa:	4770      	bxne	lr
 80009fc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <__aeabi_uldivmod>:
 8000a0c:	b953      	cbnz	r3, 8000a24 <__aeabi_uldivmod+0x18>
 8000a0e:	b94a      	cbnz	r2, 8000a24 <__aeabi_uldivmod+0x18>
 8000a10:	2900      	cmp	r1, #0
 8000a12:	bf08      	it	eq
 8000a14:	2800      	cmpeq	r0, #0
 8000a16:	bf1c      	itt	ne
 8000a18:	f04f 31ff 	movne.w	r1, #4294967295
 8000a1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a20:	f000 b970 	b.w	8000d04 <__aeabi_idiv0>
 8000a24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a2c:	f000 f806 	bl	8000a3c <__udivmoddi4>
 8000a30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a38:	b004      	add	sp, #16
 8000a3a:	4770      	bx	lr

08000a3c <__udivmoddi4>:
 8000a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a40:	9e08      	ldr	r6, [sp, #32]
 8000a42:	460d      	mov	r5, r1
 8000a44:	4604      	mov	r4, r0
 8000a46:	460f      	mov	r7, r1
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d14a      	bne.n	8000ae2 <__udivmoddi4+0xa6>
 8000a4c:	428a      	cmp	r2, r1
 8000a4e:	4694      	mov	ip, r2
 8000a50:	d965      	bls.n	8000b1e <__udivmoddi4+0xe2>
 8000a52:	fab2 f382 	clz	r3, r2
 8000a56:	b143      	cbz	r3, 8000a6a <__udivmoddi4+0x2e>
 8000a58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a5c:	f1c3 0220 	rsb	r2, r3, #32
 8000a60:	409f      	lsls	r7, r3
 8000a62:	fa20 f202 	lsr.w	r2, r0, r2
 8000a66:	4317      	orrs	r7, r2
 8000a68:	409c      	lsls	r4, r3
 8000a6a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000a6e:	fa1f f58c 	uxth.w	r5, ip
 8000a72:	fbb7 f1fe 	udiv	r1, r7, lr
 8000a76:	0c22      	lsrs	r2, r4, #16
 8000a78:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a7c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a80:	fb01 f005 	mul.w	r0, r1, r5
 8000a84:	4290      	cmp	r0, r2
 8000a86:	d90a      	bls.n	8000a9e <__udivmoddi4+0x62>
 8000a88:	eb1c 0202 	adds.w	r2, ip, r2
 8000a8c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000a90:	f080 811c 	bcs.w	8000ccc <__udivmoddi4+0x290>
 8000a94:	4290      	cmp	r0, r2
 8000a96:	f240 8119 	bls.w	8000ccc <__udivmoddi4+0x290>
 8000a9a:	3902      	subs	r1, #2
 8000a9c:	4462      	add	r2, ip
 8000a9e:	1a12      	subs	r2, r2, r0
 8000aa0:	b2a4      	uxth	r4, r4
 8000aa2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000aa6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aaa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000aae:	fb00 f505 	mul.w	r5, r0, r5
 8000ab2:	42a5      	cmp	r5, r4
 8000ab4:	d90a      	bls.n	8000acc <__udivmoddi4+0x90>
 8000ab6:	eb1c 0404 	adds.w	r4, ip, r4
 8000aba:	f100 32ff 	add.w	r2, r0, #4294967295
 8000abe:	f080 8107 	bcs.w	8000cd0 <__udivmoddi4+0x294>
 8000ac2:	42a5      	cmp	r5, r4
 8000ac4:	f240 8104 	bls.w	8000cd0 <__udivmoddi4+0x294>
 8000ac8:	4464      	add	r4, ip
 8000aca:	3802      	subs	r0, #2
 8000acc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ad0:	1b64      	subs	r4, r4, r5
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	b11e      	cbz	r6, 8000ade <__udivmoddi4+0xa2>
 8000ad6:	40dc      	lsrs	r4, r3
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e9c6 4300 	strd	r4, r3, [r6]
 8000ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae2:	428b      	cmp	r3, r1
 8000ae4:	d908      	bls.n	8000af8 <__udivmoddi4+0xbc>
 8000ae6:	2e00      	cmp	r6, #0
 8000ae8:	f000 80ed 	beq.w	8000cc6 <__udivmoddi4+0x28a>
 8000aec:	2100      	movs	r1, #0
 8000aee:	e9c6 0500 	strd	r0, r5, [r6]
 8000af2:	4608      	mov	r0, r1
 8000af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af8:	fab3 f183 	clz	r1, r3
 8000afc:	2900      	cmp	r1, #0
 8000afe:	d149      	bne.n	8000b94 <__udivmoddi4+0x158>
 8000b00:	42ab      	cmp	r3, r5
 8000b02:	d302      	bcc.n	8000b0a <__udivmoddi4+0xce>
 8000b04:	4282      	cmp	r2, r0
 8000b06:	f200 80f8 	bhi.w	8000cfa <__udivmoddi4+0x2be>
 8000b0a:	1a84      	subs	r4, r0, r2
 8000b0c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b10:	2001      	movs	r0, #1
 8000b12:	4617      	mov	r7, r2
 8000b14:	2e00      	cmp	r6, #0
 8000b16:	d0e2      	beq.n	8000ade <__udivmoddi4+0xa2>
 8000b18:	e9c6 4700 	strd	r4, r7, [r6]
 8000b1c:	e7df      	b.n	8000ade <__udivmoddi4+0xa2>
 8000b1e:	b902      	cbnz	r2, 8000b22 <__udivmoddi4+0xe6>
 8000b20:	deff      	udf	#255	; 0xff
 8000b22:	fab2 f382 	clz	r3, r2
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	f040 8090 	bne.w	8000c4c <__udivmoddi4+0x210>
 8000b2c:	1a8a      	subs	r2, r1, r2
 8000b2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b32:	fa1f fe8c 	uxth.w	lr, ip
 8000b36:	2101      	movs	r1, #1
 8000b38:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b3c:	fb07 2015 	mls	r0, r7, r5, r2
 8000b40:	0c22      	lsrs	r2, r4, #16
 8000b42:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b46:	fb0e f005 	mul.w	r0, lr, r5
 8000b4a:	4290      	cmp	r0, r2
 8000b4c:	d908      	bls.n	8000b60 <__udivmoddi4+0x124>
 8000b4e:	eb1c 0202 	adds.w	r2, ip, r2
 8000b52:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b56:	d202      	bcs.n	8000b5e <__udivmoddi4+0x122>
 8000b58:	4290      	cmp	r0, r2
 8000b5a:	f200 80cb 	bhi.w	8000cf4 <__udivmoddi4+0x2b8>
 8000b5e:	4645      	mov	r5, r8
 8000b60:	1a12      	subs	r2, r2, r0
 8000b62:	b2a4      	uxth	r4, r4
 8000b64:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b68:	fb07 2210 	mls	r2, r7, r0, r2
 8000b6c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b70:	fb0e fe00 	mul.w	lr, lr, r0
 8000b74:	45a6      	cmp	lr, r4
 8000b76:	d908      	bls.n	8000b8a <__udivmoddi4+0x14e>
 8000b78:	eb1c 0404 	adds.w	r4, ip, r4
 8000b7c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b80:	d202      	bcs.n	8000b88 <__udivmoddi4+0x14c>
 8000b82:	45a6      	cmp	lr, r4
 8000b84:	f200 80bb 	bhi.w	8000cfe <__udivmoddi4+0x2c2>
 8000b88:	4610      	mov	r0, r2
 8000b8a:	eba4 040e 	sub.w	r4, r4, lr
 8000b8e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000b92:	e79f      	b.n	8000ad4 <__udivmoddi4+0x98>
 8000b94:	f1c1 0720 	rsb	r7, r1, #32
 8000b98:	408b      	lsls	r3, r1
 8000b9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ba2:	fa05 f401 	lsl.w	r4, r5, r1
 8000ba6:	fa20 f307 	lsr.w	r3, r0, r7
 8000baa:	40fd      	lsrs	r5, r7
 8000bac:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bb0:	4323      	orrs	r3, r4
 8000bb2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000bb6:	fa1f fe8c 	uxth.w	lr, ip
 8000bba:	fb09 5518 	mls	r5, r9, r8, r5
 8000bbe:	0c1c      	lsrs	r4, r3, #16
 8000bc0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bc4:	fb08 f50e 	mul.w	r5, r8, lr
 8000bc8:	42a5      	cmp	r5, r4
 8000bca:	fa02 f201 	lsl.w	r2, r2, r1
 8000bce:	fa00 f001 	lsl.w	r0, r0, r1
 8000bd2:	d90b      	bls.n	8000bec <__udivmoddi4+0x1b0>
 8000bd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000bd8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000bdc:	f080 8088 	bcs.w	8000cf0 <__udivmoddi4+0x2b4>
 8000be0:	42a5      	cmp	r5, r4
 8000be2:	f240 8085 	bls.w	8000cf0 <__udivmoddi4+0x2b4>
 8000be6:	f1a8 0802 	sub.w	r8, r8, #2
 8000bea:	4464      	add	r4, ip
 8000bec:	1b64      	subs	r4, r4, r5
 8000bee:	b29d      	uxth	r5, r3
 8000bf0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000bf4:	fb09 4413 	mls	r4, r9, r3, r4
 8000bf8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000bfc:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c00:	45a6      	cmp	lr, r4
 8000c02:	d908      	bls.n	8000c16 <__udivmoddi4+0x1da>
 8000c04:	eb1c 0404 	adds.w	r4, ip, r4
 8000c08:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c0c:	d26c      	bcs.n	8000ce8 <__udivmoddi4+0x2ac>
 8000c0e:	45a6      	cmp	lr, r4
 8000c10:	d96a      	bls.n	8000ce8 <__udivmoddi4+0x2ac>
 8000c12:	3b02      	subs	r3, #2
 8000c14:	4464      	add	r4, ip
 8000c16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1a:	fba3 9502 	umull	r9, r5, r3, r2
 8000c1e:	eba4 040e 	sub.w	r4, r4, lr
 8000c22:	42ac      	cmp	r4, r5
 8000c24:	46c8      	mov	r8, r9
 8000c26:	46ae      	mov	lr, r5
 8000c28:	d356      	bcc.n	8000cd8 <__udivmoddi4+0x29c>
 8000c2a:	d053      	beq.n	8000cd4 <__udivmoddi4+0x298>
 8000c2c:	b156      	cbz	r6, 8000c44 <__udivmoddi4+0x208>
 8000c2e:	ebb0 0208 	subs.w	r2, r0, r8
 8000c32:	eb64 040e 	sbc.w	r4, r4, lr
 8000c36:	fa04 f707 	lsl.w	r7, r4, r7
 8000c3a:	40ca      	lsrs	r2, r1
 8000c3c:	40cc      	lsrs	r4, r1
 8000c3e:	4317      	orrs	r7, r2
 8000c40:	e9c6 7400 	strd	r7, r4, [r6]
 8000c44:	4618      	mov	r0, r3
 8000c46:	2100      	movs	r1, #0
 8000c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4c:	f1c3 0120 	rsb	r1, r3, #32
 8000c50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c54:	fa20 f201 	lsr.w	r2, r0, r1
 8000c58:	fa25 f101 	lsr.w	r1, r5, r1
 8000c5c:	409d      	lsls	r5, r3
 8000c5e:	432a      	orrs	r2, r5
 8000c60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c64:	fa1f fe8c 	uxth.w	lr, ip
 8000c68:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c6c:	fb07 1510 	mls	r5, r7, r0, r1
 8000c70:	0c11      	lsrs	r1, r2, #16
 8000c72:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c76:	fb00 f50e 	mul.w	r5, r0, lr
 8000c7a:	428d      	cmp	r5, r1
 8000c7c:	fa04 f403 	lsl.w	r4, r4, r3
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0x258>
 8000c82:	eb1c 0101 	adds.w	r1, ip, r1
 8000c86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c8a:	d22f      	bcs.n	8000cec <__udivmoddi4+0x2b0>
 8000c8c:	428d      	cmp	r5, r1
 8000c8e:	d92d      	bls.n	8000cec <__udivmoddi4+0x2b0>
 8000c90:	3802      	subs	r0, #2
 8000c92:	4461      	add	r1, ip
 8000c94:	1b49      	subs	r1, r1, r5
 8000c96:	b292      	uxth	r2, r2
 8000c98:	fbb1 f5f7 	udiv	r5, r1, r7
 8000c9c:	fb07 1115 	mls	r1, r7, r5, r1
 8000ca0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ca4:	fb05 f10e 	mul.w	r1, r5, lr
 8000ca8:	4291      	cmp	r1, r2
 8000caa:	d908      	bls.n	8000cbe <__udivmoddi4+0x282>
 8000cac:	eb1c 0202 	adds.w	r2, ip, r2
 8000cb0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cb4:	d216      	bcs.n	8000ce4 <__udivmoddi4+0x2a8>
 8000cb6:	4291      	cmp	r1, r2
 8000cb8:	d914      	bls.n	8000ce4 <__udivmoddi4+0x2a8>
 8000cba:	3d02      	subs	r5, #2
 8000cbc:	4462      	add	r2, ip
 8000cbe:	1a52      	subs	r2, r2, r1
 8000cc0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000cc4:	e738      	b.n	8000b38 <__udivmoddi4+0xfc>
 8000cc6:	4631      	mov	r1, r6
 8000cc8:	4630      	mov	r0, r6
 8000cca:	e708      	b.n	8000ade <__udivmoddi4+0xa2>
 8000ccc:	4639      	mov	r1, r7
 8000cce:	e6e6      	b.n	8000a9e <__udivmoddi4+0x62>
 8000cd0:	4610      	mov	r0, r2
 8000cd2:	e6fb      	b.n	8000acc <__udivmoddi4+0x90>
 8000cd4:	4548      	cmp	r0, r9
 8000cd6:	d2a9      	bcs.n	8000c2c <__udivmoddi4+0x1f0>
 8000cd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000cdc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	e7a3      	b.n	8000c2c <__udivmoddi4+0x1f0>
 8000ce4:	4645      	mov	r5, r8
 8000ce6:	e7ea      	b.n	8000cbe <__udivmoddi4+0x282>
 8000ce8:	462b      	mov	r3, r5
 8000cea:	e794      	b.n	8000c16 <__udivmoddi4+0x1da>
 8000cec:	4640      	mov	r0, r8
 8000cee:	e7d1      	b.n	8000c94 <__udivmoddi4+0x258>
 8000cf0:	46d0      	mov	r8, sl
 8000cf2:	e77b      	b.n	8000bec <__udivmoddi4+0x1b0>
 8000cf4:	3d02      	subs	r5, #2
 8000cf6:	4462      	add	r2, ip
 8000cf8:	e732      	b.n	8000b60 <__udivmoddi4+0x124>
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e70a      	b.n	8000b14 <__udivmoddi4+0xd8>
 8000cfe:	4464      	add	r4, ip
 8000d00:	3802      	subs	r0, #2
 8000d02:	e742      	b.n	8000b8a <__udivmoddi4+0x14e>

08000d04 <__aeabi_idiv0>:
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop

08000d08 <lcd10usDelay>:
}
#endif /* USE_BUSY_FLAG */

/*!	\brief	Creates delay multiples of 10us. */
static void lcd10usDelay(volatile uint32_t us)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
	/* Ñonversion to us */
	us *= MCU_FREQ_VALUE;
 8000d10:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <lcd10usDelay+0x38>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a0b      	ldr	r2, [pc, #44]	; (8000d44 <lcd10usDelay+0x3c>)
 8000d16:	fba2 2303 	umull	r2, r3, r2, r3
 8000d1a:	0c9b      	lsrs	r3, r3, #18
 8000d1c:	687a      	ldr	r2, [r7, #4]
 8000d1e:	fb02 f303 	mul.w	r3, r2, r3
 8000d22:	607b      	str	r3, [r7, #4]
	/* Wait */
	while (us > 0u)
 8000d24:	e002      	b.n	8000d2c <lcd10usDelay+0x24>
	{
		us--;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	3b01      	subs	r3, #1
 8000d2a:	607b      	str	r3, [r7, #4]
	while (us > 0u)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d1f9      	bne.n	8000d26 <lcd10usDelay+0x1e>
	}
}
 8000d32:	bf00      	nop
 8000d34:	bf00      	nop
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	20000008 	.word	0x20000008
 8000d44:	431bde83 	.word	0x431bde83

08000d48 <lcdStrobe>:

/*!	\brief	Initiate the transfer of data/commands to LCD. */
static void lcdStrobe(void)
{/* Low level function. */
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
	SET(LCD_E_OUT, LCD_E);
 8000d4c:	4b08      	ldr	r3, [pc, #32]	; (8000d70 <lcdStrobe+0x28>)
 8000d4e:	695b      	ldr	r3, [r3, #20]
 8000d50:	4a07      	ldr	r2, [pc, #28]	; (8000d70 <lcdStrobe+0x28>)
 8000d52:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d56:	6153      	str	r3, [r2, #20]
	lcd10usDelay(ENABLE_CYCLE_TIME);
 8000d58:	2001      	movs	r0, #1
 8000d5a:	f7ff ffd5 	bl	8000d08 <lcd10usDelay>
	CLR(LCD_E_OUT, LCD_E);	/* Enable strobe */
 8000d5e:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <lcdStrobe+0x28>)
 8000d60:	695b      	ldr	r3, [r3, #20]
 8000d62:	4a03      	ldr	r2, [pc, #12]	; (8000d70 <lcdStrobe+0x28>)
 8000d64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d68:	6153      	str	r3, [r2, #20]
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40021000 	.word	0x40021000

08000d74 <lcdHigh>:

/*!	\brief	Send the msb nibble of the data / command to LCD. */
static void lcdHigh(uint8_t data)
{/* Low level function. */
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	71fb      	strb	r3, [r7, #7]
	if(data & LCD_D7_MASK) SET(LCD_D7_OUT, LCD_D7); else CLR(LCD_D7_OUT, LCD_D7);
 8000d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	da06      	bge.n	8000d94 <lcdHigh+0x20>
 8000d86:	4b24      	ldr	r3, [pc, #144]	; (8000e18 <lcdHigh+0xa4>)
 8000d88:	695b      	ldr	r3, [r3, #20]
 8000d8a:	4a23      	ldr	r2, [pc, #140]	; (8000e18 <lcdHigh+0xa4>)
 8000d8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d90:	6153      	str	r3, [r2, #20]
 8000d92:	e005      	b.n	8000da0 <lcdHigh+0x2c>
 8000d94:	4b20      	ldr	r3, [pc, #128]	; (8000e18 <lcdHigh+0xa4>)
 8000d96:	695b      	ldr	r3, [r3, #20]
 8000d98:	4a1f      	ldr	r2, [pc, #124]	; (8000e18 <lcdHigh+0xa4>)
 8000d9a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d9e:	6153      	str	r3, [r2, #20]
	if(data & LCD_D6_MASK) SET(LCD_D6_OUT, LCD_D6); else CLR(LCD_D6_OUT, LCD_D6);
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d006      	beq.n	8000db8 <lcdHigh+0x44>
 8000daa:	4b1b      	ldr	r3, [pc, #108]	; (8000e18 <lcdHigh+0xa4>)
 8000dac:	695b      	ldr	r3, [r3, #20]
 8000dae:	4a1a      	ldr	r2, [pc, #104]	; (8000e18 <lcdHigh+0xa4>)
 8000db0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000db4:	6153      	str	r3, [r2, #20]
 8000db6:	e005      	b.n	8000dc4 <lcdHigh+0x50>
 8000db8:	4b17      	ldr	r3, [pc, #92]	; (8000e18 <lcdHigh+0xa4>)
 8000dba:	695b      	ldr	r3, [r3, #20]
 8000dbc:	4a16      	ldr	r2, [pc, #88]	; (8000e18 <lcdHigh+0xa4>)
 8000dbe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000dc2:	6153      	str	r3, [r2, #20]
	if(data & LCD_D5_MASK) SET(LCD_D5_OUT, LCD_D5); else CLR(LCD_D5_OUT, LCD_D5);
 8000dc4:	79fb      	ldrb	r3, [r7, #7]
 8000dc6:	f003 0320 	and.w	r3, r3, #32
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d006      	beq.n	8000ddc <lcdHigh+0x68>
 8000dce:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <lcdHigh+0xa4>)
 8000dd0:	695b      	ldr	r3, [r3, #20]
 8000dd2:	4a11      	ldr	r2, [pc, #68]	; (8000e18 <lcdHigh+0xa4>)
 8000dd4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000dd8:	6153      	str	r3, [r2, #20]
 8000dda:	e005      	b.n	8000de8 <lcdHigh+0x74>
 8000ddc:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <lcdHigh+0xa4>)
 8000dde:	695b      	ldr	r3, [r3, #20]
 8000de0:	4a0d      	ldr	r2, [pc, #52]	; (8000e18 <lcdHigh+0xa4>)
 8000de2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000de6:	6153      	str	r3, [r2, #20]
	if(data & LCD_D4_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	f003 0310 	and.w	r3, r3, #16
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d006      	beq.n	8000e00 <lcdHigh+0x8c>
 8000df2:	4b09      	ldr	r3, [pc, #36]	; (8000e18 <lcdHigh+0xa4>)
 8000df4:	695b      	ldr	r3, [r3, #20]
 8000df6:	4a08      	ldr	r2, [pc, #32]	; (8000e18 <lcdHigh+0xa4>)
 8000df8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dfc:	6153      	str	r3, [r2, #20]
}
 8000dfe:	e005      	b.n	8000e0c <lcdHigh+0x98>
	if(data & LCD_D4_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 8000e00:	4b05      	ldr	r3, [pc, #20]	; (8000e18 <lcdHigh+0xa4>)
 8000e02:	695b      	ldr	r3, [r3, #20]
 8000e04:	4a04      	ldr	r2, [pc, #16]	; (8000e18 <lcdHigh+0xa4>)
 8000e06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e0a:	6153      	str	r3, [r2, #20]
}
 8000e0c:	bf00      	nop
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	40021000 	.word	0x40021000

08000e1c <lcdLow>:

/*!	\brief	Send the lsb nibble of the data / command to LCD. */
static void lcdLow(uint8_t data)
{/* Low level function. */
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
	if(data & LCD_D3_MASK) SET(LCD_D7_OUT, LCD_D7); else CLR(LCD_D7_OUT, LCD_D7);
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	f003 0308 	and.w	r3, r3, #8
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d006      	beq.n	8000e3e <lcdLow+0x22>
 8000e30:	4b24      	ldr	r3, [pc, #144]	; (8000ec4 <lcdLow+0xa8>)
 8000e32:	695b      	ldr	r3, [r3, #20]
 8000e34:	4a23      	ldr	r2, [pc, #140]	; (8000ec4 <lcdLow+0xa8>)
 8000e36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e3a:	6153      	str	r3, [r2, #20]
 8000e3c:	e005      	b.n	8000e4a <lcdLow+0x2e>
 8000e3e:	4b21      	ldr	r3, [pc, #132]	; (8000ec4 <lcdLow+0xa8>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	4a20      	ldr	r2, [pc, #128]	; (8000ec4 <lcdLow+0xa8>)
 8000e44:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000e48:	6153      	str	r3, [r2, #20]
	if(data & LCD_D2_MASK) SET(LCD_D6_OUT, LCD_D6); else CLR(LCD_D6_OUT, LCD_D6);
 8000e4a:	79fb      	ldrb	r3, [r7, #7]
 8000e4c:	f003 0304 	and.w	r3, r3, #4
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d006      	beq.n	8000e62 <lcdLow+0x46>
 8000e54:	4b1b      	ldr	r3, [pc, #108]	; (8000ec4 <lcdLow+0xa8>)
 8000e56:	695b      	ldr	r3, [r3, #20]
 8000e58:	4a1a      	ldr	r2, [pc, #104]	; (8000ec4 <lcdLow+0xa8>)
 8000e5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e5e:	6153      	str	r3, [r2, #20]
 8000e60:	e005      	b.n	8000e6e <lcdLow+0x52>
 8000e62:	4b18      	ldr	r3, [pc, #96]	; (8000ec4 <lcdLow+0xa8>)
 8000e64:	695b      	ldr	r3, [r3, #20]
 8000e66:	4a17      	ldr	r2, [pc, #92]	; (8000ec4 <lcdLow+0xa8>)
 8000e68:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000e6c:	6153      	str	r3, [r2, #20]
	if(data & LCD_D1_MASK) SET(LCD_D5_OUT, LCD_D5); else CLR(LCD_D5_OUT, LCD_D5);
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	f003 0302 	and.w	r3, r3, #2
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d006      	beq.n	8000e86 <lcdLow+0x6a>
 8000e78:	4b12      	ldr	r3, [pc, #72]	; (8000ec4 <lcdLow+0xa8>)
 8000e7a:	695b      	ldr	r3, [r3, #20]
 8000e7c:	4a11      	ldr	r2, [pc, #68]	; (8000ec4 <lcdLow+0xa8>)
 8000e7e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e82:	6153      	str	r3, [r2, #20]
 8000e84:	e005      	b.n	8000e92 <lcdLow+0x76>
 8000e86:	4b0f      	ldr	r3, [pc, #60]	; (8000ec4 <lcdLow+0xa8>)
 8000e88:	695b      	ldr	r3, [r3, #20]
 8000e8a:	4a0e      	ldr	r2, [pc, #56]	; (8000ec4 <lcdLow+0xa8>)
 8000e8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000e90:	6153      	str	r3, [r2, #20]
	if(data & LCD_D0_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	f003 0301 	and.w	r3, r3, #1
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d006      	beq.n	8000eaa <lcdLow+0x8e>
 8000e9c:	4b09      	ldr	r3, [pc, #36]	; (8000ec4 <lcdLow+0xa8>)
 8000e9e:	695b      	ldr	r3, [r3, #20]
 8000ea0:	4a08      	ldr	r2, [pc, #32]	; (8000ec4 <lcdLow+0xa8>)
 8000ea2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ea6:	6153      	str	r3, [r2, #20]
}
 8000ea8:	e005      	b.n	8000eb6 <lcdLow+0x9a>
	if(data & LCD_D0_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <lcdLow+0xa8>)
 8000eac:	695b      	ldr	r3, [r3, #20]
 8000eae:	4a05      	ldr	r2, [pc, #20]	; (8000ec4 <lcdLow+0xa8>)
 8000eb0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000eb4:	6153      	str	r3, [r2, #20]
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	40021000 	.word	0x40021000

08000ec8 <lcdWrite>:

/*!	\brief	Send data/commands to the display. */
static void lcdWrite(uint8_t data)
{/* Low level function. */
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
#if (USE_BUSY_FLAG)
	/* Write data/commands to LCD. */
	CLR(LCD_RW_OUT, LCD_RW);
#endif /* USE_BUSY_FLAG */

	lcdHigh(data);
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff ff4d 	bl	8000d74 <lcdHigh>
	lcdStrobe();
 8000eda:	f7ff ff35 	bl	8000d48 <lcdStrobe>
	lcdLow(data);
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff ff9b 	bl	8000e1c <lcdLow>
	lcdStrobe();
 8000ee6:	f7ff ff2f 	bl	8000d48 <lcdStrobe>

	/* The busy flag must be checked after the 4-bit data has been transferred twice. */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(BUSY_CYCLE_TIME);
 8000eea:	2005      	movs	r0, #5
 8000eec:	f7ff ff0c 	bl	8000d08 <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <lcdConfig>:

/*!	\brief	Initializing by instruction. 4-bit interface initialization. */
static void lcdConfig(uint8_t param)
{/* Low level function. */
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
	/* Send commands to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 8000f02:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <lcdConfig+0x4c>)
 8000f04:	695b      	ldr	r3, [r3, #20]
 8000f06:	4a0f      	ldr	r2, [pc, #60]	; (8000f44 <lcdConfig+0x4c>)
 8000f08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f0c:	6153      	str	r3, [r2, #20]
#if (USE_BUSY_FLAG)
	/* Write data/commands to LCD. */
	CLR(LCD_RW_OUT, LCD_RW);
#endif /* USE_BUSY_FLAG */

	lcdHigh(param);
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff ff2f 	bl	8000d74 <lcdHigh>
	lcdStrobe();		// Change 8-bit interface to 4-bit interface
 8000f16:	f7ff ff17 	bl	8000d48 <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 8000f1a:	2005      	movs	r0, #5
 8000f1c:	f7ff fef4 	bl	8000d08 <lcd10usDelay>
	lcdStrobe();		/* DB7 to DB4 of the "Function set" instruction is written twice. */
 8000f20:	f7ff ff12 	bl	8000d48 <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 8000f24:	2005      	movs	r0, #5
 8000f26:	f7ff feef 	bl	8000d08 <lcd10usDelay>
	lcdLow(param);
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff ff75 	bl	8000e1c <lcdLow>
	lcdStrobe();		// 4-bit, two lines, 5x8 pixel
 8000f32:	f7ff ff09 	bl	8000d48 <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 8000f36:	2005      	movs	r0, #5
 8000f38:	f7ff fee6 	bl	8000d08 <lcd10usDelay>
	/* Note: The number of display lines and character font cannot be changed after this point. */
}
 8000f3c:	bf00      	nop
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40021000 	.word	0x40021000

08000f48 <lcdClrScr>:
 * 				and returns the display to its original status if it was shifted.
 * 				In other words, the display disappears and the cursor
 * 				or blinking goes to the left edge of the display (in the first line if 2 lines are displayed).
 * 				It also sets I/D to 1 (increment mode) in entry mode (S of entry mode does not change). */
void lcdClrScr(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 8000f4c:	4b06      	ldr	r3, [pc, #24]	; (8000f68 <lcdClrScr+0x20>)
 8000f4e:	695b      	ldr	r3, [r3, #20]
 8000f50:	4a05      	ldr	r2, [pc, #20]	; (8000f68 <lcdClrScr+0x20>)
 8000f52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f56:	6153      	str	r3, [r2, #20]
	/* Clear screen */
	lcdWrite(0x01u);
 8000f58:	2001      	movs	r0, #1
 8000f5a:	f7ff ffb5 	bl	8000ec8 <lcdWrite>
	/* Busy delay */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(CLRSCR_CYCLE_TIME);
 8000f5e:	20c8      	movs	r0, #200	; 0xc8
 8000f60:	f7ff fed2 	bl	8000d08 <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40021000 	.word	0x40021000

08000f6c <lcdReturn>:
 * 				and returns the display to its original status if it was shifted.
 * 				The DDRAM contents do not change.
 * 				The cursor or blinking go to the left edge of the display
 * 				(in the first line if 2 lines are displayed). */
void lcdReturn(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 8000f70:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <lcdReturn+0x20>)
 8000f72:	695b      	ldr	r3, [r3, #20]
 8000f74:	4a05      	ldr	r2, [pc, #20]	; (8000f8c <lcdReturn+0x20>)
 8000f76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f7a:	6153      	str	r3, [r2, #20]
	/* Return home */
	lcdWrite(0x02u);
 8000f7c:	2002      	movs	r0, #2
 8000f7e:	f7ff ffa3 	bl	8000ec8 <lcdWrite>
	/* Busy delay */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(RETHOME_CYCLE_TIME);
 8000f82:	20c8      	movs	r0, #200	; 0xc8
 8000f84:	f7ff fec0 	bl	8000d08 <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40021000 	.word	0x40021000

08000f90 <cursorShift>:
 * 				without writing or reading display data.
 * 				This function is used to correct or search the display.
 * 				In a 2-line display, the cursor moves to the second line
 * 				when it passes the 40th digit of the first line. */
void cursorShift(uint8_t direction)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <cursorShift+0x3c>)
 8000f9c:	695b      	ldr	r3, [r3, #20]
 8000f9e:	4a0b      	ldr	r2, [pc, #44]	; (8000fcc <cursorShift+0x3c>)
 8000fa0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000fa4:	6153      	str	r3, [r2, #20]
	/* Shift cursor */
	switch (direction)
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	2b3c      	cmp	r3, #60	; 0x3c
 8000faa:	d002      	beq.n	8000fb2 <cursorShift+0x22>
 8000fac:	2b3e      	cmp	r3, #62	; 0x3e
 8000fae:	d004      	beq.n	8000fba <cursorShift+0x2a>
			lcdWrite(0x14u);
			break;

		default:
			/* Ignore this command */
			break;
 8000fb0:	e007      	b.n	8000fc2 <cursorShift+0x32>
			lcdWrite(0x10u);
 8000fb2:	2010      	movs	r0, #16
 8000fb4:	f7ff ff88 	bl	8000ec8 <lcdWrite>
			break;
 8000fb8:	e003      	b.n	8000fc2 <cursorShift+0x32>
			lcdWrite(0x14u);
 8000fba:	2014      	movs	r0, #20
 8000fbc:	f7ff ff84 	bl	8000ec8 <lcdWrite>
			break;
 8000fc0:	bf00      	nop
	}
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <lcdGoto>:

/*!	\details	Go to the specified (DDRAM/CGRAM) memory address.*/
void lcdGoto(uint8_t line, uint8_t address)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	460a      	mov	r2, r1
 8000fda:	71fb      	strb	r3, [r7, #7]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	71bb      	strb	r3, [r7, #6]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 8000fe0:	4b22      	ldr	r3, [pc, #136]	; (800106c <lcdGoto+0x9c>)
 8000fe2:	695b      	ldr	r3, [r3, #20]
 8000fe4:	4a21      	ldr	r2, [pc, #132]	; (800106c <lcdGoto+0x9c>)
 8000fe6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000fea:	6153      	str	r3, [r2, #20]
	/* Set DDRAM/CGRAM address. */
	switch (line)
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	3b01      	subs	r3, #1
 8000ff0:	2b04      	cmp	r3, #4
 8000ff2:	d835      	bhi.n	8001060 <lcdGoto+0x90>
 8000ff4:	a201      	add	r2, pc, #4	; (adr r2, 8000ffc <lcdGoto+0x2c>)
 8000ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ffa:	bf00      	nop
 8000ffc:	08001011 	.word	0x08001011
 8001000:	08001021 	.word	0x08001021
 8001004:	08001031 	.word	0x08001031
 8001008:	08001041 	.word	0x08001041
 800100c:	08001051 	.word	0x08001051
	{
		/* Set DDRAM address. */
		case LCD_1st_LINE: lcdWrite(0x80u | START_ADDRESS_1st_LINE | address); break;
 8001010:	79bb      	ldrb	r3, [r7, #6]
 8001012:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001016:	b2db      	uxtb	r3, r3
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff ff55 	bl	8000ec8 <lcdWrite>
 800101e:	e020      	b.n	8001062 <lcdGoto+0x92>
		case LCD_2nd_LINE: lcdWrite(0x80u | START_ADDRESS_2nd_LINE | address); break;
 8001020:	79bb      	ldrb	r3, [r7, #6]
 8001022:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001026:	b2db      	uxtb	r3, r3
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff ff4d 	bl	8000ec8 <lcdWrite>
 800102e:	e018      	b.n	8001062 <lcdGoto+0x92>
		case LCD_3rd_LINE: lcdWrite(0x80u | START_ADDRESS_3rd_LINE | address); break;
 8001030:	79bb      	ldrb	r3, [r7, #6]
 8001032:	f063 036f 	orn	r3, r3, #111	; 0x6f
 8001036:	b2db      	uxtb	r3, r3
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff ff45 	bl	8000ec8 <lcdWrite>
 800103e:	e010      	b.n	8001062 <lcdGoto+0x92>
		case LCD_4th_LINE: lcdWrite(0x80u | START_ADDRESS_4th_LINE | address); break;
 8001040:	79bb      	ldrb	r3, [r7, #6]
 8001042:	f063 032f 	orn	r3, r3, #47	; 0x2f
 8001046:	b2db      	uxtb	r3, r3
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff ff3d 	bl	8000ec8 <lcdWrite>
 800104e:	e008      	b.n	8001062 <lcdGoto+0x92>
		/* Set CGRAM address. */
		case CGRAM : lcdWrite(0x40u | address); break;
 8001050:	79bb      	ldrb	r3, [r7, #6]
 8001052:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001056:	b2db      	uxtb	r3, r3
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff ff35 	bl	8000ec8 <lcdWrite>
 800105e:	e000      	b.n	8001062 <lcdGoto+0x92>

		default:
			/* Ignore this command */
			break;
 8001060:	bf00      	nop
	}
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40021000 	.word	0x40021000

08001070 <lcdSetMode>:

/*!	\details	Change LCD settings. */
void lcdSetMode(uint8_t param)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 800107a:	4b07      	ldr	r3, [pc, #28]	; (8001098 <lcdSetMode+0x28>)
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	4a06      	ldr	r2, [pc, #24]	; (8001098 <lcdSetMode+0x28>)
 8001080:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001084:	6153      	str	r3, [r2, #20]
	lcdWrite(param);
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff ff1d 	bl	8000ec8 <lcdWrite>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40021000 	.word	0x40021000

0800109c <lcdPutc>:

/*!	\details	Write a single char to the current memory space (DDRAM/CGRAM). */
void lcdPutc(uint8_t data)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	71fb      	strb	r3, [r7, #7]
	/* Send data to LCD. */
	SET(LCD_RS_OUT, LCD_RS);
 80010a6:	4b08      	ldr	r3, [pc, #32]	; (80010c8 <lcdPutc+0x2c>)
 80010a8:	695b      	ldr	r3, [r3, #20]
 80010aa:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <lcdPutc+0x2c>)
 80010ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010b0:	6153      	str	r3, [r2, #20]
	lcdWrite(data);
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff07 	bl	8000ec8 <lcdWrite>
	/* Note:
	 * After execution of the CGRAM/DDRAM data write/read instruction, the RAM address counter is incremented
	 * or decremented by 1. The RAM address counter is updated after the busy flag turns off.
	 * tADD is the time elapsed after the busy flag turns off until the address counter is updated. */
	lcd10usDelay(AC_UPDATE_TIME);	/* Update RAM address counter delay. */
 80010ba:	2001      	movs	r0, #1
 80010bc:	f7ff fe24 	bl	8000d08 <lcd10usDelay>
}
 80010c0:	bf00      	nop
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40021000 	.word	0x40021000

080010cc <lcdPuts>:

/*!	\details	Writes ANSI-C string to LCD (DDRAM memory space). */
//void lcdPuts(const uint8_t *str)
void lcdPuts(const char *str)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
	/* Send a ANSI-C string to LCD. */
	while ('\0' != *str)
 80010d4:	e028      	b.n	8001128 <lcdPuts+0x5c>
	{
#if ( USE_FORMATTED_OUTPUT )
		if(('\n' == *str))
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b0a      	cmp	r3, #10
 80010dc:	d104      	bne.n	80010e8 <lcdPuts+0x1c>
		{/*New line */
			lcdGoto(LCD_2nd_LINE, 0u);
 80010de:	2100      	movs	r1, #0
 80010e0:	2002      	movs	r0, #2
 80010e2:	f7ff ff75 	bl	8000fd0 <lcdGoto>
 80010e6:	e01c      	b.n	8001122 <lcdPuts+0x56>
		}
		else if(('\r' == *str))
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	2b0d      	cmp	r3, #13
 80010ee:	d102      	bne.n	80010f6 <lcdPuts+0x2a>
		{/* Return home */
			lcdReturn();
 80010f0:	f7ff ff3c 	bl	8000f6c <lcdReturn>
 80010f4:	e015      	b.n	8001122 <lcdPuts+0x56>
		}
		else if(('\t' == *str))
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b09      	cmp	r3, #9
 80010fc:	d10c      	bne.n	8001118 <lcdPuts+0x4c>
		{/* Tab space */
			uint8_t i;

			for(i=0u; i<TAB_SPACE; i++)
 80010fe:	2300      	movs	r3, #0
 8001100:	73fb      	strb	r3, [r7, #15]
 8001102:	e005      	b.n	8001110 <lcdPuts+0x44>
			{/* Shift cursor to the right. */
				cursorShift(RIGHT);
 8001104:	203e      	movs	r0, #62	; 0x3e
 8001106:	f7ff ff43 	bl	8000f90 <cursorShift>
			for(i=0u; i<TAB_SPACE; i++)
 800110a:	7bfb      	ldrb	r3, [r7, #15]
 800110c:	3301      	adds	r3, #1
 800110e:	73fb      	strb	r3, [r7, #15]
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	2b03      	cmp	r3, #3
 8001114:	d9f6      	bls.n	8001104 <lcdPuts+0x38>
 8001116:	e004      	b.n	8001122 <lcdPuts+0x56>
		}
		else
#endif
		{
			/* Display a symbol. */
			lcdPutc(*str);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ffbd 	bl	800109c <lcdPutc>
		}
		/* Get the next symbol. */
		str++;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	3301      	adds	r3, #1
 8001126:	607b      	str	r3, [r7, #4]
	while ('\0' != *str)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1d2      	bne.n	80010d6 <lcdPuts+0xa>
	}
}
 8001130:	bf00      	nop
 8001132:	bf00      	nop
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <lcdLoadChar>:

/*!	\details	Load the user-defined symbol into the CGRAM memory. */
void lcdLoadChar(uint8_t* vector, uint8_t position)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b084      	sub	sp, #16
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
 8001142:	460b      	mov	r3, r1
 8001144:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	/* Go to the CGRAM memory space: 0 to 7 */
	lcdGoto(CGRAM, (position * FONT_HEIGHT));
 8001146:	78fb      	ldrb	r3, [r7, #3]
 8001148:	00db      	lsls	r3, r3, #3
 800114a:	b2db      	uxtb	r3, r3
 800114c:	4619      	mov	r1, r3
 800114e:	2005      	movs	r0, #5
 8001150:	f7ff ff3e 	bl	8000fd0 <lcdGoto>

	for(i = 0u; i < FONT_HEIGHT; i++)
 8001154:	2300      	movs	r3, #0
 8001156:	73fb      	strb	r3, [r7, #15]
 8001158:	e009      	b.n	800116e <lcdLoadChar+0x34>
	{/* Load one row of pixels into the CGRAM register. */
		lcdPutc(vector[i]);
 800115a:	7bfb      	ldrb	r3, [r7, #15]
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	4413      	add	r3, r2
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff ff9a 	bl	800109c <lcdPutc>
	for(i = 0u; i < FONT_HEIGHT; i++)
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	3301      	adds	r3, #1
 800116c:	73fb      	strb	r3, [r7, #15]
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b07      	cmp	r3, #7
 8001172:	d9f2      	bls.n	800115a <lcdLoadChar+0x20>
	}

	/* Return to the DDRAM memory space. */
	lcdGoto(LCD_1st_LINE, 0u);
 8001174:	2100      	movs	r1, #0
 8001176:	2001      	movs	r0, #1
 8001178:	f7ff ff2a 	bl	8000fd0 <lcdGoto>
}
 800117c:	bf00      	nop
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <lcdPow10>:
	cursorShift(LEFT);		// Ðóõàºìî êóðñîð íà îäíó ïîçèö³þ âë³âî
}

/*!	\brief	Returns 10^n value. */
static uint32_t lcdPow10(uint8_t n)
{
 8001184:	b480      	push	{r7}
 8001186:	b085      	sub	sp, #20
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	71fb      	strb	r3, [r7, #7]
	uint32_t retval = 1u;
 800118e:	2301      	movs	r3, #1
 8001190:	60fb      	str	r3, [r7, #12]

	while (n > 0u)
 8001192:	e008      	b.n	80011a6 <lcdPow10+0x22>
	{
		retval *= 10u;
 8001194:	68fa      	ldr	r2, [r7, #12]
 8001196:	4613      	mov	r3, r2
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	4413      	add	r3, r2
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	60fb      	str	r3, [r7, #12]
		n--;
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	3b01      	subs	r3, #1
 80011a4:	71fb      	strb	r3, [r7, #7]
	while (n > 0u)
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d1f3      	bne.n	8001194 <lcdPow10+0x10>
	}

	return retval;
 80011ac:	68fb      	ldr	r3, [r7, #12]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3714      	adds	r7, #20
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
	...

080011bc <lcdItos>:

/*!	\brief	Display a integer number: +/- 2147483647. */
void lcdItos(int32_t value)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	int32_t i;

	if (value < 0)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	da05      	bge.n	80011d6 <lcdItos+0x1a>
	{
		lcdPutc('-');
 80011ca:	202d      	movs	r0, #45	; 0x2d
 80011cc:	f7ff ff66 	bl	800109c <lcdPutc>
		value = -value;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	425b      	negs	r3, r3
 80011d4:	607b      	str	r3, [r7, #4]
	}

	i = 1;
 80011d6:	2301      	movs	r3, #1
 80011d8:	60fb      	str	r3, [r7, #12]
	while ((value / i) > 9)
 80011da:	e005      	b.n	80011e8 <lcdItos+0x2c>
	{
		i *= 10;
 80011dc:	68fa      	ldr	r2, [r7, #12]
 80011de:	4613      	mov	r3, r2
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	4413      	add	r3, r2
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	60fb      	str	r3, [r7, #12]
	while ((value / i) > 9)
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	fb92 f3f3 	sdiv	r3, r2, r3
 80011f0:	2b09      	cmp	r3, #9
 80011f2:	dcf3      	bgt.n	80011dc <lcdItos+0x20>
	}

	lcdPutc(value/i + '0');	/* Display at least one symbol */
 80011f4:	687a      	ldr	r2, [r7, #4]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	3330      	adds	r3, #48	; 0x30
 8001200:	b2db      	uxtb	r3, r3
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff ff4a 	bl	800109c <lcdPutc>
	i /= 10;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	4a16      	ldr	r2, [pc, #88]	; (8001264 <lcdItos+0xa8>)
 800120c:	fb82 1203 	smull	r1, r2, r2, r3
 8001210:	1092      	asrs	r2, r2, #2
 8001212:	17db      	asrs	r3, r3, #31
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	60fb      	str	r3, [r7, #12]

	while (i > 0)
 8001218:	e01c      	b.n	8001254 <lcdItos+0x98>
	{
		lcdPutc('0' + ((value % (i*10)) / i));
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	4613      	mov	r3, r2
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	4413      	add	r3, r2
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	461a      	mov	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	fb93 f1f2 	sdiv	r1, r3, r2
 800122c:	fb01 f202 	mul.w	r2, r1, r2
 8001230:	1a9a      	subs	r2, r3, r2
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	fb92 f3f3 	sdiv	r3, r2, r3
 8001238:	b2db      	uxtb	r3, r3
 800123a:	3330      	adds	r3, #48	; 0x30
 800123c:	b2db      	uxtb	r3, r3
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff ff2c 	bl	800109c <lcdPutc>
		i /= 10;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	4a07      	ldr	r2, [pc, #28]	; (8001264 <lcdItos+0xa8>)
 8001248:	fb82 1203 	smull	r1, r2, r2, r3
 800124c:	1092      	asrs	r2, r2, #2
 800124e:	17db      	asrs	r3, r3, #31
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	60fb      	str	r3, [r7, #12]
	while (i > 0)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	2b00      	cmp	r3, #0
 8001258:	dcdf      	bgt.n	800121a <lcdItos+0x5e>
	}
}
 800125a:	bf00      	nop
 800125c:	bf00      	nop
 800125e:	3710      	adds	r7, #16
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	66666667 	.word	0x66666667

08001268 <lcdFtos>:

/*!	\brief	Display a floating point number. */
void lcdFtos(float value, uint8_t n)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001272:	4603      	mov	r3, r0
 8001274:	70fb      	strb	r3, [r7, #3]
	if (value < 0.0)
 8001276:	edd7 7a01 	vldr	s15, [r7, #4]
 800127a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800127e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001282:	d508      	bpl.n	8001296 <lcdFtos+0x2e>
	{
		lcdPutc('-');
 8001284:	202d      	movs	r0, #45	; 0x2d
 8001286:	f7ff ff09 	bl	800109c <lcdPutc>
		value = -value;
 800128a:	edd7 7a01 	vldr	s15, [r7, #4]
 800128e:	eef1 7a67 	vneg.f32	s15, s15
 8001292:	edc7 7a01 	vstr	s15, [r7, #4]
	}

	lcdItos((int32_t)value); // Âèâ³ä ö³ëî¿ ÷àñòèíè
 8001296:	edd7 7a01 	vldr	s15, [r7, #4]
 800129a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800129e:	ee17 0a90 	vmov	r0, s15
 80012a2:	f7ff ff8b 	bl	80011bc <lcdItos>

	if (n > 0u)
 80012a6:	78fb      	ldrb	r3, [r7, #3]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d016      	beq.n	80012da <lcdFtos+0x72>
	{
		lcdPutc('.'); // Êðàïêà
 80012ac:	202e      	movs	r0, #46	; 0x2e
 80012ae:	f7ff fef5 	bl	800109c <lcdPutc>

		lcdNtos((uint32_t)(value * (float)lcdPow10(n)), n); // Âèâ³ä äðîáîâî¿ ÷àñòèíè
 80012b2:	78fb      	ldrb	r3, [r7, #3]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff ff65 	bl	8001184 <lcdPow10>
 80012ba:	ee07 0a90 	vmov	s15, r0
 80012be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012ce:	78fb      	ldrb	r3, [r7, #3]
 80012d0:	4619      	mov	r1, r3
 80012d2:	ee17 0a90 	vmov	r0, s15
 80012d6:	f000 f805 	bl	80012e4 <lcdNtos>
	}
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
	...

080012e4 <lcdNtos>:

/*!	\brief	Display "n" right digits of "value". */
void lcdNtos(uint32_t value, uint8_t n)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	70fb      	strb	r3, [r7, #3]
	if (n > 0u)
 80012f0:	78fb      	ldrb	r3, [r7, #3]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d023      	beq.n	800133e <lcdNtos+0x5a>
	{
		uint32_t i = lcdPow10(n - 1u);
 80012f6:	78fb      	ldrb	r3, [r7, #3]
 80012f8:	3b01      	subs	r3, #1
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff ff41 	bl	8001184 <lcdPow10>
 8001302:	60f8      	str	r0, [r7, #12]

		while (i > 0u)	/* Display at least one symbol */
 8001304:	e018      	b.n	8001338 <lcdNtos+0x54>
		{
			lcdPutc('0' + ((value/i) % 10u));
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	fbb2 f1f3 	udiv	r1, r2, r3
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <lcdNtos+0x64>)
 8001310:	fba3 2301 	umull	r2, r3, r3, r1
 8001314:	08da      	lsrs	r2, r3, #3
 8001316:	4613      	mov	r3, r2
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	4413      	add	r3, r2
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	1aca      	subs	r2, r1, r3
 8001320:	b2d3      	uxtb	r3, r2
 8001322:	3330      	adds	r3, #48	; 0x30
 8001324:	b2db      	uxtb	r3, r3
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff feb8 	bl	800109c <lcdPutc>

			i /= 10u;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4a06      	ldr	r2, [pc, #24]	; (8001348 <lcdNtos+0x64>)
 8001330:	fba2 2303 	umull	r2, r3, r2, r3
 8001334:	08db      	lsrs	r3, r3, #3
 8001336:	60fb      	str	r3, [r7, #12]
		while (i > 0u)	/* Display at least one symbol */
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1e3      	bne.n	8001306 <lcdNtos+0x22>
		}
	}
}
 800133e:	bf00      	nop
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	cccccccd 	.word	0xcccccccd

0800134c <lcdInit>:
#endif

/*!	\brief	Initialize the LCD.
 * 	\note	This library use the 4-bit interface. */
void lcdInit(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
	/* GPIO initialization. */
	setAllPinsAsOutputs();
 8001350:	f000 f81d 	bl	800138e <lcdGpioInit>
	/* LCD initialization. */
	lcdWrite(0x30);
 8001354:	2030      	movs	r0, #48	; 0x30
 8001356:	f7ff fdb7 	bl	8000ec8 <lcdWrite>
	lcd10usDelay(INIT_CYCLE_TIME);
 800135a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800135e:	f7ff fcd3 	bl	8000d08 <lcd10usDelay>
	lcdWrite(0x30);
 8001362:	2030      	movs	r0, #48	; 0x30
 8001364:	f7ff fdb0 	bl	8000ec8 <lcdWrite>
	lcd10usDelay(INIT_CYCLE_TIME);
 8001368:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800136c:	f7ff fccc 	bl	8000d08 <lcd10usDelay>
	lcdConfig(DEFAULT_DISPLAY_CONFIG);
 8001370:	2028      	movs	r0, #40	; 0x28
 8001372:	f7ff fdc1 	bl	8000ef8 <lcdConfig>
	lcdSetMode(DEFAULT_VIEW_MODE);
 8001376:	200c      	movs	r0, #12
 8001378:	f7ff fe7a 	bl	8001070 <lcdSetMode>
	lcdSetMode(DEFAULT_ENTRY_MODE);
 800137c:	2006      	movs	r0, #6
 800137e:	f7ff fe77 	bl	8001070 <lcdSetMode>
	lcdClrScr();
 8001382:	f7ff fde1 	bl	8000f48 <lcdClrScr>
	lcdReturn();
 8001386:	f7ff fdf1 	bl	8000f6c <lcdReturn>
	#if (USE_PROGRESS_BAR)
		lcdInitBar();
	#endif
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}

0800138e <lcdGpioInit>:

void lcdGpioInit(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0
  	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  	 HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
	 */
}
 8001392:	bf00      	nop
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013a0:	f000 ff8e 	bl	80022c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013a4:	f000 f89e 	bl	80014e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013a8:	f000 fa58 	bl	800185c <MX_GPIO_Init>
  MX_I2C1_Init();
 80013ac:	f000 f99c 	bl	80016e8 <MX_I2C1_Init>
  MX_ADC1_Init();
 80013b0:	f000 f8f6 	bl	80015a0 <MX_ADC1_Init>
  MX_TIM4_Init();
 80013b4:	f000 f9c6 	bl	8001744 <MX_TIM4_Init>
  MX_ADC2_Init();
 80013b8:	f000 f944 	bl	8001644 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  //PWM timer
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80013bc:	2100      	movs	r1, #0
 80013be:	482f      	ldr	r0, [pc, #188]	; (800147c <main+0xe0>)
 80013c0:	f004 fc0e 	bl	8005be0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80013c4:	2108      	movs	r1, #8
 80013c6:	482d      	ldr	r0, [pc, #180]	; (800147c <main+0xe0>)
 80013c8:	f004 fc0a 	bl	8005be0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80013cc:	210c      	movs	r1, #12
 80013ce:	482b      	ldr	r0, [pc, #172]	; (800147c <main+0xe0>)
 80013d0:	f004 fc06 	bl	8005be0 <HAL_TIM_PWM_Start>

  HAL_ADC_Start_IT(&hadc1);
 80013d4:	482a      	ldr	r0, [pc, #168]	; (8001480 <main+0xe4>)
 80013d6:	f000 fff9 	bl	80023cc <HAL_ADC_Start_IT>
  HAL_ADC_Start_IT(&hadc2);
 80013da:	482a      	ldr	r0, [pc, #168]	; (8001484 <main+0xe8>)
 80013dc:	f000 fff6 	bl	80023cc <HAL_ADC_Start_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80013e0:	f005 fb58 	bl	8006a94 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of TempDataMutex */
  TempDataMutexHandle = osMutexNew(&TempDataMutex_attributes);
 80013e4:	4828      	ldr	r0, [pc, #160]	; (8001488 <main+0xec>)
 80013e6:	f005 fd1b 	bl	8006e20 <osMutexNew>
 80013ea:	4603      	mov	r3, r0
 80013ec:	4a27      	ldr	r2, [pc, #156]	; (800148c <main+0xf0>)
 80013ee:	6013      	str	r3, [r2, #0]

  /* creation of HumDataMutex */
  HumDataMutexHandle = osMutexNew(&HumDataMutex_attributes);
 80013f0:	4827      	ldr	r0, [pc, #156]	; (8001490 <main+0xf4>)
 80013f2:	f005 fd15 	bl	8006e20 <osMutexNew>
 80013f6:	4603      	mov	r3, r0
 80013f8:	4a26      	ldr	r2, [pc, #152]	; (8001494 <main+0xf8>)
 80013fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
  osMutexRelease (TempDataMutexHandle);
 80013fc:	4b23      	ldr	r3, [pc, #140]	; (800148c <main+0xf0>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f005 fdde 	bl	8006fc2 <osMutexRelease>
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of THSensorReadySem */
  THSensorReadySemHandle = osSemaphoreNew(1, 0, &THSensorReadySem_attributes);
 8001406:	4a24      	ldr	r2, [pc, #144]	; (8001498 <main+0xfc>)
 8001408:	2100      	movs	r1, #0
 800140a:	2001      	movs	r0, #1
 800140c:	f005 fe16 	bl	800703c <osSemaphoreNew>
 8001410:	4603      	mov	r3, r0
 8001412:	4a22      	ldr	r2, [pc, #136]	; (800149c <main+0x100>)
 8001414:	6013      	str	r3, [r2, #0]

  /* creation of IrSensorReadySem */
  IrSensorReadySemHandle = osSemaphoreNew(1, 0, &IrSensorReadySem_attributes);
 8001416:	4a22      	ldr	r2, [pc, #136]	; (80014a0 <main+0x104>)
 8001418:	2100      	movs	r1, #0
 800141a:	2001      	movs	r0, #1
 800141c:	f005 fe0e 	bl	800703c <osSemaphoreNew>
 8001420:	4603      	mov	r3, r0
 8001422:	4a20      	ldr	r2, [pc, #128]	; (80014a4 <main+0x108>)
 8001424:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LCDTask */
  LCDTaskHandle = osThreadNew(StartLCDTask, NULL, &LCDTask_attributes);
 8001426:	4a20      	ldr	r2, [pc, #128]	; (80014a8 <main+0x10c>)
 8001428:	2100      	movs	r1, #0
 800142a:	4820      	ldr	r0, [pc, #128]	; (80014ac <main+0x110>)
 800142c:	f005 fb7c 	bl	8006b28 <osThreadNew>
 8001430:	4603      	mov	r3, r0
 8001432:	4a1f      	ldr	r2, [pc, #124]	; (80014b0 <main+0x114>)
 8001434:	6013      	str	r3, [r2, #0]

  /* creation of TeHuSensorTask */
  TeHuSensorTaskHandle = osThreadNew(StartTeHuSensorTask, NULL, &TeHuSensorTask_attributes);
 8001436:	4a1f      	ldr	r2, [pc, #124]	; (80014b4 <main+0x118>)
 8001438:	2100      	movs	r1, #0
 800143a:	481f      	ldr	r0, [pc, #124]	; (80014b8 <main+0x11c>)
 800143c:	f005 fb74 	bl	8006b28 <osThreadNew>
 8001440:	4603      	mov	r3, r0
 8001442:	4a1e      	ldr	r2, [pc, #120]	; (80014bc <main+0x120>)
 8001444:	6013      	str	r3, [r2, #0]

  /* creation of LightSensorTask */
  LightSensorTaskHandle = osThreadNew(StartLightSensorTask, NULL, &LightSensorTask_attributes);
 8001446:	4a1e      	ldr	r2, [pc, #120]	; (80014c0 <main+0x124>)
 8001448:	2100      	movs	r1, #0
 800144a:	481e      	ldr	r0, [pc, #120]	; (80014c4 <main+0x128>)
 800144c:	f005 fb6c 	bl	8006b28 <osThreadNew>
 8001450:	4603      	mov	r3, r0
 8001452:	4a1d      	ldr	r2, [pc, #116]	; (80014c8 <main+0x12c>)
 8001454:	6013      	str	r3, [r2, #0]

  /* creation of IrSensorTask */
  IrSensorTaskHandle = osThreadNew(StartIrSensorTask, NULL, &IrSensorTask_attributes);
 8001456:	4a1d      	ldr	r2, [pc, #116]	; (80014cc <main+0x130>)
 8001458:	2100      	movs	r1, #0
 800145a:	481d      	ldr	r0, [pc, #116]	; (80014d0 <main+0x134>)
 800145c:	f005 fb64 	bl	8006b28 <osThreadNew>
 8001460:	4603      	mov	r3, r0
 8001462:	4a1c      	ldr	r2, [pc, #112]	; (80014d4 <main+0x138>)
 8001464:	6013      	str	r3, [r2, #0]

  /* creation of UsSensorTask */
  UsSensorTaskHandle = osThreadNew(StartUsSensorTask, NULL, &UsSensorTask_attributes);
 8001466:	4a1c      	ldr	r2, [pc, #112]	; (80014d8 <main+0x13c>)
 8001468:	2100      	movs	r1, #0
 800146a:	481c      	ldr	r0, [pc, #112]	; (80014dc <main+0x140>)
 800146c:	f005 fb5c 	bl	8006b28 <osThreadNew>
 8001470:	4603      	mov	r3, r0
 8001472:	4a1b      	ldr	r2, [pc, #108]	; (80014e0 <main+0x144>)
 8001474:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001476:	f005 fb31 	bl	8006adc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800147a:	e7fe      	b.n	800147a <main+0xde>
 800147c:	20000168 	.word	0x20000168
 8001480:	20000084 	.word	0x20000084
 8001484:	200000cc 	.word	0x200000cc
 8001488:	0800acb8 	.word	0x0800acb8
 800148c:	20000f0c 	.word	0x20000f0c
 8001490:	0800acc8 	.word	0x0800acc8
 8001494:	20000f60 	.word	0x20000f60
 8001498:	0800acd8 	.word	0x0800acd8
 800149c:	20000fb4 	.word	0x20000fb4
 80014a0:	0800ace8 	.word	0x0800ace8
 80014a4:	20001008 	.word	0x20001008
 80014a8:	0800ac04 	.word	0x0800ac04
 80014ac:	080019cd 	.word	0x080019cd
 80014b0:	200001b0 	.word	0x200001b0
 80014b4:	0800ac28 	.word	0x0800ac28
 80014b8:	08001a85 	.word	0x08001a85
 80014bc:	2000045c 	.word	0x2000045c
 80014c0:	0800ac4c 	.word	0x0800ac4c
 80014c4:	08001b09 	.word	0x08001b09
 80014c8:	20000708 	.word	0x20000708
 80014cc:	0800ac70 	.word	0x0800ac70
 80014d0:	08001bd1 	.word	0x08001bd1
 80014d4:	200009b4 	.word	0x200009b4
 80014d8:	0800ac94 	.word	0x0800ac94
 80014dc:	08001c2d 	.word	0x08001c2d
 80014e0:	20000c60 	.word	0x20000c60

080014e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b094      	sub	sp, #80	; 0x50
 80014e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ea:	f107 0320 	add.w	r3, r7, #32
 80014ee:	2230      	movs	r2, #48	; 0x30
 80014f0:	2100      	movs	r1, #0
 80014f2:	4618      	mov	r0, r3
 80014f4:	f009 fa2a 	bl	800a94c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014f8:	f107 030c 	add.w	r3, r7, #12
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	605a      	str	r2, [r3, #4]
 8001502:	609a      	str	r2, [r3, #8]
 8001504:	60da      	str	r2, [r3, #12]
 8001506:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001508:	2300      	movs	r3, #0
 800150a:	60bb      	str	r3, [r7, #8]
 800150c:	4b22      	ldr	r3, [pc, #136]	; (8001598 <SystemClock_Config+0xb4>)
 800150e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001510:	4a21      	ldr	r2, [pc, #132]	; (8001598 <SystemClock_Config+0xb4>)
 8001512:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001516:	6413      	str	r3, [r2, #64]	; 0x40
 8001518:	4b1f      	ldr	r3, [pc, #124]	; (8001598 <SystemClock_Config+0xb4>)
 800151a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001520:	60bb      	str	r3, [r7, #8]
 8001522:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001524:	2300      	movs	r3, #0
 8001526:	607b      	str	r3, [r7, #4]
 8001528:	4b1c      	ldr	r3, [pc, #112]	; (800159c <SystemClock_Config+0xb8>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a1b      	ldr	r2, [pc, #108]	; (800159c <SystemClock_Config+0xb8>)
 800152e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001532:	6013      	str	r3, [r2, #0]
 8001534:	4b19      	ldr	r3, [pc, #100]	; (800159c <SystemClock_Config+0xb8>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001540:	2302      	movs	r3, #2
 8001542:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001544:	2301      	movs	r3, #1
 8001546:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001548:	2310      	movs	r3, #16
 800154a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800154c:	2300      	movs	r3, #0
 800154e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001550:	f107 0320 	add.w	r3, r7, #32
 8001554:	4618      	mov	r0, r3
 8001556:	f003 fd9f 	bl	8005098 <HAL_RCC_OscConfig>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001560:	f000 fb7e 	bl	8001c60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001564:	230f      	movs	r3, #15
 8001566:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001568:	2300      	movs	r3, #0
 800156a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001570:	2300      	movs	r3, #0
 8001572:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001578:	f107 030c 	add.w	r3, r7, #12
 800157c:	2100      	movs	r1, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f004 f802 	bl	8005588 <HAL_RCC_ClockConfig>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800158a:	f000 fb69 	bl	8001c60 <Error_Handler>
  }
}
 800158e:	bf00      	nop
 8001590:	3750      	adds	r7, #80	; 0x50
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40023800 	.word	0x40023800
 800159c:	40007000 	.word	0x40007000

080015a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015a6:	463b      	mov	r3, r7
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015b2:	4b21      	ldr	r3, [pc, #132]	; (8001638 <MX_ADC1_Init+0x98>)
 80015b4:	4a21      	ldr	r2, [pc, #132]	; (800163c <MX_ADC1_Init+0x9c>)
 80015b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80015b8:	4b1f      	ldr	r3, [pc, #124]	; (8001638 <MX_ADC1_Init+0x98>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015be:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <MX_ADC1_Init+0x98>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015c4:	4b1c      	ldr	r3, [pc, #112]	; (8001638 <MX_ADC1_Init+0x98>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015ca:	4b1b      	ldr	r3, [pc, #108]	; (8001638 <MX_ADC1_Init+0x98>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015d0:	4b19      	ldr	r3, [pc, #100]	; (8001638 <MX_ADC1_Init+0x98>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015d8:	4b17      	ldr	r3, [pc, #92]	; (8001638 <MX_ADC1_Init+0x98>)
 80015da:	2200      	movs	r2, #0
 80015dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015de:	4b16      	ldr	r3, [pc, #88]	; (8001638 <MX_ADC1_Init+0x98>)
 80015e0:	4a17      	ldr	r2, [pc, #92]	; (8001640 <MX_ADC1_Init+0xa0>)
 80015e2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015e4:	4b14      	ldr	r3, [pc, #80]	; (8001638 <MX_ADC1_Init+0x98>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015ea:	4b13      	ldr	r3, [pc, #76]	; (8001638 <MX_ADC1_Init+0x98>)
 80015ec:	2201      	movs	r2, #1
 80015ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015f0:	4b11      	ldr	r3, [pc, #68]	; (8001638 <MX_ADC1_Init+0x98>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015f8:	4b0f      	ldr	r3, [pc, #60]	; (8001638 <MX_ADC1_Init+0x98>)
 80015fa:	2201      	movs	r2, #1
 80015fc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015fe:	480e      	ldr	r0, [pc, #56]	; (8001638 <MX_ADC1_Init+0x98>)
 8001600:	f000 fea0 	bl	8002344 <HAL_ADC_Init>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800160a:	f000 fb29 	bl	8001c60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800160e:	2303      	movs	r3, #3
 8001610:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001612:	2301      	movs	r3, #1
 8001614:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001616:	2307      	movs	r3, #7
 8001618:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800161a:	463b      	mov	r3, r7
 800161c:	4619      	mov	r1, r3
 800161e:	4806      	ldr	r0, [pc, #24]	; (8001638 <MX_ADC1_Init+0x98>)
 8001620:	f001 f8e4 	bl	80027ec <HAL_ADC_ConfigChannel>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800162a:	f000 fb19 	bl	8001c60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800162e:	bf00      	nop
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000084 	.word	0x20000084
 800163c:	40012000 	.word	0x40012000
 8001640:	0f000001 	.word	0x0f000001

08001644 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800164a:	463b      	mov	r3, r7
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001656:	4b21      	ldr	r3, [pc, #132]	; (80016dc <MX_ADC2_Init+0x98>)
 8001658:	4a21      	ldr	r2, [pc, #132]	; (80016e0 <MX_ADC2_Init+0x9c>)
 800165a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800165c:	4b1f      	ldr	r3, [pc, #124]	; (80016dc <MX_ADC2_Init+0x98>)
 800165e:	2200      	movs	r2, #0
 8001660:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001662:	4b1e      	ldr	r3, [pc, #120]	; (80016dc <MX_ADC2_Init+0x98>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001668:	4b1c      	ldr	r3, [pc, #112]	; (80016dc <MX_ADC2_Init+0x98>)
 800166a:	2200      	movs	r2, #0
 800166c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800166e:	4b1b      	ldr	r3, [pc, #108]	; (80016dc <MX_ADC2_Init+0x98>)
 8001670:	2200      	movs	r2, #0
 8001672:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001674:	4b19      	ldr	r3, [pc, #100]	; (80016dc <MX_ADC2_Init+0x98>)
 8001676:	2200      	movs	r2, #0
 8001678:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800167c:	4b17      	ldr	r3, [pc, #92]	; (80016dc <MX_ADC2_Init+0x98>)
 800167e:	2200      	movs	r2, #0
 8001680:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001682:	4b16      	ldr	r3, [pc, #88]	; (80016dc <MX_ADC2_Init+0x98>)
 8001684:	4a17      	ldr	r2, [pc, #92]	; (80016e4 <MX_ADC2_Init+0xa0>)
 8001686:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001688:	4b14      	ldr	r3, [pc, #80]	; (80016dc <MX_ADC2_Init+0x98>)
 800168a:	2200      	movs	r2, #0
 800168c:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800168e:	4b13      	ldr	r3, [pc, #76]	; (80016dc <MX_ADC2_Init+0x98>)
 8001690:	2201      	movs	r2, #1
 8001692:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001694:	4b11      	ldr	r3, [pc, #68]	; (80016dc <MX_ADC2_Init+0x98>)
 8001696:	2200      	movs	r2, #0
 8001698:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800169c:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <MX_ADC2_Init+0x98>)
 800169e:	2201      	movs	r2, #1
 80016a0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80016a2:	480e      	ldr	r0, [pc, #56]	; (80016dc <MX_ADC2_Init+0x98>)
 80016a4:	f000 fe4e 	bl	8002344 <HAL_ADC_Init>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80016ae:	f000 fad7 	bl	8001c60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016b6:	2301      	movs	r3, #1
 80016b8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80016ba:	2307      	movs	r3, #7
 80016bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80016be:	463b      	mov	r3, r7
 80016c0:	4619      	mov	r1, r3
 80016c2:	4806      	ldr	r0, [pc, #24]	; (80016dc <MX_ADC2_Init+0x98>)
 80016c4:	f001 f892 	bl	80027ec <HAL_ADC_ConfigChannel>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80016ce:	f000 fac7 	bl	8001c60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80016d2:	bf00      	nop
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	200000cc 	.word	0x200000cc
 80016e0:	40012100 	.word	0x40012100
 80016e4:	0f000001 	.word	0x0f000001

080016e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <MX_I2C1_Init+0x50>)
 80016ee:	4a13      	ldr	r2, [pc, #76]	; (800173c <MX_I2C1_Init+0x54>)
 80016f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016f2:	4b11      	ldr	r3, [pc, #68]	; (8001738 <MX_I2C1_Init+0x50>)
 80016f4:	4a12      	ldr	r2, [pc, #72]	; (8001740 <MX_I2C1_Init+0x58>)
 80016f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016f8:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <MX_I2C1_Init+0x50>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016fe:	4b0e      	ldr	r3, [pc, #56]	; (8001738 <MX_I2C1_Init+0x50>)
 8001700:	2200      	movs	r2, #0
 8001702:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001704:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <MX_I2C1_Init+0x50>)
 8001706:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800170a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800170c:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <MX_I2C1_Init+0x50>)
 800170e:	2200      	movs	r2, #0
 8001710:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001712:	4b09      	ldr	r3, [pc, #36]	; (8001738 <MX_I2C1_Init+0x50>)
 8001714:	2200      	movs	r2, #0
 8001716:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001718:	4b07      	ldr	r3, [pc, #28]	; (8001738 <MX_I2C1_Init+0x50>)
 800171a:	2200      	movs	r2, #0
 800171c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800171e:	4b06      	ldr	r3, [pc, #24]	; (8001738 <MX_I2C1_Init+0x50>)
 8001720:	2200      	movs	r2, #0
 8001722:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001724:	4804      	ldr	r0, [pc, #16]	; (8001738 <MX_I2C1_Init+0x50>)
 8001726:	f001 fd51 	bl	80031cc <HAL_I2C_Init>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001730:	f000 fa96 	bl	8001c60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001734:	bf00      	nop
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20000114 	.word	0x20000114
 800173c:	40005400 	.word	0x40005400
 8001740:	000186a0 	.word	0x000186a0

08001744 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08e      	sub	sp, #56	; 0x38
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800174a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001758:	f107 0320 	add.w	r3, r7, #32
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001762:	1d3b      	adds	r3, r7, #4
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
 800176e:	611a      	str	r2, [r3, #16]
 8001770:	615a      	str	r2, [r3, #20]
 8001772:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001774:	4b37      	ldr	r3, [pc, #220]	; (8001854 <MX_TIM4_Init+0x110>)
 8001776:	4a38      	ldr	r2, [pc, #224]	; (8001858 <MX_TIM4_Init+0x114>)
 8001778:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 160;
 800177a:	4b36      	ldr	r3, [pc, #216]	; (8001854 <MX_TIM4_Init+0x110>)
 800177c:	22a0      	movs	r2, #160	; 0xa0
 800177e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001780:	4b34      	ldr	r3, [pc, #208]	; (8001854 <MX_TIM4_Init+0x110>)
 8001782:	2210      	movs	r2, #16
 8001784:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8001786:	4b33      	ldr	r3, [pc, #204]	; (8001854 <MX_TIM4_Init+0x110>)
 8001788:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800178c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800178e:	4b31      	ldr	r3, [pc, #196]	; (8001854 <MX_TIM4_Init+0x110>)
 8001790:	2200      	movs	r2, #0
 8001792:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001794:	4b2f      	ldr	r3, [pc, #188]	; (8001854 <MX_TIM4_Init+0x110>)
 8001796:	2200      	movs	r2, #0
 8001798:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800179a:	482e      	ldr	r0, [pc, #184]	; (8001854 <MX_TIM4_Init+0x110>)
 800179c:	f004 f906 	bl	80059ac <HAL_TIM_Base_Init>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80017a6:	f000 fa5b 	bl	8001c60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ae:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80017b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017b4:	4619      	mov	r1, r3
 80017b6:	4827      	ldr	r0, [pc, #156]	; (8001854 <MX_TIM4_Init+0x110>)
 80017b8:	f004 fc8c 	bl	80060d4 <HAL_TIM_ConfigClockSource>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80017c2:	f000 fa4d 	bl	8001c60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80017c6:	4823      	ldr	r0, [pc, #140]	; (8001854 <MX_TIM4_Init+0x110>)
 80017c8:	f004 f9b0 	bl	8005b2c <HAL_TIM_PWM_Init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80017d2:	f000 fa45 	bl	8001c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017d6:	2300      	movs	r3, #0
 80017d8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017da:	2300      	movs	r3, #0
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017de:	f107 0320 	add.w	r3, r7, #32
 80017e2:	4619      	mov	r1, r3
 80017e4:	481b      	ldr	r0, [pc, #108]	; (8001854 <MX_TIM4_Init+0x110>)
 80017e6:	f005 f881 	bl	80068ec <HAL_TIMEx_MasterConfigSynchronization>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80017f0:	f000 fa36 	bl	8001c60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017f4:	2360      	movs	r3, #96	; 0x60
 80017f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	2200      	movs	r2, #0
 8001808:	4619      	mov	r1, r3
 800180a:	4812      	ldr	r0, [pc, #72]	; (8001854 <MX_TIM4_Init+0x110>)
 800180c:	f004 fba0 	bl	8005f50 <HAL_TIM_PWM_ConfigChannel>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001816:	f000 fa23 	bl	8001c60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800181a:	1d3b      	adds	r3, r7, #4
 800181c:	2208      	movs	r2, #8
 800181e:	4619      	mov	r1, r3
 8001820:	480c      	ldr	r0, [pc, #48]	; (8001854 <MX_TIM4_Init+0x110>)
 8001822:	f004 fb95 	bl	8005f50 <HAL_TIM_PWM_ConfigChannel>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 800182c:	f000 fa18 	bl	8001c60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001830:	1d3b      	adds	r3, r7, #4
 8001832:	220c      	movs	r2, #12
 8001834:	4619      	mov	r1, r3
 8001836:	4807      	ldr	r0, [pc, #28]	; (8001854 <MX_TIM4_Init+0x110>)
 8001838:	f004 fb8a 	bl	8005f50 <HAL_TIM_PWM_ConfigChannel>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8001842:	f000 fa0d 	bl	8001c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001846:	4803      	ldr	r0, [pc, #12]	; (8001854 <MX_TIM4_Init+0x110>)
 8001848:	f000 fc06 	bl	8002058 <HAL_TIM_MspPostInit>

}
 800184c:	bf00      	nop
 800184e:	3738      	adds	r7, #56	; 0x38
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	20000168 	.word	0x20000168
 8001858:	40000800 	.word	0x40000800

0800185c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08a      	sub	sp, #40	; 0x28
 8001860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001862:	f107 0314 	add.w	r3, r7, #20
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
 8001870:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
 8001876:	4b32      	ldr	r3, [pc, #200]	; (8001940 <MX_GPIO_Init+0xe4>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	4a31      	ldr	r2, [pc, #196]	; (8001940 <MX_GPIO_Init+0xe4>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6313      	str	r3, [r2, #48]	; 0x30
 8001882:	4b2f      	ldr	r3, [pc, #188]	; (8001940 <MX_GPIO_Init+0xe4>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	613b      	str	r3, [r7, #16]
 800188c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	4b2b      	ldr	r3, [pc, #172]	; (8001940 <MX_GPIO_Init+0xe4>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	4a2a      	ldr	r2, [pc, #168]	; (8001940 <MX_GPIO_Init+0xe4>)
 8001898:	f043 0310 	orr.w	r3, r3, #16
 800189c:	6313      	str	r3, [r2, #48]	; 0x30
 800189e:	4b28      	ldr	r3, [pc, #160]	; (8001940 <MX_GPIO_Init+0xe4>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	f003 0310 	and.w	r3, r3, #16
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	60bb      	str	r3, [r7, #8]
 80018ae:	4b24      	ldr	r3, [pc, #144]	; (8001940 <MX_GPIO_Init+0xe4>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	4a23      	ldr	r2, [pc, #140]	; (8001940 <MX_GPIO_Init+0xe4>)
 80018b4:	f043 0308 	orr.w	r3, r3, #8
 80018b8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ba:	4b21      	ldr	r3, [pc, #132]	; (8001940 <MX_GPIO_Init+0xe4>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	f003 0308 	and.w	r3, r3, #8
 80018c2:	60bb      	str	r3, [r7, #8]
 80018c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	607b      	str	r3, [r7, #4]
 80018ca:	4b1d      	ldr	r3, [pc, #116]	; (8001940 <MX_GPIO_Init+0xe4>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	4a1c      	ldr	r2, [pc, #112]	; (8001940 <MX_GPIO_Init+0xe4>)
 80018d0:	f043 0302 	orr.w	r3, r3, #2
 80018d4:	6313      	str	r3, [r2, #48]	; 0x30
 80018d6:	4b1a      	ldr	r3, [pc, #104]	; (8001940 <MX_GPIO_Init+0xe4>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	607b      	str	r3, [r7, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin|LCD_D4_Pin
 80018e2:	2200      	movs	r2, #0
 80018e4:	f64f 4180 	movw	r1, #64640	; 0xfc80
 80018e8:	4816      	ldr	r0, [pc, #88]	; (8001944 <MX_GPIO_Init+0xe8>)
 80018ea:	f001 fc55 	bl	8003198 <HAL_GPIO_WritePin>
                          |LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80018ee:	2200      	movs	r2, #0
 80018f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018f4:	4814      	ldr	r0, [pc, #80]	; (8001948 <MX_GPIO_Init+0xec>)
 80018f6:	f001 fc4f 	bl	8003198 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_RS_Pin LCD_RW_Pin LCD_E_Pin LCD_D4_Pin
                           LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin|LCD_D4_Pin
 80018fa:	f64f 4380 	movw	r3, #64640	; 0xfc80
 80018fe:	617b      	str	r3, [r7, #20]
                          |LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001900:	2301      	movs	r3, #1
 8001902:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001908:	2300      	movs	r3, #0
 800190a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	4619      	mov	r1, r3
 8001912:	480c      	ldr	r0, [pc, #48]	; (8001944 <MX_GPIO_Init+0xe8>)
 8001914:	f001 faa4 	bl	8002e60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001918:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800191c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191e:	2301      	movs	r3, #1
 8001920:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001926:	2300      	movs	r3, #0
 8001928:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	4619      	mov	r1, r3
 8001930:	4805      	ldr	r0, [pc, #20]	; (8001948 <MX_GPIO_Init+0xec>)
 8001932:	f001 fa95 	bl	8002e60 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001936:	bf00      	nop
 8001938:	3728      	adds	r7, #40	; 0x28
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40023800 	.word	0x40023800
 8001944:	40021000 	.word	0x40021000
 8001948:	40020c00 	.word	0x40020c00

0800194c <HAL_ADC_ConvCpltCallback>:
/* USER CODE BEGIN 4 */

// Interrupt callbacks

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) {
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a0b      	ldr	r2, [pc, #44]	; (8001988 <HAL_ADC_ConvCpltCallback+0x3c>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d106      	bne.n	800196c <HAL_ADC_ConvCpltCallback+0x20>

	  osThreadFlagsSet(LightSensorTaskHandle, 0x00000001U);
 800195e:	4b0b      	ldr	r3, [pc, #44]	; (800198c <HAL_ADC_ConvCpltCallback+0x40>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	2101      	movs	r1, #1
 8001964:	4618      	mov	r0, r3
 8001966:	f005 f971 	bl	8006c4c <osThreadFlagsSet>
  }


  else if (hadc->Instance == ADC2)
	  osSemaphoreRelease(IrSensorReadySemHandle);
}
 800196a:	e009      	b.n	8001980 <HAL_ADC_ConvCpltCallback+0x34>
  else if (hadc->Instance == ADC2)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a07      	ldr	r2, [pc, #28]	; (8001990 <HAL_ADC_ConvCpltCallback+0x44>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d104      	bne.n	8001980 <HAL_ADC_ConvCpltCallback+0x34>
	  osSemaphoreRelease(IrSensorReadySemHandle);
 8001976:	4b07      	ldr	r3, [pc, #28]	; (8001994 <HAL_ADC_ConvCpltCallback+0x48>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f005 fc3a 	bl	80071f4 <osSemaphoreRelease>
}
 8001980:	bf00      	nop
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40012000 	.word	0x40012000
 800198c:	20000708 	.word	0x20000708
 8001990:	40012100 	.word	0x40012100
 8001994:	20001008 	.word	0x20001008

08001998 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback (I2C_HandleTypeDef * hi2c)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
	SHT2x_RecieveRaw();
 80019a0:	f000 f98a 	bl	8001cb8 <SHT2x_RecieveRaw>
}
 80019a4:	bf00      	nop
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback (I2C_HandleTypeDef * hi2c)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
	osSemaphoreRelease(THSensorReadySemHandle);
 80019b4:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <HAL_I2C_MasterRxCpltCallback+0x1c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f005 fc1b 	bl	80071f4 <osSemaphoreRelease>
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20000fb4 	.word	0x20000fb4

080019cc <StartLCDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartLCDTask */
void StartLCDTask(void *argument)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  lcdInit();
 80019d4:	f7ff fcba 	bl	800134c <lcdInit>
  // load degree symbol
  lcdLoadChar(deg_sym,6);
 80019d8:	2106      	movs	r1, #6
 80019da:	4823      	ldr	r0, [pc, #140]	; (8001a68 <StartLCDTask+0x9c>)
 80019dc:	f7ff fbad 	bl	800113a <lcdLoadChar>

  lcdPuts("Temp:        ");
 80019e0:	4822      	ldr	r0, [pc, #136]	; (8001a6c <StartLCDTask+0xa0>)
 80019e2:	f7ff fb73 	bl	80010cc <lcdPuts>
  lcdPutc(6);
 80019e6:	2006      	movs	r0, #6
 80019e8:	f7ff fb58 	bl	800109c <lcdPutc>
  lcdPuts("C\nHum :         %");
 80019ec:	4820      	ldr	r0, [pc, #128]	; (8001a70 <StartLCDTask+0xa4>)
 80019ee:	f7ff fb6d 	bl	80010cc <lcdPuts>

  /* Infinite loop */
  for(;;)
  {
      osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 80019f2:	f04f 32ff 	mov.w	r2, #4294967295
 80019f6:	2100      	movs	r1, #0
 80019f8:	2001      	movs	r0, #1
 80019fa:	f005 f975 	bl	8006ce8 <osThreadFlagsWait>
	  lcdGoto(1, 6);
 80019fe:	2106      	movs	r1, #6
 8001a00:	2001      	movs	r0, #1
 8001a02:	f7ff fae5 	bl	8000fd0 <lcdGoto>
	  osMutexAcquire (TempDataMutexHandle, osWaitForever);
 8001a06:	4b1b      	ldr	r3, [pc, #108]	; (8001a74 <StartLCDTask+0xa8>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f005 fa8c 	bl	8006f2c <osMutexAcquire>
	  lcdFtos(cel, 3);
 8001a14:	4b18      	ldr	r3, [pc, #96]	; (8001a78 <StartLCDTask+0xac>)
 8001a16:	edd3 7a00 	vldr	s15, [r3]
 8001a1a:	2003      	movs	r0, #3
 8001a1c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a20:	f7ff fc22 	bl	8001268 <lcdFtos>
	  osMutexRelease (TempDataMutexHandle);
 8001a24:	4b13      	ldr	r3, [pc, #76]	; (8001a74 <StartLCDTask+0xa8>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f005 faca 	bl	8006fc2 <osMutexRelease>
	  lcdGoto(2, 6);
 8001a2e:	2106      	movs	r1, #6
 8001a30:	2002      	movs	r0, #2
 8001a32:	f7ff facd 	bl	8000fd0 <lcdGoto>
	  osMutexAcquire (HumDataMutexHandle, osWaitForever);
 8001a36:	4b11      	ldr	r3, [pc, #68]	; (8001a7c <StartLCDTask+0xb0>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f005 fa74 	bl	8006f2c <osMutexAcquire>
	  lcdFtos(rh, 3);
 8001a44:	4b0e      	ldr	r3, [pc, #56]	; (8001a80 <StartLCDTask+0xb4>)
 8001a46:	edd3 7a00 	vldr	s15, [r3]
 8001a4a:	2003      	movs	r0, #3
 8001a4c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a50:	f7ff fc0a 	bl	8001268 <lcdFtos>
	  osMutexRelease (HumDataMutexHandle);
 8001a54:	4b09      	ldr	r3, [pc, #36]	; (8001a7c <StartLCDTask+0xb0>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f005 fab2 	bl	8006fc2 <osMutexRelease>
	  osDelay(500);
 8001a5e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a62:	f005 f9c2 	bl	8006dea <osDelay>
      osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 8001a66:	e7c4      	b.n	80019f2 <StartLCDTask+0x26>
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	0800abc8 	.word	0x0800abc8
 8001a70:	0800abd8 	.word	0x0800abd8
 8001a74:	20000f0c 	.word	0x20000f0c
 8001a78:	2000105c 	.word	0x2000105c
 8001a7c:	20000f60 	.word	0x20000f60
 8001a80:	20001060 	.word	0x20001060

08001a84 <StartTeHuSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTeHuSensorTask */
void StartTeHuSensorTask(void *argument)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTeHuSensorTask */
  /* Infinite loop */
  for(;;)
  {
	  SHT2x_RequestTemperature(1);
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	f000 f959 	bl	8001d44 <SHT2x_RequestTemperature>
	  //osSemaphoreAcquire (THSensorReadySemHandle,  osWaitForever);
	  osMutexAcquire (TempDataMutexHandle, osWaitForever);
 8001a92:	4b18      	ldr	r3, [pc, #96]	; (8001af4 <StartTeHuSensorTask+0x70>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f04f 31ff 	mov.w	r1, #4294967295
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f005 fa46 	bl	8006f2c <osMutexAcquire>
	  cel = SHT2x_GetTemperature();
 8001aa0:	f000 f91a 	bl	8001cd8 <SHT2x_GetTemperature>
 8001aa4:	eef0 7a40 	vmov.f32	s15, s0
 8001aa8:	4b13      	ldr	r3, [pc, #76]	; (8001af8 <StartTeHuSensorTask+0x74>)
 8001aaa:	edc3 7a00 	vstr	s15, [r3]
	  osMutexRelease (TempDataMutexHandle);
 8001aae:	4b11      	ldr	r3, [pc, #68]	; (8001af4 <StartTeHuSensorTask+0x70>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f005 fa85 	bl	8006fc2 <osMutexRelease>

	  SHT2x_RequestRelativeHumidity(1);
 8001ab8:	2001      	movs	r0, #1
 8001aba:	f000 f989 	bl	8001dd0 <SHT2x_RequestRelativeHumidity>
	  //osSemaphoreAcquire (THSensorReadySemHandle,  osWaitForever);
	  osMutexAcquire (HumDataMutexHandle, osWaitForever);
 8001abe:	4b0f      	ldr	r3, [pc, #60]	; (8001afc <StartTeHuSensorTask+0x78>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f005 fa30 	bl	8006f2c <osMutexAcquire>
	  rh = SHT2x_GetRelativeHumidity();
 8001acc:	f000 f94e 	bl	8001d6c <SHT2x_GetRelativeHumidity>
 8001ad0:	eef0 7a40 	vmov.f32	s15, s0
 8001ad4:	4b0a      	ldr	r3, [pc, #40]	; (8001b00 <StartTeHuSensorTask+0x7c>)
 8001ad6:	edc3 7a00 	vstr	s15, [r3]
	  osMutexRelease (HumDataMutexHandle);
 8001ada:	4b08      	ldr	r3, [pc, #32]	; (8001afc <StartTeHuSensorTask+0x78>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f005 fa6f 	bl	8006fc2 <osMutexRelease>

	  osThreadFlagsSet(LCDTaskHandle, 0x00000001U);
 8001ae4:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <StartTeHuSensorTask+0x80>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2101      	movs	r1, #1
 8001aea:	4618      	mov	r0, r3
 8001aec:	f005 f8ae 	bl	8006c4c <osThreadFlagsSet>
	  SHT2x_RequestTemperature(1);
 8001af0:	e7cc      	b.n	8001a8c <StartTeHuSensorTask+0x8>
 8001af2:	bf00      	nop
 8001af4:	20000f0c 	.word	0x20000f0c
 8001af8:	2000105c 	.word	0x2000105c
 8001afc:	20000f60 	.word	0x20000f60
 8001b00:	20001060 	.word	0x20001060
 8001b04:	200001b0 	.word	0x200001b0

08001b08 <StartLightSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLightSensorTask */
void StartLightSensorTask(void *argument)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b088      	sub	sp, #32
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLightSensorTask */
  uint32_t adcValue;
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 8001b10:	f04f 32ff 	mov.w	r2, #4294967295
 8001b14:	2100      	movs	r1, #0
 8001b16:	2001      	movs	r0, #1
 8001b18:	f005 f8e6 	bl	8006ce8 <osThreadFlagsWait>
	  //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
	  adcValue = HAL_ADC_GetValue(&hadc1);
 8001b1c:	4825      	ldr	r0, [pc, #148]	; (8001bb4 <StartLightSensorTask+0xac>)
 8001b1e:	f000 fe43 	bl	80027a8 <HAL_ADC_GetValue>
 8001b22:	61f8      	str	r0, [r7, #28]

	  float volts = adcValue * 5.0 / 4096.0;
 8001b24:	69f8      	ldr	r0, [r7, #28]
 8001b26:	f7fe fc95 	bl	8000454 <__aeabi_ui2d>
 8001b2a:	f04f 0200 	mov.w	r2, #0
 8001b2e:	4b22      	ldr	r3, [pc, #136]	; (8001bb8 <StartLightSensorTask+0xb0>)
 8001b30:	f7fe fd0a 	bl	8000548 <__aeabi_dmul>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	4610      	mov	r0, r2
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	f04f 0200 	mov.w	r2, #0
 8001b40:	4b1e      	ldr	r3, [pc, #120]	; (8001bbc <StartLightSensorTask+0xb4>)
 8001b42:	f7fe fe2b 	bl	800079c <__aeabi_ddiv>
 8001b46:	4602      	mov	r2, r0
 8001b48:	460b      	mov	r3, r1
 8001b4a:	4610      	mov	r0, r2
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	f7fe ff0d 	bl	800096c <__aeabi_d2f>
 8001b52:	4603      	mov	r3, r0
 8001b54:	61bb      	str	r3, [r7, #24]
	  float amps = volts / 10000.0;  // across 10,000 Ohms
 8001b56:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b5a:	eddf 6a19 	vldr	s13, [pc, #100]	; 8001bc0 <StartLightSensorTask+0xb8>
 8001b5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b62:	edc7 7a05 	vstr	s15, [r7, #20]
	  float microamps = amps * 1000000;
 8001b66:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b6a:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001bc4 <StartLightSensorTask+0xbc>
 8001b6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b72:	edc7 7a04 	vstr	s15, [r7, #16]
	  float lux = microamps * 2.0;
 8001b76:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b7a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b7e:	edc7 7a03 	vstr	s15, [r7, #12]

	  uint32_t dutyCycle = 1000 - lux;
 8001b82:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001bc8 <StartLightSensorTask+0xc0>
 8001b86:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b92:	ee17 3a90 	vmov	r3, s15
 8001b96:	60bb      	str	r3, [r7, #8]

	  TIM4->CCR1=dutyCycle;
 8001b98:	4a0c      	ldr	r2, [pc, #48]	; (8001bcc <StartLightSensorTask+0xc4>)
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	6353      	str	r3, [r2, #52]	; 0x34
	  TIM4->CCR3=dutyCycle;
 8001b9e:	4a0b      	ldr	r2, [pc, #44]	; (8001bcc <StartLightSensorTask+0xc4>)
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	63d3      	str	r3, [r2, #60]	; 0x3c
	  TIM4->CCR4=dutyCycle;
 8001ba4:	4a09      	ldr	r2, [pc, #36]	; (8001bcc <StartLightSensorTask+0xc4>)
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	6413      	str	r3, [r2, #64]	; 0x40

	  HAL_ADC_Start_IT(&hadc1);
 8001baa:	4802      	ldr	r0, [pc, #8]	; (8001bb4 <StartLightSensorTask+0xac>)
 8001bac:	f000 fc0e 	bl	80023cc <HAL_ADC_Start_IT>
  {
 8001bb0:	e7ae      	b.n	8001b10 <StartLightSensorTask+0x8>
 8001bb2:	bf00      	nop
 8001bb4:	20000084 	.word	0x20000084
 8001bb8:	40140000 	.word	0x40140000
 8001bbc:	40b00000 	.word	0x40b00000
 8001bc0:	461c4000 	.word	0x461c4000
 8001bc4:	49742400 	.word	0x49742400
 8001bc8:	447a0000 	.word	0x447a0000
 8001bcc:	40000800 	.word	0x40000800

08001bd0 <StartIrSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIrSensorTask */
void StartIrSensorTask(void *argument)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIrSensorTask */
  uint32_t adcValue;
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire (IrSensorReadySemHandle,  osWaitForever);
 8001bd8:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <StartIrSensorTask+0x50>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001be0:	4618      	mov	r0, r3
 8001be2:	f005 fab5 	bl	8007150 <osSemaphoreAcquire>
	  adcValue = HAL_ADC_GetValue(&hadc2);
 8001be6:	480f      	ldr	r0, [pc, #60]	; (8001c24 <StartIrSensorTask+0x54>)
 8001be8:	f000 fdde 	bl	80027a8 <HAL_ADC_GetValue>
 8001bec:	60f8      	str	r0, [r7, #12]

	  if (adcValue < 2048)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001bf4:	d206      	bcs.n	8001c04 <StartIrSensorTask+0x34>
		{
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bfc:	480a      	ldr	r0, [pc, #40]	; (8001c28 <StartIrSensorTask+0x58>)
 8001bfe:	f001 facb 	bl	8003198 <HAL_GPIO_WritePin>
 8001c02:	e009      	b.n	8001c18 <StartIrSensorTask+0x48>

		}
		else if (adcValue >= 2048)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c0a:	d305      	bcc.n	8001c18 <StartIrSensorTask+0x48>
		{
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c12:	4805      	ldr	r0, [pc, #20]	; (8001c28 <StartIrSensorTask+0x58>)
 8001c14:	f001 fac0 	bl	8003198 <HAL_GPIO_WritePin>
		}
	  HAL_ADC_Start_IT(&hadc2);
 8001c18:	4802      	ldr	r0, [pc, #8]	; (8001c24 <StartIrSensorTask+0x54>)
 8001c1a:	f000 fbd7 	bl	80023cc <HAL_ADC_Start_IT>
	  osSemaphoreAcquire (IrSensorReadySemHandle,  osWaitForever);
 8001c1e:	e7db      	b.n	8001bd8 <StartIrSensorTask+0x8>
 8001c20:	20001008 	.word	0x20001008
 8001c24:	200000cc 	.word	0x200000cc
 8001c28:	40020c00 	.word	0x40020c00

08001c2c <StartUsSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUsSensorTask */
void StartUsSensorTask(void *argument)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUsSensorTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001c34:	2001      	movs	r0, #1
 8001c36:	f005 f8d8 	bl	8006dea <osDelay>
 8001c3a:	e7fb      	b.n	8001c34 <StartUsSensorTask+0x8>

08001c3c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a04      	ldr	r2, [pc, #16]	; (8001c5c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d101      	bne.n	8001c52 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c4e:	f000 fb59 	bl	8002304 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40010000 	.word	0x40010000

08001c60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c64:	b672      	cpsid	i
}
 8001c66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c68:	e7fe      	b.n	8001c68 <Error_Handler+0x8>
	...

08001c6c <SHT2x_GetRaw>:
/**
 * @brief Sends the designated command to sensor and read a 16-bit raw value.
 * @param cmd Command to send to sensor.
 * @return 16-bit raw value, 0 to 65535.
 */
uint16_t SHT2x_GetRaw() {
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
	return rawVal[0] << 8 | rawVal[1];
 8001c70:	4b07      	ldr	r3, [pc, #28]	; (8001c90 <SHT2x_GetRaw+0x24>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	021b      	lsls	r3, r3, #8
 8001c76:	b21a      	sxth	r2, r3
 8001c78:	4b05      	ldr	r3, [pc, #20]	; (8001c90 <SHT2x_GetRaw+0x24>)
 8001c7a:	785b      	ldrb	r3, [r3, #1]
 8001c7c:	b21b      	sxth	r3, r3
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	b21b      	sxth	r3, r3
 8001c82:	b29b      	uxth	r3, r3
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	20001068 	.word	0x20001068

08001c94 <SHT2x_RequestRaw>:

void SHT2x_RequestRaw(uint8_t cmd) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit_IT(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1);
 8001c9e:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <SHT2x_RequestRaw+0x20>)
 8001ca0:	6818      	ldr	r0, [r3, #0]
 8001ca2:	1dfa      	adds	r2, r7, #7
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	2180      	movs	r1, #128	; 0x80
 8001ca8:	f001 fbea 	bl	8003480 <HAL_I2C_Master_Transmit_IT>
}
 8001cac:	bf00      	nop
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20001064 	.word	0x20001064

08001cb8 <SHT2x_RecieveRaw>:

void SHT2x_RecieveRaw() {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
	HAL_I2C_Master_Receive_IT(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, rawVal, 3);
 8001cbc:	4b04      	ldr	r3, [pc, #16]	; (8001cd0 <SHT2x_RecieveRaw+0x18>)
 8001cbe:	6818      	ldr	r0, [r3, #0]
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	4a04      	ldr	r2, [pc, #16]	; (8001cd4 <SHT2x_RecieveRaw+0x1c>)
 8001cc4:	2180      	movs	r1, #128	; 0x80
 8001cc6:	f001 fc7d 	bl	80035c4 <HAL_I2C_Master_Receive_IT>
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20001064 	.word	0x20001064
 8001cd4:	20001068 	.word	0x20001068

08001cd8 <SHT2x_GetTemperature>:
/**
 * @brief Measures and gets the current temperature.
 * @param hold Holding mode, 0 for no hold master, 1 for hold master.
 * @return Floating point temperature value.
 */
float SHT2x_GetTemperature() {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
	return -46.85 + 175.72 * (SHT2x_GetRaw() / 65536.0);
 8001cdc:	f7ff ffc6 	bl	8001c6c <SHT2x_GetRaw>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7fe fbc6 	bl	8000474 <__aeabi_i2d>
 8001ce8:	f04f 0200 	mov.w	r2, #0
 8001cec:	4b14      	ldr	r3, [pc, #80]	; (8001d40 <SHT2x_GetTemperature+0x68>)
 8001cee:	f7fe fd55 	bl	800079c <__aeabi_ddiv>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	4610      	mov	r0, r2
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	a30d      	add	r3, pc, #52	; (adr r3, 8001d30 <SHT2x_GetTemperature+0x58>)
 8001cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d00:	f7fe fc22 	bl	8000548 <__aeabi_dmul>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4610      	mov	r0, r2
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	a30a      	add	r3, pc, #40	; (adr r3, 8001d38 <SHT2x_GetTemperature+0x60>)
 8001d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d12:	f7fe fa61 	bl	80001d8 <__aeabi_dsub>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	f7fe fe25 	bl	800096c <__aeabi_d2f>
 8001d22:	4603      	mov	r3, r0
 8001d24:	ee07 3a90 	vmov	s15, r3
}
 8001d28:	eeb0 0a67 	vmov.f32	s0, s15
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	3d70a3d7 	.word	0x3d70a3d7
 8001d34:	4065f70a 	.word	0x4065f70a
 8001d38:	cccccccd 	.word	0xcccccccd
 8001d3c:	40476ccc 	.word	0x40476ccc
 8001d40:	40f00000 	.word	0x40f00000

08001d44 <SHT2x_RequestTemperature>:

void SHT2x_RequestTemperature(uint8_t hold) {
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = (hold ? SHT2x_READ_TEMP_HOLD : SHT2x_READ_TEMP_NOHOLD);
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <SHT2x_RequestTemperature+0x14>
 8001d54:	23e3      	movs	r3, #227	; 0xe3
 8001d56:	e000      	b.n	8001d5a <SHT2x_RequestTemperature+0x16>
 8001d58:	23f3      	movs	r3, #243	; 0xf3
 8001d5a:	73fb      	strb	r3, [r7, #15]
	SHT2x_RequestRaw(cmd);
 8001d5c:	7bfb      	ldrb	r3, [r7, #15]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff ff98 	bl	8001c94 <SHT2x_RequestRaw>
}
 8001d64:	bf00      	nop
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <SHT2x_GetRelativeHumidity>:
/**
 * @brief Measures and gets the current relative humidity.
 * @param hold Holding mode, 0 for no hold master, 1 for hold master.
 * @return Floating point relative humidity value.
 */
float SHT2x_GetRelativeHumidity() {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
	return -6 + 125.00 * (SHT2x_GetRaw() / 65536.0);
 8001d70:	f7ff ff7c 	bl	8001c6c <SHT2x_GetRaw>
 8001d74:	4603      	mov	r3, r0
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7fe fb7c 	bl	8000474 <__aeabi_i2d>
 8001d7c:	f04f 0200 	mov.w	r2, #0
 8001d80:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <SHT2x_GetRelativeHumidity+0x58>)
 8001d82:	f7fe fd0b 	bl	800079c <__aeabi_ddiv>
 8001d86:	4602      	mov	r2, r0
 8001d88:	460b      	mov	r3, r1
 8001d8a:	4610      	mov	r0, r2
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <SHT2x_GetRelativeHumidity+0x5c>)
 8001d94:	f7fe fbd8 	bl	8000548 <__aeabi_dmul>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	4619      	mov	r1, r3
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <SHT2x_GetRelativeHumidity+0x60>)
 8001da6:	f7fe fa17 	bl	80001d8 <__aeabi_dsub>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4610      	mov	r0, r2
 8001db0:	4619      	mov	r1, r3
 8001db2:	f7fe fddb 	bl	800096c <__aeabi_d2f>
 8001db6:	4603      	mov	r3, r0
 8001db8:	ee07 3a90 	vmov	s15, r3
}
 8001dbc:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40f00000 	.word	0x40f00000
 8001dc8:	405f4000 	.word	0x405f4000
 8001dcc:	40180000 	.word	0x40180000

08001dd0 <SHT2x_RequestRelativeHumidity>:

void SHT2x_RequestRelativeHumidity(uint8_t hold) {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = (hold ? SHT2x_READ_RH_HOLD : SHT2x_READ_RH_NOHOLD);
 8001dda:	79fb      	ldrb	r3, [r7, #7]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <SHT2x_RequestRelativeHumidity+0x14>
 8001de0:	23e5      	movs	r3, #229	; 0xe5
 8001de2:	e000      	b.n	8001de6 <SHT2x_RequestRelativeHumidity+0x16>
 8001de4:	23f5      	movs	r3, #245	; 0xf5
 8001de6:	73fb      	strb	r3, [r7, #15]
	SHT2x_RequestRaw(cmd);
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff ff52 	bl	8001c94 <SHT2x_RequestRaw>
}
 8001df0:	bf00      	nop
 8001df2:	3710      	adds	r7, #16
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	607b      	str	r3, [r7, #4]
 8001e02:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <HAL_MspInit+0x54>)
 8001e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e06:	4a11      	ldr	r2, [pc, #68]	; (8001e4c <HAL_MspInit+0x54>)
 8001e08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e0e:	4b0f      	ldr	r3, [pc, #60]	; (8001e4c <HAL_MspInit+0x54>)
 8001e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e16:	607b      	str	r3, [r7, #4]
 8001e18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	603b      	str	r3, [r7, #0]
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	; (8001e4c <HAL_MspInit+0x54>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	4a0a      	ldr	r2, [pc, #40]	; (8001e4c <HAL_MspInit+0x54>)
 8001e24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e28:	6413      	str	r3, [r2, #64]	; 0x40
 8001e2a:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <HAL_MspInit+0x54>)
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e32:	603b      	str	r3, [r7, #0]
 8001e34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e36:	2200      	movs	r2, #0
 8001e38:	210f      	movs	r1, #15
 8001e3a:	f06f 0001 	mvn.w	r0, #1
 8001e3e:	f000 ffb5 	bl	8002dac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40023800 	.word	0x40023800

08001e50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b08c      	sub	sp, #48	; 0x30
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e58:	f107 031c 	add.w	r3, r7, #28
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a36      	ldr	r2, [pc, #216]	; (8001f48 <HAL_ADC_MspInit+0xf8>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d130      	bne.n	8001ed4 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	61bb      	str	r3, [r7, #24]
 8001e76:	4b35      	ldr	r3, [pc, #212]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7a:	4a34      	ldr	r2, [pc, #208]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001e7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e80:	6453      	str	r3, [r2, #68]	; 0x44
 8001e82:	4b32      	ldr	r3, [pc, #200]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e8a:	61bb      	str	r3, [r7, #24]
 8001e8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
 8001e92:	4b2e      	ldr	r3, [pc, #184]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	4a2d      	ldr	r2, [pc, #180]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9e:	4b2b      	ldr	r3, [pc, #172]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	617b      	str	r3, [r7, #20]
 8001ea8:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001eaa:	2308      	movs	r3, #8
 8001eac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb6:	f107 031c 	add.w	r3, r7, #28
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4824      	ldr	r0, [pc, #144]	; (8001f50 <HAL_ADC_MspInit+0x100>)
 8001ebe:	f000 ffcf 	bl	8002e60 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2105      	movs	r1, #5
 8001ec6:	2012      	movs	r0, #18
 8001ec8:	f000 ff70 	bl	8002dac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001ecc:	2012      	movs	r0, #18
 8001ece:	f000 ff89 	bl	8002de4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001ed2:	e034      	b.n	8001f3e <HAL_ADC_MspInit+0xee>
  else if(hadc->Instance==ADC2)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a1e      	ldr	r2, [pc, #120]	; (8001f54 <HAL_ADC_MspInit+0x104>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d12f      	bne.n	8001f3e <HAL_ADC_MspInit+0xee>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	613b      	str	r3, [r7, #16]
 8001ee2:	4b1a      	ldr	r3, [pc, #104]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee6:	4a19      	ldr	r2, [pc, #100]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001ee8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eec:	6453      	str	r3, [r2, #68]	; 0x44
 8001eee:	4b17      	ldr	r3, [pc, #92]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	4b13      	ldr	r3, [pc, #76]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	4a12      	ldr	r2, [pc, #72]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	6313      	str	r3, [r2, #48]	; 0x30
 8001f0a:	4b10      	ldr	r3, [pc, #64]	; (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f16:	2301      	movs	r3, #1
 8001f18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f22:	f107 031c 	add.w	r3, r7, #28
 8001f26:	4619      	mov	r1, r3
 8001f28:	4809      	ldr	r0, [pc, #36]	; (8001f50 <HAL_ADC_MspInit+0x100>)
 8001f2a:	f000 ff99 	bl	8002e60 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2105      	movs	r1, #5
 8001f32:	2012      	movs	r0, #18
 8001f34:	f000 ff3a 	bl	8002dac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001f38:	2012      	movs	r0, #18
 8001f3a:	f000 ff53 	bl	8002de4 <HAL_NVIC_EnableIRQ>
}
 8001f3e:	bf00      	nop
 8001f40:	3730      	adds	r7, #48	; 0x30
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40012000 	.word	0x40012000
 8001f4c:	40023800 	.word	0x40023800
 8001f50:	40020000 	.word	0x40020000
 8001f54:	40012100 	.word	0x40012100

08001f58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	; 0x28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a21      	ldr	r2, [pc, #132]	; (8001ffc <HAL_I2C_MspInit+0xa4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d13b      	bne.n	8001ff2 <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	4b20      	ldr	r3, [pc, #128]	; (8002000 <HAL_I2C_MspInit+0xa8>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	4a1f      	ldr	r2, [pc, #124]	; (8002000 <HAL_I2C_MspInit+0xa8>)
 8001f84:	f043 0302 	orr.w	r3, r3, #2
 8001f88:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8a:	4b1d      	ldr	r3, [pc, #116]	; (8002000 <HAL_I2C_MspInit+0xa8>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f96:	23c0      	movs	r3, #192	; 0xc0
 8001f98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f9a:	2312      	movs	r3, #18
 8001f9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fa6:	2304      	movs	r3, #4
 8001fa8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001faa:	f107 0314 	add.w	r3, r7, #20
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4814      	ldr	r0, [pc, #80]	; (8002004 <HAL_I2C_MspInit+0xac>)
 8001fb2:	f000 ff55 	bl	8002e60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	4b11      	ldr	r3, [pc, #68]	; (8002000 <HAL_I2C_MspInit+0xa8>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	4a10      	ldr	r2, [pc, #64]	; (8002000 <HAL_I2C_MspInit+0xa8>)
 8001fc0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fc6:	4b0e      	ldr	r3, [pc, #56]	; (8002000 <HAL_I2C_MspInit+0xa8>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2105      	movs	r1, #5
 8001fd6:	201f      	movs	r0, #31
 8001fd8:	f000 fee8 	bl	8002dac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001fdc:	201f      	movs	r0, #31
 8001fde:	f000 ff01 	bl	8002de4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	2105      	movs	r1, #5
 8001fe6:	2020      	movs	r0, #32
 8001fe8:	f000 fee0 	bl	8002dac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001fec:	2020      	movs	r0, #32
 8001fee:	f000 fef9 	bl	8002de4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ff2:	bf00      	nop
 8001ff4:	3728      	adds	r7, #40	; 0x28
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40005400 	.word	0x40005400
 8002000:	40023800 	.word	0x40023800
 8002004:	40020400 	.word	0x40020400

08002008 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a0e      	ldr	r2, [pc, #56]	; (8002050 <HAL_TIM_Base_MspInit+0x48>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d115      	bne.n	8002046 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
 800201e:	4b0d      	ldr	r3, [pc, #52]	; (8002054 <HAL_TIM_Base_MspInit+0x4c>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	4a0c      	ldr	r2, [pc, #48]	; (8002054 <HAL_TIM_Base_MspInit+0x4c>)
 8002024:	f043 0304 	orr.w	r3, r3, #4
 8002028:	6413      	str	r3, [r2, #64]	; 0x40
 800202a:	4b0a      	ldr	r3, [pc, #40]	; (8002054 <HAL_TIM_Base_MspInit+0x4c>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	f003 0304 	and.w	r3, r3, #4
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002036:	2200      	movs	r2, #0
 8002038:	2105      	movs	r1, #5
 800203a:	201e      	movs	r0, #30
 800203c:	f000 feb6 	bl	8002dac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002040:	201e      	movs	r0, #30
 8002042:	f000 fecf 	bl	8002de4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002046:	bf00      	nop
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40000800 	.word	0x40000800
 8002054:	40023800 	.word	0x40023800

08002058 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b088      	sub	sp, #32
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002060:	f107 030c 	add.w	r3, r7, #12
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a12      	ldr	r2, [pc, #72]	; (80020c0 <HAL_TIM_MspPostInit+0x68>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d11e      	bne.n	80020b8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	4b11      	ldr	r3, [pc, #68]	; (80020c4 <HAL_TIM_MspPostInit+0x6c>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	4a10      	ldr	r2, [pc, #64]	; (80020c4 <HAL_TIM_MspPostInit+0x6c>)
 8002084:	f043 0308 	orr.w	r3, r3, #8
 8002088:	6313      	str	r3, [r2, #48]	; 0x30
 800208a:	4b0e      	ldr	r3, [pc, #56]	; (80020c4 <HAL_TIM_MspPostInit+0x6c>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	60bb      	str	r3, [r7, #8]
 8002094:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8002096:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 800209a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a4:	2300      	movs	r3, #0
 80020a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80020a8:	2302      	movs	r3, #2
 80020aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020ac:	f107 030c 	add.w	r3, r7, #12
 80020b0:	4619      	mov	r1, r3
 80020b2:	4805      	ldr	r0, [pc, #20]	; (80020c8 <HAL_TIM_MspPostInit+0x70>)
 80020b4:	f000 fed4 	bl	8002e60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80020b8:	bf00      	nop
 80020ba:	3720      	adds	r7, #32
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40000800 	.word	0x40000800
 80020c4:	40023800 	.word	0x40023800
 80020c8:	40020c00 	.word	0x40020c00

080020cc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08c      	sub	sp, #48	; 0x30
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80020d4:	2300      	movs	r3, #0
 80020d6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80020d8:	2300      	movs	r3, #0
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80020dc:	2300      	movs	r3, #0
 80020de:	60bb      	str	r3, [r7, #8]
 80020e0:	4b2e      	ldr	r3, [pc, #184]	; (800219c <HAL_InitTick+0xd0>)
 80020e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e4:	4a2d      	ldr	r2, [pc, #180]	; (800219c <HAL_InitTick+0xd0>)
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	6453      	str	r3, [r2, #68]	; 0x44
 80020ec:	4b2b      	ldr	r3, [pc, #172]	; (800219c <HAL_InitTick+0xd0>)
 80020ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f0:	f003 0301 	and.w	r3, r3, #1
 80020f4:	60bb      	str	r3, [r7, #8]
 80020f6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020f8:	f107 020c 	add.w	r2, r7, #12
 80020fc:	f107 0310 	add.w	r3, r7, #16
 8002100:	4611      	mov	r1, r2
 8002102:	4618      	mov	r0, r3
 8002104:	f003 fc20 	bl	8005948 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002108:	f003 fc0a 	bl	8005920 <HAL_RCC_GetPCLK2Freq>
 800210c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800210e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002110:	4a23      	ldr	r2, [pc, #140]	; (80021a0 <HAL_InitTick+0xd4>)
 8002112:	fba2 2303 	umull	r2, r3, r2, r3
 8002116:	0c9b      	lsrs	r3, r3, #18
 8002118:	3b01      	subs	r3, #1
 800211a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800211c:	4b21      	ldr	r3, [pc, #132]	; (80021a4 <HAL_InitTick+0xd8>)
 800211e:	4a22      	ldr	r2, [pc, #136]	; (80021a8 <HAL_InitTick+0xdc>)
 8002120:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002122:	4b20      	ldr	r3, [pc, #128]	; (80021a4 <HAL_InitTick+0xd8>)
 8002124:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002128:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800212a:	4a1e      	ldr	r2, [pc, #120]	; (80021a4 <HAL_InitTick+0xd8>)
 800212c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002130:	4b1c      	ldr	r3, [pc, #112]	; (80021a4 <HAL_InitTick+0xd8>)
 8002132:	2200      	movs	r2, #0
 8002134:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002136:	4b1b      	ldr	r3, [pc, #108]	; (80021a4 <HAL_InitTick+0xd8>)
 8002138:	2200      	movs	r2, #0
 800213a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800213c:	4b19      	ldr	r3, [pc, #100]	; (80021a4 <HAL_InitTick+0xd8>)
 800213e:	2200      	movs	r2, #0
 8002140:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002142:	4818      	ldr	r0, [pc, #96]	; (80021a4 <HAL_InitTick+0xd8>)
 8002144:	f003 fc32 	bl	80059ac <HAL_TIM_Base_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800214e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002152:	2b00      	cmp	r3, #0
 8002154:	d11b      	bne.n	800218e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002156:	4813      	ldr	r0, [pc, #76]	; (80021a4 <HAL_InitTick+0xd8>)
 8002158:	f003 fc78 	bl	8005a4c <HAL_TIM_Base_Start_IT>
 800215c:	4603      	mov	r3, r0
 800215e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002162:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002166:	2b00      	cmp	r3, #0
 8002168:	d111      	bne.n	800218e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800216a:	2019      	movs	r0, #25
 800216c:	f000 fe3a 	bl	8002de4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b0f      	cmp	r3, #15
 8002174:	d808      	bhi.n	8002188 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002176:	2200      	movs	r2, #0
 8002178:	6879      	ldr	r1, [r7, #4]
 800217a:	2019      	movs	r0, #25
 800217c:	f000 fe16 	bl	8002dac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002180:	4a0a      	ldr	r2, [pc, #40]	; (80021ac <HAL_InitTick+0xe0>)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6013      	str	r3, [r2, #0]
 8002186:	e002      	b.n	800218e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800218e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002192:	4618      	mov	r0, r3
 8002194:	3730      	adds	r7, #48	; 0x30
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40023800 	.word	0x40023800
 80021a0:	431bde83 	.word	0x431bde83
 80021a4:	2000106c 	.word	0x2000106c
 80021a8:	40010000 	.word	0x40010000
 80021ac:	2000000c 	.word	0x2000000c

080021b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021b4:	e7fe      	b.n	80021b4 <NMI_Handler+0x4>

080021b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021b6:	b480      	push	{r7}
 80021b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021ba:	e7fe      	b.n	80021ba <HardFault_Handler+0x4>

080021bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021c0:	e7fe      	b.n	80021c0 <MemManage_Handler+0x4>

080021c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021c6:	e7fe      	b.n	80021c6 <BusFault_Handler+0x4>

080021c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021cc:	e7fe      	b.n	80021cc <UsageFault_Handler+0x4>

080021ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ce:	b480      	push	{r7}
 80021d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80021e0:	4803      	ldr	r0, [pc, #12]	; (80021f0 <ADC_IRQHandler+0x14>)
 80021e2:	f000 f9d1 	bl	8002588 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80021e6:	4803      	ldr	r0, [pc, #12]	; (80021f4 <ADC_IRQHandler+0x18>)
 80021e8:	f000 f9ce 	bl	8002588 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80021ec:	bf00      	nop
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	20000084 	.word	0x20000084
 80021f4:	200000cc 	.word	0x200000cc

080021f8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021fc:	4802      	ldr	r0, [pc, #8]	; (8002208 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80021fe:	f003 fdb7 	bl	8005d70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	2000106c 	.word	0x2000106c

0800220c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002210:	4802      	ldr	r0, [pc, #8]	; (800221c <TIM4_IRQHandler+0x10>)
 8002212:	f003 fdad 	bl	8005d70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000168 	.word	0x20000168

08002220 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002224:	4802      	ldr	r0, [pc, #8]	; (8002230 <I2C1_EV_IRQHandler+0x10>)
 8002226:	f001 fa77 	bl	8003718 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000114 	.word	0x20000114

08002234 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002238:	4802      	ldr	r0, [pc, #8]	; (8002244 <I2C1_ER_IRQHandler+0x10>)
 800223a:	f001 fbc0 	bl	80039be <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20000114 	.word	0x20000114

08002248 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800224c:	4b06      	ldr	r3, [pc, #24]	; (8002268 <SystemInit+0x20>)
 800224e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002252:	4a05      	ldr	r2, [pc, #20]	; (8002268 <SystemInit+0x20>)
 8002254:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002258:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	e000ed00 	.word	0xe000ed00

0800226c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800226c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022a4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002270:	f7ff ffea 	bl	8002248 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002274:	480c      	ldr	r0, [pc, #48]	; (80022a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002276:	490d      	ldr	r1, [pc, #52]	; (80022ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002278:	4a0d      	ldr	r2, [pc, #52]	; (80022b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800227a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800227c:	e002      	b.n	8002284 <LoopCopyDataInit>

0800227e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800227e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002282:	3304      	adds	r3, #4

08002284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002288:	d3f9      	bcc.n	800227e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800228a:	4a0a      	ldr	r2, [pc, #40]	; (80022b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800228c:	4c0a      	ldr	r4, [pc, #40]	; (80022b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800228e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002290:	e001      	b.n	8002296 <LoopFillZerobss>

08002292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002294:	3204      	adds	r2, #4

08002296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002298:	d3fb      	bcc.n	8002292 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800229a:	f008 fbb5 	bl	800aa08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800229e:	f7ff f87d 	bl	800139c <main>
  bx  lr    
 80022a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80022a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022ac:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80022b0:	0800ad20 	.word	0x0800ad20
  ldr r2, =_sbss
 80022b4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80022b8:	20005c80 	.word	0x20005c80

080022bc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022bc:	e7fe      	b.n	80022bc <CAN1_RX0_IRQHandler>
	...

080022c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022c4:	4b0e      	ldr	r3, [pc, #56]	; (8002300 <HAL_Init+0x40>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a0d      	ldr	r2, [pc, #52]	; (8002300 <HAL_Init+0x40>)
 80022ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022d0:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <HAL_Init+0x40>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a0a      	ldr	r2, [pc, #40]	; (8002300 <HAL_Init+0x40>)
 80022d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022dc:	4b08      	ldr	r3, [pc, #32]	; (8002300 <HAL_Init+0x40>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a07      	ldr	r2, [pc, #28]	; (8002300 <HAL_Init+0x40>)
 80022e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022e8:	2003      	movs	r0, #3
 80022ea:	f000 fd54 	bl	8002d96 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ee:	200f      	movs	r0, #15
 80022f0:	f7ff feec 	bl	80020cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022f4:	f7ff fd80 	bl	8001df8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40023c00 	.word	0x40023c00

08002304 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002308:	4b06      	ldr	r3, [pc, #24]	; (8002324 <HAL_IncTick+0x20>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	461a      	mov	r2, r3
 800230e:	4b06      	ldr	r3, [pc, #24]	; (8002328 <HAL_IncTick+0x24>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4413      	add	r3, r2
 8002314:	4a04      	ldr	r2, [pc, #16]	; (8002328 <HAL_IncTick+0x24>)
 8002316:	6013      	str	r3, [r2, #0]
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	20000010 	.word	0x20000010
 8002328:	200010b4 	.word	0x200010b4

0800232c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  return uwTick;
 8002330:	4b03      	ldr	r3, [pc, #12]	; (8002340 <HAL_GetTick+0x14>)
 8002332:	681b      	ldr	r3, [r3, #0]
}
 8002334:	4618      	mov	r0, r3
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	200010b4 	.word	0x200010b4

08002344 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800234c:	2300      	movs	r3, #0
 800234e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e033      	b.n	80023c2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235e:	2b00      	cmp	r3, #0
 8002360:	d109      	bne.n	8002376 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7ff fd74 	bl	8001e50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	f003 0310 	and.w	r3, r3, #16
 800237e:	2b00      	cmp	r3, #0
 8002380:	d118      	bne.n	80023b4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800238a:	f023 0302 	bic.w	r3, r3, #2
 800238e:	f043 0202 	orr.w	r2, r3, #2
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 fb4a 	bl	8002a30 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a6:	f023 0303 	bic.w	r3, r3, #3
 80023aa:	f043 0201 	orr.w	r2, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	641a      	str	r2, [r3, #64]	; 0x40
 80023b2:	e001      	b.n	80023b8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
	...

080023cc <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d101      	bne.n	80023e6 <HAL_ADC_Start_IT+0x1a>
 80023e2:	2302      	movs	r3, #2
 80023e4:	e0bd      	b.n	8002562 <HAL_ADC_Start_IT+0x196>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2201      	movs	r2, #1
 80023ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f003 0301 	and.w	r3, r3, #1
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d018      	beq.n	800242e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f042 0201 	orr.w	r2, r2, #1
 800240a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800240c:	4b58      	ldr	r3, [pc, #352]	; (8002570 <HAL_ADC_Start_IT+0x1a4>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a58      	ldr	r2, [pc, #352]	; (8002574 <HAL_ADC_Start_IT+0x1a8>)
 8002412:	fba2 2303 	umull	r2, r3, r2, r3
 8002416:	0c9a      	lsrs	r2, r3, #18
 8002418:	4613      	mov	r3, r2
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	4413      	add	r3, r2
 800241e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002420:	e002      	b.n	8002428 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	3b01      	subs	r3, #1
 8002426:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f9      	bne.n	8002422 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	2b01      	cmp	r3, #1
 800243a:	f040 8085 	bne.w	8002548 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002446:	f023 0301 	bic.w	r3, r3, #1
 800244a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800245c:	2b00      	cmp	r3, #0
 800245e:	d007      	beq.n	8002470 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002464:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002468:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002474:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002478:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800247c:	d106      	bne.n	800248c <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002482:	f023 0206 	bic.w	r2, r3, #6
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	645a      	str	r2, [r3, #68]	; 0x44
 800248a:	e002      	b.n	8002492 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800249a:	4b37      	ldr	r3, [pc, #220]	; (8002578 <HAL_ADC_Start_IT+0x1ac>)
 800249c:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80024a6:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	6812      	ldr	r2, [r2, #0]
 80024b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80024b6:	f043 0320 	orr.w	r3, r3, #32
 80024ba:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 031f 	and.w	r3, r3, #31
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d12a      	bne.n	800251e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a2b      	ldr	r2, [pc, #172]	; (800257c <HAL_ADC_Start_IT+0x1b0>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d015      	beq.n	80024fe <HAL_ADC_Start_IT+0x132>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a2a      	ldr	r2, [pc, #168]	; (8002580 <HAL_ADC_Start_IT+0x1b4>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d105      	bne.n	80024e8 <HAL_ADC_Start_IT+0x11c>
 80024dc:	4b26      	ldr	r3, [pc, #152]	; (8002578 <HAL_ADC_Start_IT+0x1ac>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f003 031f 	and.w	r3, r3, #31
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00a      	beq.n	80024fe <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a25      	ldr	r2, [pc, #148]	; (8002584 <HAL_ADC_Start_IT+0x1b8>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d136      	bne.n	8002560 <HAL_ADC_Start_IT+0x194>
 80024f2:	4b21      	ldr	r3, [pc, #132]	; (8002578 <HAL_ADC_Start_IT+0x1ac>)
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f003 0310 	and.w	r3, r3, #16
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d130      	bne.n	8002560 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d129      	bne.n	8002560 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689a      	ldr	r2, [r3, #8]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800251a:	609a      	str	r2, [r3, #8]
 800251c:	e020      	b.n	8002560 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a16      	ldr	r2, [pc, #88]	; (800257c <HAL_ADC_Start_IT+0x1b0>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d11b      	bne.n	8002560 <HAL_ADC_Start_IT+0x194>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d114      	bne.n	8002560 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	689a      	ldr	r2, [r3, #8]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002544:	609a      	str	r2, [r3, #8]
 8002546:	e00b      	b.n	8002560 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254c:	f043 0210 	orr.w	r2, r3, #16
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002558:	f043 0201 	orr.w	r2, r3, #1
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3714      	adds	r7, #20
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	20000008 	.word	0x20000008
 8002574:	431bde83 	.word	0x431bde83
 8002578:	40012300 	.word	0x40012300
 800257c:	40012000 	.word	0x40012000
 8002580:	40012100 	.word	0x40012100
 8002584:	40012200 	.word	0x40012200

08002588 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002590:	2300      	movs	r3, #0
 8002592:	617b      	str	r3, [r7, #20]
 8002594:	2300      	movs	r3, #0
 8002596:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	f003 0320 	and.w	r3, r3, #32
 80025b6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d049      	beq.n	8002652 <HAL_ADC_IRQHandler+0xca>
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d046      	beq.n	8002652 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	f003 0310 	and.w	r3, r3, #16
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d105      	bne.n	80025dc <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d12b      	bne.n	8002642 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d127      	bne.n	8002642 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d006      	beq.n	800260e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800260a:	2b00      	cmp	r3, #0
 800260c:	d119      	bne.n	8002642 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 0220 	bic.w	r2, r2, #32
 800261c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002622:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d105      	bne.n	8002642 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	f043 0201 	orr.w	r2, r3, #1
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f7ff f982 	bl	800194c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f06f 0212 	mvn.w	r2, #18
 8002650:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f003 0304 	and.w	r3, r3, #4
 8002658:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002660:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d057      	beq.n	8002718 <HAL_ADC_IRQHandler+0x190>
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d054      	beq.n	8002718 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	f003 0310 	and.w	r3, r3, #16
 8002676:	2b00      	cmp	r3, #0
 8002678:	d105      	bne.n	8002686 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d139      	bne.n	8002708 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800269a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d006      	beq.n	80026b0 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d12b      	bne.n	8002708 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d124      	bne.n	8002708 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d11d      	bne.n	8002708 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d119      	bne.n	8002708 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	685a      	ldr	r2, [r3, #4]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026e2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d105      	bne.n	8002708 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002700:	f043 0201 	orr.w	r2, r3, #1
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f000 fa8d 	bl	8002c28 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f06f 020c 	mvn.w	r2, #12
 8002716:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002726:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d017      	beq.n	800275e <HAL_ADC_IRQHandler+0x1d6>
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d014      	beq.n	800275e <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	2b01      	cmp	r3, #1
 8002740:	d10d      	bne.n	800275e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002746:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f000 f837 	bl	80027c2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f06f 0201 	mvn.w	r2, #1
 800275c:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f003 0320 	and.w	r3, r3, #32
 8002764:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800276c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d015      	beq.n	80027a0 <HAL_ADC_IRQHandler+0x218>
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d012      	beq.n	80027a0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	f043 0202 	orr.w	r2, r3, #2
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f06f 0220 	mvn.w	r2, #32
 800278e:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f000 f820 	bl	80027d6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f06f 0220 	mvn.w	r2, #32
 800279e:	601a      	str	r2, [r3, #0]
  }
}
 80027a0:	bf00      	nop
 80027a2:	3718      	adds	r7, #24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	370c      	adds	r7, #12
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80027ca:	bf00      	nop
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b083      	sub	sp, #12
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
	...

080027ec <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b085      	sub	sp, #20
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80027f6:	2300      	movs	r3, #0
 80027f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002800:	2b01      	cmp	r3, #1
 8002802:	d101      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x1c>
 8002804:	2302      	movs	r3, #2
 8002806:	e105      	b.n	8002a14 <HAL_ADC_ConfigChannel+0x228>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2b09      	cmp	r3, #9
 8002816:	d925      	bls.n	8002864 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68d9      	ldr	r1, [r3, #12]
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	b29b      	uxth	r3, r3
 8002824:	461a      	mov	r2, r3
 8002826:	4613      	mov	r3, r2
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	4413      	add	r3, r2
 800282c:	3b1e      	subs	r3, #30
 800282e:	2207      	movs	r2, #7
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	43da      	mvns	r2, r3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	400a      	ands	r2, r1
 800283c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68d9      	ldr	r1, [r3, #12]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	689a      	ldr	r2, [r3, #8]
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	b29b      	uxth	r3, r3
 800284e:	4618      	mov	r0, r3
 8002850:	4603      	mov	r3, r0
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	4403      	add	r3, r0
 8002856:	3b1e      	subs	r3, #30
 8002858:	409a      	lsls	r2, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	e022      	b.n	80028aa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6919      	ldr	r1, [r3, #16]
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	b29b      	uxth	r3, r3
 8002870:	461a      	mov	r2, r3
 8002872:	4613      	mov	r3, r2
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	4413      	add	r3, r2
 8002878:	2207      	movs	r2, #7
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	43da      	mvns	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	400a      	ands	r2, r1
 8002886:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6919      	ldr	r1, [r3, #16]
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	689a      	ldr	r2, [r3, #8]
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	b29b      	uxth	r3, r3
 8002898:	4618      	mov	r0, r3
 800289a:	4603      	mov	r3, r0
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	4403      	add	r3, r0
 80028a0:	409a      	lsls	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	2b06      	cmp	r3, #6
 80028b0:	d824      	bhi.n	80028fc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685a      	ldr	r2, [r3, #4]
 80028bc:	4613      	mov	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4413      	add	r3, r2
 80028c2:	3b05      	subs	r3, #5
 80028c4:	221f      	movs	r2, #31
 80028c6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ca:	43da      	mvns	r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	400a      	ands	r2, r1
 80028d2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	b29b      	uxth	r3, r3
 80028e0:	4618      	mov	r0, r3
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685a      	ldr	r2, [r3, #4]
 80028e6:	4613      	mov	r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	4413      	add	r3, r2
 80028ec:	3b05      	subs	r3, #5
 80028ee:	fa00 f203 	lsl.w	r2, r0, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	430a      	orrs	r2, r1
 80028f8:	635a      	str	r2, [r3, #52]	; 0x34
 80028fa:	e04c      	b.n	8002996 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	2b0c      	cmp	r3, #12
 8002902:	d824      	bhi.n	800294e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685a      	ldr	r2, [r3, #4]
 800290e:	4613      	mov	r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	4413      	add	r3, r2
 8002914:	3b23      	subs	r3, #35	; 0x23
 8002916:	221f      	movs	r2, #31
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	43da      	mvns	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	400a      	ands	r2, r1
 8002924:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	b29b      	uxth	r3, r3
 8002932:	4618      	mov	r0, r3
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	4613      	mov	r3, r2
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	4413      	add	r3, r2
 800293e:	3b23      	subs	r3, #35	; 0x23
 8002940:	fa00 f203 	lsl.w	r2, r0, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	430a      	orrs	r2, r1
 800294a:	631a      	str	r2, [r3, #48]	; 0x30
 800294c:	e023      	b.n	8002996 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	4613      	mov	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4413      	add	r3, r2
 800295e:	3b41      	subs	r3, #65	; 0x41
 8002960:	221f      	movs	r2, #31
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	43da      	mvns	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	400a      	ands	r2, r1
 800296e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	b29b      	uxth	r3, r3
 800297c:	4618      	mov	r0, r3
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685a      	ldr	r2, [r3, #4]
 8002982:	4613      	mov	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4413      	add	r3, r2
 8002988:	3b41      	subs	r3, #65	; 0x41
 800298a:	fa00 f203 	lsl.w	r2, r0, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002996:	4b22      	ldr	r3, [pc, #136]	; (8002a20 <HAL_ADC_ConfigChannel+0x234>)
 8002998:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a21      	ldr	r2, [pc, #132]	; (8002a24 <HAL_ADC_ConfigChannel+0x238>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d109      	bne.n	80029b8 <HAL_ADC_ConfigChannel+0x1cc>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2b12      	cmp	r3, #18
 80029aa:	d105      	bne.n	80029b8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a19      	ldr	r2, [pc, #100]	; (8002a24 <HAL_ADC_ConfigChannel+0x238>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d123      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x21e>
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2b10      	cmp	r3, #16
 80029c8:	d003      	beq.n	80029d2 <HAL_ADC_ConfigChannel+0x1e6>
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2b11      	cmp	r3, #17
 80029d0:	d11b      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2b10      	cmp	r3, #16
 80029e4:	d111      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029e6:	4b10      	ldr	r3, [pc, #64]	; (8002a28 <HAL_ADC_ConfigChannel+0x23c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a10      	ldr	r2, [pc, #64]	; (8002a2c <HAL_ADC_ConfigChannel+0x240>)
 80029ec:	fba2 2303 	umull	r2, r3, r2, r3
 80029f0:	0c9a      	lsrs	r2, r3, #18
 80029f2:	4613      	mov	r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	4413      	add	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80029fc:	e002      	b.n	8002a04 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	3b01      	subs	r3, #1
 8002a02:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1f9      	bne.n	80029fe <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3714      	adds	r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	40012300 	.word	0x40012300
 8002a24:	40012000 	.word	0x40012000
 8002a28:	20000008 	.word	0x20000008
 8002a2c:	431bde83 	.word	0x431bde83

08002a30 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a38:	4b79      	ldr	r3, [pc, #484]	; (8002c20 <ADC_Init+0x1f0>)
 8002a3a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	431a      	orrs	r2, r3
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	685a      	ldr	r2, [r3, #4]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	6859      	ldr	r1, [r3, #4]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	021a      	lsls	r2, r3, #8
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	430a      	orrs	r2, r1
 8002a78:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002a88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6859      	ldr	r1, [r3, #4]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	430a      	orrs	r2, r1
 8002a9a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	689a      	ldr	r2, [r3, #8]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002aaa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	6899      	ldr	r1, [r3, #8]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	68da      	ldr	r2, [r3, #12]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac2:	4a58      	ldr	r2, [pc, #352]	; (8002c24 <ADC_Init+0x1f4>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d022      	beq.n	8002b0e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ad6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6899      	ldr	r1, [r3, #8]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002af8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6899      	ldr	r1, [r3, #8]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	609a      	str	r2, [r3, #8]
 8002b0c:	e00f      	b.n	8002b2e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b2c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 0202 	bic.w	r2, r2, #2
 8002b3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6899      	ldr	r1, [r3, #8]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	7e1b      	ldrb	r3, [r3, #24]
 8002b48:	005a      	lsls	r2, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d01b      	beq.n	8002b94 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b6a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	685a      	ldr	r2, [r3, #4]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002b7a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6859      	ldr	r1, [r3, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b86:	3b01      	subs	r3, #1
 8002b88:	035a      	lsls	r2, r3, #13
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	605a      	str	r2, [r3, #4]
 8002b92:	e007      	b.n	8002ba4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ba2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002bb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	051a      	lsls	r2, r3, #20
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002bd8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	6899      	ldr	r1, [r3, #8]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002be6:	025a      	lsls	r2, r3, #9
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689a      	ldr	r2, [r3, #8]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bfe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6899      	ldr	r1, [r3, #8]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	029a      	lsls	r2, r3, #10
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	609a      	str	r2, [r3, #8]
}
 8002c14:	bf00      	nop
 8002c16:	3714      	adds	r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr
 8002c20:	40012300 	.word	0x40012300
 8002c24:	0f000001 	.word	0x0f000001

08002c28 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002c30:	bf00      	nop
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr

08002c3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c4c:	4b0c      	ldr	r3, [pc, #48]	; (8002c80 <__NVIC_SetPriorityGrouping+0x44>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c52:	68ba      	ldr	r2, [r7, #8]
 8002c54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c58:	4013      	ands	r3, r2
 8002c5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c6e:	4a04      	ldr	r2, [pc, #16]	; (8002c80 <__NVIC_SetPriorityGrouping+0x44>)
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	60d3      	str	r3, [r2, #12]
}
 8002c74:	bf00      	nop
 8002c76:	3714      	adds	r7, #20
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	e000ed00 	.word	0xe000ed00

08002c84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c88:	4b04      	ldr	r3, [pc, #16]	; (8002c9c <__NVIC_GetPriorityGrouping+0x18>)
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	0a1b      	lsrs	r3, r3, #8
 8002c8e:	f003 0307 	and.w	r3, r3, #7
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr
 8002c9c:	e000ed00 	.word	0xe000ed00

08002ca0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	db0b      	blt.n	8002cca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cb2:	79fb      	ldrb	r3, [r7, #7]
 8002cb4:	f003 021f 	and.w	r2, r3, #31
 8002cb8:	4907      	ldr	r1, [pc, #28]	; (8002cd8 <__NVIC_EnableIRQ+0x38>)
 8002cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cbe:	095b      	lsrs	r3, r3, #5
 8002cc0:	2001      	movs	r0, #1
 8002cc2:	fa00 f202 	lsl.w	r2, r0, r2
 8002cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	e000e100 	.word	0xe000e100

08002cdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	6039      	str	r1, [r7, #0]
 8002ce6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	db0a      	blt.n	8002d06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	b2da      	uxtb	r2, r3
 8002cf4:	490c      	ldr	r1, [pc, #48]	; (8002d28 <__NVIC_SetPriority+0x4c>)
 8002cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfa:	0112      	lsls	r2, r2, #4
 8002cfc:	b2d2      	uxtb	r2, r2
 8002cfe:	440b      	add	r3, r1
 8002d00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d04:	e00a      	b.n	8002d1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	b2da      	uxtb	r2, r3
 8002d0a:	4908      	ldr	r1, [pc, #32]	; (8002d2c <__NVIC_SetPriority+0x50>)
 8002d0c:	79fb      	ldrb	r3, [r7, #7]
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	3b04      	subs	r3, #4
 8002d14:	0112      	lsls	r2, r2, #4
 8002d16:	b2d2      	uxtb	r2, r2
 8002d18:	440b      	add	r3, r1
 8002d1a:	761a      	strb	r2, [r3, #24]
}
 8002d1c:	bf00      	nop
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr
 8002d28:	e000e100 	.word	0xe000e100
 8002d2c:	e000ed00 	.word	0xe000ed00

08002d30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b089      	sub	sp, #36	; 0x24
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	f1c3 0307 	rsb	r3, r3, #7
 8002d4a:	2b04      	cmp	r3, #4
 8002d4c:	bf28      	it	cs
 8002d4e:	2304      	movcs	r3, #4
 8002d50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	3304      	adds	r3, #4
 8002d56:	2b06      	cmp	r3, #6
 8002d58:	d902      	bls.n	8002d60 <NVIC_EncodePriority+0x30>
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	3b03      	subs	r3, #3
 8002d5e:	e000      	b.n	8002d62 <NVIC_EncodePriority+0x32>
 8002d60:	2300      	movs	r3, #0
 8002d62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d64:	f04f 32ff 	mov.w	r2, #4294967295
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6e:	43da      	mvns	r2, r3
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	401a      	ands	r2, r3
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d78:	f04f 31ff 	mov.w	r1, #4294967295
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d82:	43d9      	mvns	r1, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d88:	4313      	orrs	r3, r2
         );
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3724      	adds	r7, #36	; 0x24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b082      	sub	sp, #8
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f7ff ff4c 	bl	8002c3c <__NVIC_SetPriorityGrouping>
}
 8002da4:	bf00      	nop
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
 8002db8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dbe:	f7ff ff61 	bl	8002c84 <__NVIC_GetPriorityGrouping>
 8002dc2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	68b9      	ldr	r1, [r7, #8]
 8002dc8:	6978      	ldr	r0, [r7, #20]
 8002dca:	f7ff ffb1 	bl	8002d30 <NVIC_EncodePriority>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dd4:	4611      	mov	r1, r2
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7ff ff80 	bl	8002cdc <__NVIC_SetPriority>
}
 8002ddc:	bf00      	nop
 8002dde:	3718      	adds	r7, #24
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	4603      	mov	r3, r0
 8002dec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff ff54 	bl	8002ca0 <__NVIC_EnableIRQ>
}
 8002df8:	bf00      	nop
 8002dfa:	3708      	adds	r7, #8
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d004      	beq.n	8002e1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2280      	movs	r2, #128	; 0x80
 8002e18:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e00c      	b.n	8002e38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2205      	movs	r2, #5
 8002e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0201 	bic.w	r2, r2, #1
 8002e34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e52:	b2db      	uxtb	r3, r3
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b089      	sub	sp, #36	; 0x24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e76:	2300      	movs	r3, #0
 8002e78:	61fb      	str	r3, [r7, #28]
 8002e7a:	e16b      	b.n	8003154 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	f040 815a 	bne.w	800314e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f003 0303 	and.w	r3, r3, #3
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d005      	beq.n	8002eb2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d130      	bne.n	8002f14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	2203      	movs	r2, #3
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	43db      	mvns	r3, r3
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	68da      	ldr	r2, [r3, #12]
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ee8:	2201      	movs	r2, #1
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef0:	43db      	mvns	r3, r3
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	091b      	lsrs	r3, r3, #4
 8002efe:	f003 0201 	and.w	r2, r3, #1
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f003 0303 	and.w	r3, r3, #3
 8002f1c:	2b03      	cmp	r3, #3
 8002f1e:	d017      	beq.n	8002f50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	2203      	movs	r2, #3
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	43db      	mvns	r3, r3
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	4013      	ands	r3, r2
 8002f36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f003 0303 	and.w	r3, r3, #3
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d123      	bne.n	8002fa4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	08da      	lsrs	r2, r3, #3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	3208      	adds	r2, #8
 8002f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	f003 0307 	and.w	r3, r3, #7
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	220f      	movs	r2, #15
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	691a      	ldr	r2, [r3, #16]
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	f003 0307 	and.w	r3, r3, #7
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	08da      	lsrs	r2, r3, #3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	3208      	adds	r2, #8
 8002f9e:	69b9      	ldr	r1, [r7, #24]
 8002fa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	2203      	movs	r2, #3
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f003 0203 	and.w	r2, r3, #3
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 80b4 	beq.w	800314e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	4b60      	ldr	r3, [pc, #384]	; (800316c <HAL_GPIO_Init+0x30c>)
 8002fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fee:	4a5f      	ldr	r2, [pc, #380]	; (800316c <HAL_GPIO_Init+0x30c>)
 8002ff0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ff6:	4b5d      	ldr	r3, [pc, #372]	; (800316c <HAL_GPIO_Init+0x30c>)
 8002ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ffa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003002:	4a5b      	ldr	r2, [pc, #364]	; (8003170 <HAL_GPIO_Init+0x310>)
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	089b      	lsrs	r3, r3, #2
 8003008:	3302      	adds	r3, #2
 800300a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800300e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	f003 0303 	and.w	r3, r3, #3
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	220f      	movs	r2, #15
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	43db      	mvns	r3, r3
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	4013      	ands	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a52      	ldr	r2, [pc, #328]	; (8003174 <HAL_GPIO_Init+0x314>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d02b      	beq.n	8003086 <HAL_GPIO_Init+0x226>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a51      	ldr	r2, [pc, #324]	; (8003178 <HAL_GPIO_Init+0x318>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d025      	beq.n	8003082 <HAL_GPIO_Init+0x222>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a50      	ldr	r2, [pc, #320]	; (800317c <HAL_GPIO_Init+0x31c>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d01f      	beq.n	800307e <HAL_GPIO_Init+0x21e>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a4f      	ldr	r2, [pc, #316]	; (8003180 <HAL_GPIO_Init+0x320>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d019      	beq.n	800307a <HAL_GPIO_Init+0x21a>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a4e      	ldr	r2, [pc, #312]	; (8003184 <HAL_GPIO_Init+0x324>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d013      	beq.n	8003076 <HAL_GPIO_Init+0x216>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a4d      	ldr	r2, [pc, #308]	; (8003188 <HAL_GPIO_Init+0x328>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d00d      	beq.n	8003072 <HAL_GPIO_Init+0x212>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a4c      	ldr	r2, [pc, #304]	; (800318c <HAL_GPIO_Init+0x32c>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d007      	beq.n	800306e <HAL_GPIO_Init+0x20e>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a4b      	ldr	r2, [pc, #300]	; (8003190 <HAL_GPIO_Init+0x330>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d101      	bne.n	800306a <HAL_GPIO_Init+0x20a>
 8003066:	2307      	movs	r3, #7
 8003068:	e00e      	b.n	8003088 <HAL_GPIO_Init+0x228>
 800306a:	2308      	movs	r3, #8
 800306c:	e00c      	b.n	8003088 <HAL_GPIO_Init+0x228>
 800306e:	2306      	movs	r3, #6
 8003070:	e00a      	b.n	8003088 <HAL_GPIO_Init+0x228>
 8003072:	2305      	movs	r3, #5
 8003074:	e008      	b.n	8003088 <HAL_GPIO_Init+0x228>
 8003076:	2304      	movs	r3, #4
 8003078:	e006      	b.n	8003088 <HAL_GPIO_Init+0x228>
 800307a:	2303      	movs	r3, #3
 800307c:	e004      	b.n	8003088 <HAL_GPIO_Init+0x228>
 800307e:	2302      	movs	r3, #2
 8003080:	e002      	b.n	8003088 <HAL_GPIO_Init+0x228>
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <HAL_GPIO_Init+0x228>
 8003086:	2300      	movs	r3, #0
 8003088:	69fa      	ldr	r2, [r7, #28]
 800308a:	f002 0203 	and.w	r2, r2, #3
 800308e:	0092      	lsls	r2, r2, #2
 8003090:	4093      	lsls	r3, r2
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	4313      	orrs	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003098:	4935      	ldr	r1, [pc, #212]	; (8003170 <HAL_GPIO_Init+0x310>)
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	089b      	lsrs	r3, r3, #2
 800309e:	3302      	adds	r3, #2
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030a6:	4b3b      	ldr	r3, [pc, #236]	; (8003194 <HAL_GPIO_Init+0x334>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	43db      	mvns	r3, r3
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	4013      	ands	r3, r2
 80030b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030ca:	4a32      	ldr	r2, [pc, #200]	; (8003194 <HAL_GPIO_Init+0x334>)
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030d0:	4b30      	ldr	r3, [pc, #192]	; (8003194 <HAL_GPIO_Init+0x334>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	43db      	mvns	r3, r3
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	4013      	ands	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d003      	beq.n	80030f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030f4:	4a27      	ldr	r2, [pc, #156]	; (8003194 <HAL_GPIO_Init+0x334>)
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030fa:	4b26      	ldr	r3, [pc, #152]	; (8003194 <HAL_GPIO_Init+0x334>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	43db      	mvns	r3, r3
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	4013      	ands	r3, r2
 8003108:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d003      	beq.n	800311e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	4313      	orrs	r3, r2
 800311c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800311e:	4a1d      	ldr	r2, [pc, #116]	; (8003194 <HAL_GPIO_Init+0x334>)
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003124:	4b1b      	ldr	r3, [pc, #108]	; (8003194 <HAL_GPIO_Init+0x334>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	43db      	mvns	r3, r3
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	4013      	ands	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d003      	beq.n	8003148 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	4313      	orrs	r3, r2
 8003146:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003148:	4a12      	ldr	r2, [pc, #72]	; (8003194 <HAL_GPIO_Init+0x334>)
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	3301      	adds	r3, #1
 8003152:	61fb      	str	r3, [r7, #28]
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	2b0f      	cmp	r3, #15
 8003158:	f67f ae90 	bls.w	8002e7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800315c:	bf00      	nop
 800315e:	bf00      	nop
 8003160:	3724      	adds	r7, #36	; 0x24
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	40023800 	.word	0x40023800
 8003170:	40013800 	.word	0x40013800
 8003174:	40020000 	.word	0x40020000
 8003178:	40020400 	.word	0x40020400
 800317c:	40020800 	.word	0x40020800
 8003180:	40020c00 	.word	0x40020c00
 8003184:	40021000 	.word	0x40021000
 8003188:	40021400 	.word	0x40021400
 800318c:	40021800 	.word	0x40021800
 8003190:	40021c00 	.word	0x40021c00
 8003194:	40013c00 	.word	0x40013c00

08003198 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	460b      	mov	r3, r1
 80031a2:	807b      	strh	r3, [r7, #2]
 80031a4:	4613      	mov	r3, r2
 80031a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031a8:	787b      	ldrb	r3, [r7, #1]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d003      	beq.n	80031b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031ae:	887a      	ldrh	r2, [r7, #2]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031b4:	e003      	b.n	80031be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031b6:	887b      	ldrh	r3, [r7, #2]
 80031b8:	041a      	lsls	r2, r3, #16
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	619a      	str	r2, [r3, #24]
}
 80031be:	bf00      	nop
 80031c0:	370c      	adds	r7, #12
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
	...

080031cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d101      	bne.n	80031de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e12b      	b.n	8003436 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d106      	bne.n	80031f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f7fe feb0 	bl	8001f58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2224      	movs	r2, #36	; 0x24
 80031fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 0201 	bic.w	r2, r2, #1
 800320e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800321e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800322e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003230:	f002 fb62 	bl	80058f8 <HAL_RCC_GetPCLK1Freq>
 8003234:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	4a81      	ldr	r2, [pc, #516]	; (8003440 <HAL_I2C_Init+0x274>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d807      	bhi.n	8003250 <HAL_I2C_Init+0x84>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4a80      	ldr	r2, [pc, #512]	; (8003444 <HAL_I2C_Init+0x278>)
 8003244:	4293      	cmp	r3, r2
 8003246:	bf94      	ite	ls
 8003248:	2301      	movls	r3, #1
 800324a:	2300      	movhi	r3, #0
 800324c:	b2db      	uxtb	r3, r3
 800324e:	e006      	b.n	800325e <HAL_I2C_Init+0x92>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	4a7d      	ldr	r2, [pc, #500]	; (8003448 <HAL_I2C_Init+0x27c>)
 8003254:	4293      	cmp	r3, r2
 8003256:	bf94      	ite	ls
 8003258:	2301      	movls	r3, #1
 800325a:	2300      	movhi	r3, #0
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e0e7      	b.n	8003436 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	4a78      	ldr	r2, [pc, #480]	; (800344c <HAL_I2C_Init+0x280>)
 800326a:	fba2 2303 	umull	r2, r3, r2, r3
 800326e:	0c9b      	lsrs	r3, r3, #18
 8003270:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68ba      	ldr	r2, [r7, #8]
 8003282:	430a      	orrs	r2, r1
 8003284:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	6a1b      	ldr	r3, [r3, #32]
 800328c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	4a6a      	ldr	r2, [pc, #424]	; (8003440 <HAL_I2C_Init+0x274>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d802      	bhi.n	80032a0 <HAL_I2C_Init+0xd4>
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	3301      	adds	r3, #1
 800329e:	e009      	b.n	80032b4 <HAL_I2C_Init+0xe8>
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80032a6:	fb02 f303 	mul.w	r3, r2, r3
 80032aa:	4a69      	ldr	r2, [pc, #420]	; (8003450 <HAL_I2C_Init+0x284>)
 80032ac:	fba2 2303 	umull	r2, r3, r2, r3
 80032b0:	099b      	lsrs	r3, r3, #6
 80032b2:	3301      	adds	r3, #1
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	6812      	ldr	r2, [r2, #0]
 80032b8:	430b      	orrs	r3, r1
 80032ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	69db      	ldr	r3, [r3, #28]
 80032c2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80032c6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	495c      	ldr	r1, [pc, #368]	; (8003440 <HAL_I2C_Init+0x274>)
 80032d0:	428b      	cmp	r3, r1
 80032d2:	d819      	bhi.n	8003308 <HAL_I2C_Init+0x13c>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	1e59      	subs	r1, r3, #1
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	fbb1 f3f3 	udiv	r3, r1, r3
 80032e2:	1c59      	adds	r1, r3, #1
 80032e4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80032e8:	400b      	ands	r3, r1
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00a      	beq.n	8003304 <HAL_I2C_Init+0x138>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	1e59      	subs	r1, r3, #1
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80032fc:	3301      	adds	r3, #1
 80032fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003302:	e051      	b.n	80033a8 <HAL_I2C_Init+0x1dc>
 8003304:	2304      	movs	r3, #4
 8003306:	e04f      	b.n	80033a8 <HAL_I2C_Init+0x1dc>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d111      	bne.n	8003334 <HAL_I2C_Init+0x168>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	1e58      	subs	r0, r3, #1
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6859      	ldr	r1, [r3, #4]
 8003318:	460b      	mov	r3, r1
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	440b      	add	r3, r1
 800331e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003322:	3301      	adds	r3, #1
 8003324:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003328:	2b00      	cmp	r3, #0
 800332a:	bf0c      	ite	eq
 800332c:	2301      	moveq	r3, #1
 800332e:	2300      	movne	r3, #0
 8003330:	b2db      	uxtb	r3, r3
 8003332:	e012      	b.n	800335a <HAL_I2C_Init+0x18e>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	1e58      	subs	r0, r3, #1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6859      	ldr	r1, [r3, #4]
 800333c:	460b      	mov	r3, r1
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	440b      	add	r3, r1
 8003342:	0099      	lsls	r1, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	fbb0 f3f3 	udiv	r3, r0, r3
 800334a:	3301      	adds	r3, #1
 800334c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003350:	2b00      	cmp	r3, #0
 8003352:	bf0c      	ite	eq
 8003354:	2301      	moveq	r3, #1
 8003356:	2300      	movne	r3, #0
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <HAL_I2C_Init+0x196>
 800335e:	2301      	movs	r3, #1
 8003360:	e022      	b.n	80033a8 <HAL_I2C_Init+0x1dc>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d10e      	bne.n	8003388 <HAL_I2C_Init+0x1bc>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	1e58      	subs	r0, r3, #1
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6859      	ldr	r1, [r3, #4]
 8003372:	460b      	mov	r3, r1
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	440b      	add	r3, r1
 8003378:	fbb0 f3f3 	udiv	r3, r0, r3
 800337c:	3301      	adds	r3, #1
 800337e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003382:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003386:	e00f      	b.n	80033a8 <HAL_I2C_Init+0x1dc>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	1e58      	subs	r0, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6859      	ldr	r1, [r3, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	0099      	lsls	r1, r3, #2
 8003398:	440b      	add	r3, r1
 800339a:	fbb0 f3f3 	udiv	r3, r0, r3
 800339e:	3301      	adds	r3, #1
 80033a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80033a8:	6879      	ldr	r1, [r7, #4]
 80033aa:	6809      	ldr	r1, [r1, #0]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69da      	ldr	r2, [r3, #28]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a1b      	ldr	r3, [r3, #32]
 80033c2:	431a      	orrs	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	430a      	orrs	r2, r1
 80033ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80033d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6911      	ldr	r1, [r2, #16]
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	68d2      	ldr	r2, [r2, #12]
 80033e2:	4311      	orrs	r1, r2
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6812      	ldr	r2, [r2, #0]
 80033e8:	430b      	orrs	r3, r1
 80033ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	695a      	ldr	r2, [r3, #20]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	431a      	orrs	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f042 0201 	orr.w	r2, r2, #1
 8003416:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2220      	movs	r2, #32
 8003422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3710      	adds	r7, #16
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	000186a0 	.word	0x000186a0
 8003444:	001e847f 	.word	0x001e847f
 8003448:	003d08ff 	.word	0x003d08ff
 800344c:	431bde83 	.word	0x431bde83
 8003450:	10624dd3 	.word	0x10624dd3

08003454 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003466:	2b80      	cmp	r3, #128	; 0x80
 8003468:	d103      	bne.n	8003472 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2200      	movs	r2, #0
 8003470:	611a      	str	r2, [r3, #16]
  }
}
 8003472:	bf00      	nop
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
	...

08003480 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003480:	b480      	push	{r7}
 8003482:	b087      	sub	sp, #28
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	607a      	str	r2, [r7, #4]
 800348a:	461a      	mov	r2, r3
 800348c:	460b      	mov	r3, r1
 800348e:	817b      	strh	r3, [r7, #10]
 8003490:	4613      	mov	r3, r2
 8003492:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003494:	2300      	movs	r3, #0
 8003496:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b20      	cmp	r3, #32
 80034a2:	f040 8081 	bne.w	80035a8 <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80034a6:	4b44      	ldr	r3, [pc, #272]	; (80035b8 <HAL_I2C_Master_Transmit_IT+0x138>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	08db      	lsrs	r3, r3, #3
 80034ac:	4a43      	ldr	r2, [pc, #268]	; (80035bc <HAL_I2C_Master_Transmit_IT+0x13c>)
 80034ae:	fba2 2303 	umull	r2, r3, r2, r3
 80034b2:	0a1a      	lsrs	r2, r3, #8
 80034b4:	4613      	mov	r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	4413      	add	r3, r2
 80034ba:	009a      	lsls	r2, r3, #2
 80034bc:	4413      	add	r3, r2
 80034be:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	3b01      	subs	r3, #1
 80034c4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d112      	bne.n	80034f2 <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2220      	movs	r2, #32
 80034d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	f043 0220 	orr.w	r2, r3, #32
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	641a      	str	r2, [r3, #64]	; 0x40

        return HAL_BUSY;
 80034ee:	2302      	movs	r3, #2
 80034f0:	e05b      	b.n	80035aa <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	f003 0302 	and.w	r3, r3, #2
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d0df      	beq.n	80034c0 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003506:	2b01      	cmp	r3, #1
 8003508:	d101      	bne.n	800350e <HAL_I2C_Master_Transmit_IT+0x8e>
 800350a:	2302      	movs	r3, #2
 800350c:	e04d      	b.n	80035aa <HAL_I2C_Master_Transmit_IT+0x12a>
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b01      	cmp	r3, #1
 8003522:	d007      	beq.n	8003534 <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f042 0201 	orr.w	r2, r2, #1
 8003532:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003542:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2221      	movs	r2, #33	; 0x21
 8003548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2210      	movs	r2, #16
 8003550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	893a      	ldrh	r2, [r7, #8]
 8003564:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800356a:	b29a      	uxth	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	4a13      	ldr	r2, [pc, #76]	; (80035c0 <HAL_I2C_Master_Transmit_IT+0x140>)
 8003574:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003576:	897a      	ldrh	r2, [r7, #10]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8003592:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035a2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80035a4:	2300      	movs	r3, #0
 80035a6:	e000      	b.n	80035aa <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80035a8:	2302      	movs	r3, #2
  }
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	371c      	adds	r7, #28
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	20000008 	.word	0x20000008
 80035bc:	14f8b589 	.word	0x14f8b589
 80035c0:	ffff0000 	.word	0xffff0000

080035c4 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b087      	sub	sp, #28
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	607a      	str	r2, [r7, #4]
 80035ce:	461a      	mov	r2, r3
 80035d0:	460b      	mov	r3, r1
 80035d2:	817b      	strh	r3, [r7, #10]
 80035d4:	4613      	mov	r3, r2
 80035d6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80035d8:	2300      	movs	r3, #0
 80035da:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	2b20      	cmp	r3, #32
 80035e6:	f040 8089 	bne.w	80036fc <HAL_I2C_Master_Receive_IT+0x138>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80035ea:	4b48      	ldr	r3, [pc, #288]	; (800370c <HAL_I2C_Master_Receive_IT+0x148>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	08db      	lsrs	r3, r3, #3
 80035f0:	4a47      	ldr	r2, [pc, #284]	; (8003710 <HAL_I2C_Master_Receive_IT+0x14c>)
 80035f2:	fba2 2303 	umull	r2, r3, r2, r3
 80035f6:	0a1a      	lsrs	r2, r3, #8
 80035f8:	4613      	mov	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	4413      	add	r3, r2
 80035fe:	009a      	lsls	r2, r3, #2
 8003600:	4413      	add	r3, r2
 8003602:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	3b01      	subs	r3, #1
 8003608:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d112      	bne.n	8003636 <HAL_I2C_Master_Receive_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2220      	movs	r2, #32
 800361a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	f043 0220 	orr.w	r2, r3, #32
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	641a      	str	r2, [r3, #64]	; 0x40

        return HAL_BUSY;
 8003632:	2302      	movs	r3, #2
 8003634:	e063      	b.n	80036fe <HAL_I2C_Master_Receive_IT+0x13a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b02      	cmp	r3, #2
 8003642:	d0df      	beq.n	8003604 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800364a:	2b01      	cmp	r3, #1
 800364c:	d101      	bne.n	8003652 <HAL_I2C_Master_Receive_IT+0x8e>
 800364e:	2302      	movs	r3, #2
 8003650:	e055      	b.n	80036fe <HAL_I2C_Master_Receive_IT+0x13a>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2201      	movs	r2, #1
 8003656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b01      	cmp	r3, #1
 8003666:	d007      	beq.n	8003678 <HAL_I2C_Master_Receive_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f042 0201 	orr.w	r2, r2, #1
 8003676:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003686:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2222      	movs	r2, #34	; 0x22
 800368c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2210      	movs	r2, #16
 8003694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2200      	movs	r2, #0
 800369c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	893a      	ldrh	r2, [r7, #8]
 80036a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	4a17      	ldr	r2, [pc, #92]	; (8003714 <HAL_I2C_Master_Receive_IT+0x150>)
 80036b8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80036ba:	897a      	ldrh	r2, [r7, #10]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	645a      	str	r2, [r3, #68]	; 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	685a      	ldr	r2, [r3, #4]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80036d6:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80036e6:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036f6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80036f8:	2300      	movs	r3, #0
 80036fa:	e000      	b.n	80036fe <HAL_I2C_Master_Receive_IT+0x13a>
  }
  else
  {
    return HAL_BUSY;
 80036fc:	2302      	movs	r3, #2
  }
}
 80036fe:	4618      	mov	r0, r3
 8003700:	371c      	adds	r7, #28
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	20000008 	.word	0x20000008
 8003710:	14f8b589 	.word	0x14f8b589
 8003714:	ffff0000 	.word	0xffff0000

08003718 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b088      	sub	sp, #32
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003730:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003738:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003740:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003742:	7bfb      	ldrb	r3, [r7, #15]
 8003744:	2b10      	cmp	r3, #16
 8003746:	d003      	beq.n	8003750 <HAL_I2C_EV_IRQHandler+0x38>
 8003748:	7bfb      	ldrb	r3, [r7, #15]
 800374a:	2b40      	cmp	r3, #64	; 0x40
 800374c:	f040 80b1 	bne.w	80038b2 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10d      	bne.n	8003786 <HAL_I2C_EV_IRQHandler+0x6e>
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003770:	d003      	beq.n	800377a <HAL_I2C_EV_IRQHandler+0x62>
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003778:	d101      	bne.n	800377e <HAL_I2C_EV_IRQHandler+0x66>
 800377a:	2301      	movs	r3, #1
 800377c:	e000      	b.n	8003780 <HAL_I2C_EV_IRQHandler+0x68>
 800377e:	2300      	movs	r3, #0
 8003780:	2b01      	cmp	r3, #1
 8003782:	f000 8114 	beq.w	80039ae <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	f003 0301 	and.w	r3, r3, #1
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00b      	beq.n	80037a8 <HAL_I2C_EV_IRQHandler+0x90>
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003796:	2b00      	cmp	r3, #0
 8003798:	d006      	beq.n	80037a8 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f001 fc60 	bl	8005060 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f000 fd66 	bl	8004272 <I2C_Master_SB>
 80037a6:	e083      	b.n	80038b0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	f003 0308 	and.w	r3, r3, #8
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d008      	beq.n	80037c4 <HAL_I2C_EV_IRQHandler+0xac>
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 fdde 	bl	800437e <I2C_Master_ADD10>
 80037c2:	e075      	b.n	80038b0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d008      	beq.n	80037e0 <HAL_I2C_EV_IRQHandler+0xc8>
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d003      	beq.n	80037e0 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f000 fdfa 	bl	80043d2 <I2C_Master_ADDR>
 80037de:	e067      	b.n	80038b0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	f003 0304 	and.w	r3, r3, #4
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d036      	beq.n	8003858 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037f8:	f000 80db 	beq.w	80039b2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003802:	2b00      	cmp	r3, #0
 8003804:	d00d      	beq.n	8003822 <HAL_I2C_EV_IRQHandler+0x10a>
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800380c:	2b00      	cmp	r3, #0
 800380e:	d008      	beq.n	8003822 <HAL_I2C_EV_IRQHandler+0x10a>
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	f003 0304 	and.w	r3, r3, #4
 8003816:	2b00      	cmp	r3, #0
 8003818:	d103      	bne.n	8003822 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f000 f9c2 	bl	8003ba4 <I2C_MasterTransmit_TXE>
 8003820:	e046      	b.n	80038b0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	f003 0304 	and.w	r3, r3, #4
 8003828:	2b00      	cmp	r3, #0
 800382a:	f000 80c2 	beq.w	80039b2 <HAL_I2C_EV_IRQHandler+0x29a>
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003834:	2b00      	cmp	r3, #0
 8003836:	f000 80bc 	beq.w	80039b2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800383a:	7bbb      	ldrb	r3, [r7, #14]
 800383c:	2b21      	cmp	r3, #33	; 0x21
 800383e:	d103      	bne.n	8003848 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 fa4b 	bl	8003cdc <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003846:	e0b4      	b.n	80039b2 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003848:	7bfb      	ldrb	r3, [r7, #15]
 800384a:	2b40      	cmp	r3, #64	; 0x40
 800384c:	f040 80b1 	bne.w	80039b2 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f000 fab9 	bl	8003dc8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003856:	e0ac      	b.n	80039b2 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003862:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003866:	f000 80a4 	beq.w	80039b2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00d      	beq.n	8003890 <HAL_I2C_EV_IRQHandler+0x178>
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800387a:	2b00      	cmp	r3, #0
 800387c:	d008      	beq.n	8003890 <HAL_I2C_EV_IRQHandler+0x178>
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	f003 0304 	and.w	r3, r3, #4
 8003884:	2b00      	cmp	r3, #0
 8003886:	d103      	bne.n	8003890 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f000 fb35 	bl	8003ef8 <I2C_MasterReceive_RXNE>
 800388e:	e00f      	b.n	80038b0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 808b 	beq.w	80039b2 <HAL_I2C_EV_IRQHandler+0x29a>
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f000 8085 	beq.w	80039b2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 fbed 	bl	8004088 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038ae:	e080      	b.n	80039b2 <HAL_I2C_EV_IRQHandler+0x29a>
 80038b0:	e07f      	b.n	80039b2 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d004      	beq.n	80038c4 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	695b      	ldr	r3, [r3, #20]
 80038c0:	61fb      	str	r3, [r7, #28]
 80038c2:	e007      	b.n	80038d4 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d011      	beq.n	8003902 <HAL_I2C_EV_IRQHandler+0x1ea>
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00c      	beq.n	8003902 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d003      	beq.n	80038f8 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80038f8:	69b9      	ldr	r1, [r7, #24]
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 ffb8 	bl	8004870 <I2C_Slave_ADDR>
 8003900:	e05a      	b.n	80039b8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	f003 0310 	and.w	r3, r3, #16
 8003908:	2b00      	cmp	r3, #0
 800390a:	d008      	beq.n	800391e <HAL_I2C_EV_IRQHandler+0x206>
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 fff2 	bl	8004900 <I2C_Slave_STOPF>
 800391c:	e04c      	b.n	80039b8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800391e:	7bbb      	ldrb	r3, [r7, #14]
 8003920:	2b21      	cmp	r3, #33	; 0x21
 8003922:	d002      	beq.n	800392a <HAL_I2C_EV_IRQHandler+0x212>
 8003924:	7bbb      	ldrb	r3, [r7, #14]
 8003926:	2b29      	cmp	r3, #41	; 0x29
 8003928:	d120      	bne.n	800396c <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00d      	beq.n	8003950 <HAL_I2C_EV_IRQHandler+0x238>
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800393a:	2b00      	cmp	r3, #0
 800393c:	d008      	beq.n	8003950 <HAL_I2C_EV_IRQHandler+0x238>
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	f003 0304 	and.w	r3, r3, #4
 8003944:	2b00      	cmp	r3, #0
 8003946:	d103      	bne.n	8003950 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 fed3 	bl	80046f4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800394e:	e032      	b.n	80039b6 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	f003 0304 	and.w	r3, r3, #4
 8003956:	2b00      	cmp	r3, #0
 8003958:	d02d      	beq.n	80039b6 <HAL_I2C_EV_IRQHandler+0x29e>
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003960:	2b00      	cmp	r3, #0
 8003962:	d028      	beq.n	80039b6 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 ff02 	bl	800476e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800396a:	e024      	b.n	80039b6 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00d      	beq.n	8003992 <HAL_I2C_EV_IRQHandler+0x27a>
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800397c:	2b00      	cmp	r3, #0
 800397e:	d008      	beq.n	8003992 <HAL_I2C_EV_IRQHandler+0x27a>
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	f003 0304 	and.w	r3, r3, #4
 8003986:	2b00      	cmp	r3, #0
 8003988:	d103      	bne.n	8003992 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 ff10 	bl	80047b0 <I2C_SlaveReceive_RXNE>
 8003990:	e012      	b.n	80039b8 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	f003 0304 	and.w	r3, r3, #4
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00d      	beq.n	80039b8 <HAL_I2C_EV_IRQHandler+0x2a0>
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d008      	beq.n	80039b8 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 ff40 	bl	800482c <I2C_SlaveReceive_BTF>
 80039ac:	e004      	b.n	80039b8 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 80039ae:	bf00      	nop
 80039b0:	e002      	b.n	80039b8 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039b2:	bf00      	nop
 80039b4:	e000      	b.n	80039b8 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039b6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80039b8:	3720      	adds	r7, #32
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	b08a      	sub	sp, #40	; 0x28
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80039d6:	2300      	movs	r3, #0
 80039d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039e0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80039e2:	6a3b      	ldr	r3, [r7, #32]
 80039e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00d      	beq.n	8003a08 <HAL_I2C_ER_IRQHandler+0x4a>
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d008      	beq.n	8003a08 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 80039f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f8:	f043 0301 	orr.w	r3, r3, #1
 80039fc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003a06:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a08:	6a3b      	ldr	r3, [r7, #32]
 8003a0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d00d      	beq.n	8003a2e <HAL_I2C_ER_IRQHandler+0x70>
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d008      	beq.n	8003a2e <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1e:	f043 0302 	orr.w	r3, r3, #2
 8003a22:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003a2c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a2e:	6a3b      	ldr	r3, [r7, #32]
 8003a30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d03e      	beq.n	8003ab6 <HAL_I2C_ER_IRQHandler+0xf8>
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d039      	beq.n	8003ab6 <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 8003a42:	7efb      	ldrb	r3, [r7, #27]
 8003a44:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a54:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003a5c:	7ebb      	ldrb	r3, [r7, #26]
 8003a5e:	2b20      	cmp	r3, #32
 8003a60:	d112      	bne.n	8003a88 <HAL_I2C_ER_IRQHandler+0xca>
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10f      	bne.n	8003a88 <HAL_I2C_ER_IRQHandler+0xca>
 8003a68:	7cfb      	ldrb	r3, [r7, #19]
 8003a6a:	2b21      	cmp	r3, #33	; 0x21
 8003a6c:	d008      	beq.n	8003a80 <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003a6e:	7cfb      	ldrb	r3, [r7, #19]
 8003a70:	2b29      	cmp	r3, #41	; 0x29
 8003a72:	d005      	beq.n	8003a80 <HAL_I2C_ER_IRQHandler+0xc2>
 8003a74:	7cfb      	ldrb	r3, [r7, #19]
 8003a76:	2b28      	cmp	r3, #40	; 0x28
 8003a78:	d106      	bne.n	8003a88 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2b21      	cmp	r3, #33	; 0x21
 8003a7e:	d103      	bne.n	8003a88 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f001 f86d 	bl	8004b60 <I2C_Slave_AF>
 8003a86:	e016      	b.n	8003ab6 <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a90:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a94:	f043 0304 	orr.w	r3, r3, #4
 8003a98:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003a9a:	7efb      	ldrb	r3, [r7, #27]
 8003a9c:	2b10      	cmp	r3, #16
 8003a9e:	d002      	beq.n	8003aa6 <HAL_I2C_ER_IRQHandler+0xe8>
 8003aa0:	7efb      	ldrb	r3, [r7, #27]
 8003aa2:	2b40      	cmp	r3, #64	; 0x40
 8003aa4:	d107      	bne.n	8003ab6 <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ab4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00d      	beq.n	8003adc <HAL_I2C_ER_IRQHandler+0x11e>
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d008      	beq.n	8003adc <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003acc:	f043 0308 	orr.w	r3, r3, #8
 8003ad0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003ada:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d008      	beq.n	8003af4 <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f001 f8aa 	bl	8004c48 <I2C_ITError>
  }
}
 8003af4:	bf00      	nop
 8003af6:	3728      	adds	r7, #40	; 0x28
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	70fb      	strb	r3, [r7, #3]
 8003b30:	4613      	mov	r3, r2
 8003b32:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003b34:	bf00      	nop
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003b70:	bf00      	nop
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003b84:	bf00      	nop
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bb2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bba:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d150      	bne.n	8003c6c <I2C_MasterTransmit_TXE+0xc8>
 8003bca:	7bfb      	ldrb	r3, [r7, #15]
 8003bcc:	2b21      	cmp	r3, #33	; 0x21
 8003bce:	d14d      	bne.n	8003c6c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	2b08      	cmp	r3, #8
 8003bd4:	d01d      	beq.n	8003c12 <I2C_MasterTransmit_TXE+0x6e>
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	2b20      	cmp	r3, #32
 8003bda:	d01a      	beq.n	8003c12 <I2C_MasterTransmit_TXE+0x6e>
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003be2:	d016      	beq.n	8003c12 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003bf2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2211      	movs	r2, #17
 8003bf8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2220      	movs	r2, #32
 8003c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f7fd fec4 	bl	8001998 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c10:	e060      	b.n	8003cd4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	685a      	ldr	r2, [r3, #4]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003c20:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c30:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2b40      	cmp	r3, #64	; 0x40
 8003c4a:	d107      	bne.n	8003c5c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f7ff ff7d 	bl	8003b54 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c5a:	e03b      	b.n	8003cd4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7fd fe97 	bl	8001998 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c6a:	e033      	b.n	8003cd4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
 8003c6e:	2b21      	cmp	r3, #33	; 0x21
 8003c70:	d005      	beq.n	8003c7e <I2C_MasterTransmit_TXE+0xda>
 8003c72:	7bbb      	ldrb	r3, [r7, #14]
 8003c74:	2b40      	cmp	r3, #64	; 0x40
 8003c76:	d12d      	bne.n	8003cd4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003c78:	7bfb      	ldrb	r3, [r7, #15]
 8003c7a:	2b22      	cmp	r3, #34	; 0x22
 8003c7c:	d12a      	bne.n	8003cd4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d108      	bne.n	8003c9a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c96:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003c98:	e01c      	b.n	8003cd4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b40      	cmp	r3, #64	; 0x40
 8003ca4:	d103      	bne.n	8003cae <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f88e 	bl	8003dc8 <I2C_MemoryTransmit_TXE_BTF>
}
 8003cac:	e012      	b.n	8003cd4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb2:	781a      	ldrb	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cbe:	1c5a      	adds	r2, r3, #1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003cd2:	e7ff      	b.n	8003cd4 <I2C_MasterTransmit_TXE+0x130>
 8003cd4:	bf00      	nop
 8003cd6:	3710      	adds	r7, #16
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b21      	cmp	r3, #33	; 0x21
 8003cf4:	d164      	bne.n	8003dc0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d012      	beq.n	8003d26 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d04:	781a      	ldrb	r2, [r3, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d10:	1c5a      	adds	r2, r3, #1
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	b29a      	uxth	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003d24:	e04c      	b.n	8003dc0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2b08      	cmp	r3, #8
 8003d2a:	d01d      	beq.n	8003d68 <I2C_MasterTransmit_BTF+0x8c>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2b20      	cmp	r3, #32
 8003d30:	d01a      	beq.n	8003d68 <I2C_MasterTransmit_BTF+0x8c>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d38:	d016      	beq.n	8003d68 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	685a      	ldr	r2, [r3, #4]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d48:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2211      	movs	r2, #17
 8003d4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2220      	movs	r2, #32
 8003d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f7fd fe19 	bl	8001998 <HAL_I2C_MasterTxCpltCallback>
}
 8003d66:	e02b      	b.n	8003dc0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	685a      	ldr	r2, [r3, #4]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d76:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d86:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2220      	movs	r2, #32
 8003d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b40      	cmp	r3, #64	; 0x40
 8003da0:	d107      	bne.n	8003db2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f7ff fed2 	bl	8003b54 <HAL_I2C_MemTxCpltCallback>
}
 8003db0:	e006      	b.n	8003dc0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f7fd fdec 	bl	8001998 <HAL_I2C_MasterTxCpltCallback>
}
 8003dc0:	bf00      	nop
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dd6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d11d      	bne.n	8003e1c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d10b      	bne.n	8003e00 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003df8:	1c9a      	adds	r2, r3, #2
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003dfe:	e077      	b.n	8003ef0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	121b      	asrs	r3, r3, #8
 8003e08:	b2da      	uxtb	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e14:	1c5a      	adds	r2, r3, #1
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003e1a:	e069      	b.n	8003ef0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d10b      	bne.n	8003e3c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e28:	b2da      	uxtb	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e34:	1c5a      	adds	r2, r3, #1
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003e3a:	e059      	b.n	8003ef0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d152      	bne.n	8003eea <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003e44:	7bfb      	ldrb	r3, [r7, #15]
 8003e46:	2b22      	cmp	r3, #34	; 0x22
 8003e48:	d10d      	bne.n	8003e66 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e58:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e5e:	1c5a      	adds	r2, r3, #1
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003e64:	e044      	b.n	8003ef0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d015      	beq.n	8003e9c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
 8003e72:	2b21      	cmp	r3, #33	; 0x21
 8003e74:	d112      	bne.n	8003e9c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	781a      	ldrb	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e86:	1c5a      	adds	r2, r3, #1
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	3b01      	subs	r3, #1
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003e9a:	e029      	b.n	8003ef0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d124      	bne.n	8003ef0 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	2b21      	cmp	r3, #33	; 0x21
 8003eaa:	d121      	bne.n	8003ef0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	685a      	ldr	r2, [r3, #4]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003eba:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eca:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f7ff fe36 	bl	8003b54 <HAL_I2C_MemTxCpltCallback>
}
 8003ee8:	e002      	b.n	8003ef0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f7ff fab2 	bl	8003454 <I2C_Flush_DR>
}
 8003ef0:	bf00      	nop
 8003ef2:	3710      	adds	r7, #16
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b22      	cmp	r3, #34	; 0x22
 8003f0a:	f040 80b9 	bne.w	8004080 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f12:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	2b03      	cmp	r3, #3
 8003f20:	d921      	bls.n	8003f66 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	691a      	ldr	r2, [r3, #16]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	b2d2      	uxtb	r2, r2
 8003f2e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	1c5a      	adds	r2, r3, #1
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	3b01      	subs	r3, #1
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	2b03      	cmp	r3, #3
 8003f50:	f040 8096 	bne.w	8004080 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f62:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003f64:	e08c      	b.n	8004080 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d07f      	beq.n	800406e <I2C_MasterReceive_RXNE+0x176>
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d002      	beq.n	8003f7a <I2C_MasterReceive_RXNE+0x82>
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d179      	bne.n	800406e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f001 f83e 	bl	8004ffc <I2C_WaitOnSTOPRequestThroughIT>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d14c      	bne.n	8004020 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f94:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	685a      	ldr	r2, [r3, #4]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003fa4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	691a      	ldr	r2, [r3, #16]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb0:	b2d2      	uxtb	r2, r2
 8003fb2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb8:	1c5a      	adds	r2, r3, #1
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	b29a      	uxth	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b40      	cmp	r3, #64	; 0x40
 8003fde:	d10a      	bne.n	8003ff6 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f7ff fdba 	bl	8003b68 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003ff4:	e044      	b.n	8004080 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2b08      	cmp	r3, #8
 8004002:	d002      	beq.n	800400a <I2C_MasterReceive_RXNE+0x112>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2b20      	cmp	r3, #32
 8004008:	d103      	bne.n	8004012 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	631a      	str	r2, [r3, #48]	; 0x30
 8004010:	e002      	b.n	8004018 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2212      	movs	r2, #18
 8004016:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f7fd fcc7 	bl	80019ac <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800401e:	e02f      	b.n	8004080 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	685a      	ldr	r2, [r3, #4]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800402e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	691a      	ldr	r2, [r3, #16]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403a:	b2d2      	uxtb	r2, r2
 800403c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800404c:	b29b      	uxth	r3, r3
 800404e:	3b01      	subs	r3, #1
 8004050:	b29a      	uxth	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2220      	movs	r2, #32
 800405a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f7ff fd88 	bl	8003b7c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800406c:	e008      	b.n	8004080 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	685a      	ldr	r2, [r3, #4]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800407c:	605a      	str	r2, [r3, #4]
}
 800407e:	e7ff      	b.n	8004080 <I2C_MasterReceive_RXNE+0x188>
 8004080:	bf00      	nop
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004094:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800409a:	b29b      	uxth	r3, r3
 800409c:	2b04      	cmp	r3, #4
 800409e:	d11b      	bne.n	80040d8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	685a      	ldr	r2, [r3, #4]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ae:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	691a      	ldr	r2, [r3, #16]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ba:	b2d2      	uxtb	r2, r2
 80040bc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c2:	1c5a      	adds	r2, r3, #1
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	3b01      	subs	r3, #1
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80040d6:	e0c8      	b.n	800426a <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040dc:	b29b      	uxth	r3, r3
 80040de:	2b03      	cmp	r3, #3
 80040e0:	d129      	bne.n	8004136 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040f0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2b04      	cmp	r3, #4
 80040f6:	d00a      	beq.n	800410e <I2C_MasterReceive_BTF+0x86>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d007      	beq.n	800410e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800410c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	691a      	ldr	r2, [r3, #16]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004118:	b2d2      	uxtb	r2, r2
 800411a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004120:	1c5a      	adds	r2, r3, #1
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800412a:	b29b      	uxth	r3, r3
 800412c:	3b01      	subs	r3, #1
 800412e:	b29a      	uxth	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004134:	e099      	b.n	800426a <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800413a:	b29b      	uxth	r3, r3
 800413c:	2b02      	cmp	r3, #2
 800413e:	f040 8081 	bne.w	8004244 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d002      	beq.n	800414e <I2C_MasterReceive_BTF+0xc6>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2b10      	cmp	r3, #16
 800414c:	d108      	bne.n	8004160 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800415c:	601a      	str	r2, [r3, #0]
 800415e:	e019      	b.n	8004194 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2b04      	cmp	r3, #4
 8004164:	d002      	beq.n	800416c <I2C_MasterReceive_BTF+0xe4>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2b02      	cmp	r3, #2
 800416a:	d108      	bne.n	800417e <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	e00a      	b.n	8004194 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2b10      	cmp	r3, #16
 8004182:	d007      	beq.n	8004194 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004192:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	691a      	ldr	r2, [r3, #16]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419e:	b2d2      	uxtb	r2, r2
 80041a0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a6:	1c5a      	adds	r2, r3, #1
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	3b01      	subs	r3, #1
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	691a      	ldr	r2, [r3, #16]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c4:	b2d2      	uxtb	r2, r2
 80041c6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041cc:	1c5a      	adds	r2, r3, #1
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	3b01      	subs	r3, #1
 80041da:	b29a      	uxth	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	685a      	ldr	r2, [r3, #4]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80041ee:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2220      	movs	r2, #32
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	2b40      	cmp	r3, #64	; 0x40
 8004202:	d10a      	bne.n	800421a <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7ff fca8 	bl	8003b68 <HAL_I2C_MemRxCpltCallback>
}
 8004218:	e027      	b.n	800426a <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2b08      	cmp	r3, #8
 8004226:	d002      	beq.n	800422e <I2C_MasterReceive_BTF+0x1a6>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2b20      	cmp	r3, #32
 800422c:	d103      	bne.n	8004236 <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	631a      	str	r2, [r3, #48]	; 0x30
 8004234:	e002      	b.n	800423c <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2212      	movs	r2, #18
 800423a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f7fd fbb5 	bl	80019ac <HAL_I2C_MasterRxCpltCallback>
}
 8004242:	e012      	b.n	800426a <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	691a      	ldr	r2, [r3, #16]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004260:	b29b      	uxth	r3, r3
 8004262:	3b01      	subs	r3, #1
 8004264:	b29a      	uxth	r2, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800426a:	bf00      	nop
 800426c:	3710      	adds	r7, #16
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004272:	b480      	push	{r7}
 8004274:	b083      	sub	sp, #12
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b40      	cmp	r3, #64	; 0x40
 8004284:	d117      	bne.n	80042b6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800428a:	2b00      	cmp	r3, #0
 800428c:	d109      	bne.n	80042a2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004292:	b2db      	uxtb	r3, r3
 8004294:	461a      	mov	r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800429e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80042a0:	e067      	b.n	8004372 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	f043 0301 	orr.w	r3, r3, #1
 80042ac:	b2da      	uxtb	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	611a      	str	r2, [r3, #16]
}
 80042b4:	e05d      	b.n	8004372 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042be:	d133      	bne.n	8004328 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	2b21      	cmp	r3, #33	; 0x21
 80042ca:	d109      	bne.n	80042e0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	461a      	mov	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80042dc:	611a      	str	r2, [r3, #16]
 80042de:	e008      	b.n	80042f2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	f043 0301 	orr.w	r3, r3, #1
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d004      	beq.n	8004304 <I2C_Master_SB+0x92>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004300:	2b00      	cmp	r3, #0
 8004302:	d108      	bne.n	8004316 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004308:	2b00      	cmp	r3, #0
 800430a:	d032      	beq.n	8004372 <I2C_Master_SB+0x100>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004312:	2b00      	cmp	r3, #0
 8004314:	d02d      	beq.n	8004372 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	685a      	ldr	r2, [r3, #4]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004324:	605a      	str	r2, [r3, #4]
}
 8004326:	e024      	b.n	8004372 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800432c:	2b00      	cmp	r3, #0
 800432e:	d10e      	bne.n	800434e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004334:	b29b      	uxth	r3, r3
 8004336:	11db      	asrs	r3, r3, #7
 8004338:	b2db      	uxtb	r3, r3
 800433a:	f003 0306 	and.w	r3, r3, #6
 800433e:	b2db      	uxtb	r3, r3
 8004340:	f063 030f 	orn	r3, r3, #15
 8004344:	b2da      	uxtb	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	611a      	str	r2, [r3, #16]
}
 800434c:	e011      	b.n	8004372 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004352:	2b01      	cmp	r3, #1
 8004354:	d10d      	bne.n	8004372 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800435a:	b29b      	uxth	r3, r3
 800435c:	11db      	asrs	r3, r3, #7
 800435e:	b2db      	uxtb	r3, r3
 8004360:	f003 0306 	and.w	r3, r3, #6
 8004364:	b2db      	uxtb	r3, r3
 8004366:	f063 030e 	orn	r3, r3, #14
 800436a:	b2da      	uxtb	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	611a      	str	r2, [r3, #16]
}
 8004372:	bf00      	nop
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr

0800437e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800437e:	b480      	push	{r7}
 8004380:	b083      	sub	sp, #12
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800438a:	b2da      	uxtb	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004396:	2b00      	cmp	r3, #0
 8004398:	d004      	beq.n	80043a4 <I2C_Master_ADD10+0x26>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800439e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d108      	bne.n	80043b6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00c      	beq.n	80043c6 <I2C_Master_ADD10+0x48>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d007      	beq.n	80043c6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043c4:	605a      	str	r2, [r3, #4]
  }
}
 80043c6:	bf00      	nop
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b091      	sub	sp, #68	; 0x44
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e8:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ee:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b22      	cmp	r3, #34	; 0x22
 80043fa:	f040 8169 	bne.w	80046d0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10f      	bne.n	8004426 <I2C_Master_ADDR+0x54>
 8004406:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800440a:	2b40      	cmp	r3, #64	; 0x40
 800440c:	d10b      	bne.n	8004426 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800440e:	2300      	movs	r3, #0
 8004410:	633b      	str	r3, [r7, #48]	; 0x30
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	695b      	ldr	r3, [r3, #20]
 8004418:	633b      	str	r3, [r7, #48]	; 0x30
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	633b      	str	r3, [r7, #48]	; 0x30
 8004422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004424:	e160      	b.n	80046e8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800442a:	2b00      	cmp	r3, #0
 800442c:	d11d      	bne.n	800446a <I2C_Master_ADDR+0x98>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004436:	d118      	bne.n	800446a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004438:	2300      	movs	r3, #0
 800443a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	695b      	ldr	r3, [r3, #20]
 8004442:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800444c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800445c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004462:	1c5a      	adds	r2, r3, #1
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	651a      	str	r2, [r3, #80]	; 0x50
 8004468:	e13e      	b.n	80046e8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800446e:	b29b      	uxth	r3, r3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d113      	bne.n	800449c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004474:	2300      	movs	r3, #0
 8004476:	62bb      	str	r3, [r7, #40]	; 0x28
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	62bb      	str	r3, [r7, #40]	; 0x28
 8004488:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	e115      	b.n	80046c8 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	f040 808a 	bne.w	80045bc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80044a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044aa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80044ae:	d137      	bne.n	8004520 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044be:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044ce:	d113      	bne.n	80044f8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044de:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044e0:	2300      	movs	r3, #0
 80044e2:	627b      	str	r3, [r7, #36]	; 0x24
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	627b      	str	r3, [r7, #36]	; 0x24
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	627b      	str	r3, [r7, #36]	; 0x24
 80044f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f6:	e0e7      	b.n	80046c8 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044f8:	2300      	movs	r3, #0
 80044fa:	623b      	str	r3, [r7, #32]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	623b      	str	r3, [r7, #32]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	623b      	str	r3, [r7, #32]
 800450c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800451c:	601a      	str	r2, [r3, #0]
 800451e:	e0d3      	b.n	80046c8 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004522:	2b08      	cmp	r3, #8
 8004524:	d02e      	beq.n	8004584 <I2C_Master_ADDR+0x1b2>
 8004526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004528:	2b20      	cmp	r3, #32
 800452a:	d02b      	beq.n	8004584 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800452c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800452e:	2b12      	cmp	r3, #18
 8004530:	d102      	bne.n	8004538 <I2C_Master_ADDR+0x166>
 8004532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004534:	2b01      	cmp	r3, #1
 8004536:	d125      	bne.n	8004584 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800453a:	2b04      	cmp	r3, #4
 800453c:	d00e      	beq.n	800455c <I2C_Master_ADDR+0x18a>
 800453e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004540:	2b02      	cmp	r3, #2
 8004542:	d00b      	beq.n	800455c <I2C_Master_ADDR+0x18a>
 8004544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004546:	2b10      	cmp	r3, #16
 8004548:	d008      	beq.n	800455c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004558:	601a      	str	r2, [r3, #0]
 800455a:	e007      	b.n	800456c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800456a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800456c:	2300      	movs	r3, #0
 800456e:	61fb      	str	r3, [r7, #28]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	61fb      	str	r3, [r7, #28]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	61fb      	str	r3, [r7, #28]
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	e0a1      	b.n	80046c8 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004592:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004594:	2300      	movs	r3, #0
 8004596:	61bb      	str	r3, [r7, #24]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	61bb      	str	r3, [r7, #24]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	61bb      	str	r3, [r7, #24]
 80045a8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b8:	601a      	str	r2, [r3, #0]
 80045ba:	e085      	b.n	80046c8 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d14d      	bne.n	8004662 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80045c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c8:	2b04      	cmp	r3, #4
 80045ca:	d016      	beq.n	80045fa <I2C_Master_ADDR+0x228>
 80045cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d013      	beq.n	80045fa <I2C_Master_ADDR+0x228>
 80045d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d4:	2b10      	cmp	r3, #16
 80045d6:	d010      	beq.n	80045fa <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045e6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045f6:	601a      	str	r2, [r3, #0]
 80045f8:	e007      	b.n	800460a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004608:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004614:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004618:	d117      	bne.n	800464a <I2C_Master_ADDR+0x278>
 800461a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800461c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004620:	d00b      	beq.n	800463a <I2C_Master_ADDR+0x268>
 8004622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004624:	2b01      	cmp	r3, #1
 8004626:	d008      	beq.n	800463a <I2C_Master_ADDR+0x268>
 8004628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800462a:	2b08      	cmp	r3, #8
 800462c:	d005      	beq.n	800463a <I2C_Master_ADDR+0x268>
 800462e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004630:	2b10      	cmp	r3, #16
 8004632:	d002      	beq.n	800463a <I2C_Master_ADDR+0x268>
 8004634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004636:	2b20      	cmp	r3, #32
 8004638:	d107      	bne.n	800464a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004648:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800464a:	2300      	movs	r3, #0
 800464c:	617b      	str	r3, [r7, #20]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	617b      	str	r3, [r7, #20]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	617b      	str	r3, [r7, #20]
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	e032      	b.n	80046c8 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004670:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800467c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004680:	d117      	bne.n	80046b2 <I2C_Master_ADDR+0x2e0>
 8004682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004684:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004688:	d00b      	beq.n	80046a2 <I2C_Master_ADDR+0x2d0>
 800468a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800468c:	2b01      	cmp	r3, #1
 800468e:	d008      	beq.n	80046a2 <I2C_Master_ADDR+0x2d0>
 8004690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004692:	2b08      	cmp	r3, #8
 8004694:	d005      	beq.n	80046a2 <I2C_Master_ADDR+0x2d0>
 8004696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004698:	2b10      	cmp	r3, #16
 800469a:	d002      	beq.n	80046a2 <I2C_Master_ADDR+0x2d0>
 800469c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800469e:	2b20      	cmp	r3, #32
 80046a0:	d107      	bne.n	80046b2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	685a      	ldr	r2, [r3, #4]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80046b0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046b2:	2300      	movs	r3, #0
 80046b4:	613b      	str	r3, [r7, #16]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	695b      	ldr	r3, [r3, #20]
 80046bc:	613b      	str	r3, [r7, #16]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	613b      	str	r3, [r7, #16]
 80046c6:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80046ce:	e00b      	b.n	80046e8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046d0:	2300      	movs	r3, #0
 80046d2:	60fb      	str	r3, [r7, #12]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	60fb      	str	r3, [r7, #12]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	60fb      	str	r3, [r7, #12]
 80046e4:	68fb      	ldr	r3, [r7, #12]
}
 80046e6:	e7ff      	b.n	80046e8 <I2C_Master_ADDR+0x316>
 80046e8:	bf00      	nop
 80046ea:	3744      	adds	r7, #68	; 0x44
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004702:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004708:	b29b      	uxth	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d02b      	beq.n	8004766 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004712:	781a      	ldrb	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471e:	1c5a      	adds	r2, r3, #1
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004728:	b29b      	uxth	r3, r3
 800472a:	3b01      	subs	r3, #1
 800472c:	b29a      	uxth	r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004736:	b29b      	uxth	r3, r3
 8004738:	2b00      	cmp	r3, #0
 800473a:	d114      	bne.n	8004766 <I2C_SlaveTransmit_TXE+0x72>
 800473c:	7bfb      	ldrb	r3, [r7, #15]
 800473e:	2b29      	cmp	r3, #41	; 0x29
 8004740:	d111      	bne.n	8004766 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	685a      	ldr	r2, [r3, #4]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004750:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2221      	movs	r2, #33	; 0x21
 8004756:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2228      	movs	r2, #40	; 0x28
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f7ff f9cb 	bl	8003afc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004766:	bf00      	nop
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800477a:	b29b      	uxth	r3, r3
 800477c:	2b00      	cmp	r3, #0
 800477e:	d011      	beq.n	80047a4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004784:	781a      	ldrb	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004790:	1c5a      	adds	r2, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800479a:	b29b      	uxth	r3, r3
 800479c:	3b01      	subs	r3, #1
 800479e:	b29a      	uxth	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047be:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d02c      	beq.n	8004824 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	691a      	ldr	r2, [r3, #16]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d4:	b2d2      	uxtb	r2, r2
 80047d6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047dc:	1c5a      	adds	r2, r3, #1
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	3b01      	subs	r3, #1
 80047ea:	b29a      	uxth	r2, r3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d114      	bne.n	8004824 <I2C_SlaveReceive_RXNE+0x74>
 80047fa:	7bfb      	ldrb	r3, [r7, #15]
 80047fc:	2b2a      	cmp	r3, #42	; 0x2a
 80047fe:	d111      	bne.n	8004824 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800480e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2222      	movs	r2, #34	; 0x22
 8004814:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2228      	movs	r2, #40	; 0x28
 800481a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f7ff f976 	bl	8003b10 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004824:	bf00      	nop
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004838:	b29b      	uxth	r3, r3
 800483a:	2b00      	cmp	r3, #0
 800483c:	d012      	beq.n	8004864 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	691a      	ldr	r2, [r3, #16]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004848:	b2d2      	uxtb	r2, r2
 800484a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004850:	1c5a      	adds	r2, r3, #1
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800485a:	b29b      	uxth	r3, r3
 800485c:	3b01      	subs	r3, #1
 800485e:	b29a      	uxth	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004864:	bf00      	nop
 8004866:	370c      	adds	r7, #12
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr

08004870 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800487a:	2300      	movs	r3, #0
 800487c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004884:	b2db      	uxtb	r3, r3
 8004886:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800488a:	2b28      	cmp	r3, #40	; 0x28
 800488c:	d125      	bne.n	80048da <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	685a      	ldr	r2, [r3, #4]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800489c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	f003 0304 	and.w	r3, r3, #4
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d101      	bne.n	80048ac <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80048a8:	2301      	movs	r3, #1
 80048aa:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d103      	bne.n	80048be <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	81bb      	strh	r3, [r7, #12]
 80048bc:	e002      	b.n	80048c4 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	699b      	ldr	r3, [r3, #24]
 80048c2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80048cc:	89ba      	ldrh	r2, [r7, #12]
 80048ce:	7bfb      	ldrb	r3, [r7, #15]
 80048d0:	4619      	mov	r1, r3
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7ff f926 	bl	8003b24 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80048d8:	e00e      	b.n	80048f8 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048da:	2300      	movs	r3, #0
 80048dc:	60bb      	str	r3, [r7, #8]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	60bb      	str	r3, [r7, #8]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	60bb      	str	r3, [r7, #8]
 80048ee:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80048f8:	bf00      	nop
 80048fa:	3710      	adds	r7, #16
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800490e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800491e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004920:	2300      	movs	r3, #0
 8004922:	60bb      	str	r3, [r7, #8]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	60bb      	str	r3, [r7, #8]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f042 0201 	orr.w	r2, r2, #1
 800493a:	601a      	str	r2, [r3, #0]
 800493c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800494c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004958:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800495c:	d172      	bne.n	8004a44 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800495e:	7bfb      	ldrb	r3, [r7, #15]
 8004960:	2b22      	cmp	r3, #34	; 0x22
 8004962:	d002      	beq.n	800496a <I2C_Slave_STOPF+0x6a>
 8004964:	7bfb      	ldrb	r3, [r7, #15]
 8004966:	2b2a      	cmp	r3, #42	; 0x2a
 8004968:	d135      	bne.n	80049d6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	b29a      	uxth	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497c:	b29b      	uxth	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d005      	beq.n	800498e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004986:	f043 0204 	orr.w	r2, r3, #4
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	685a      	ldr	r2, [r3, #4]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800499c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7fe fa4e 	bl	8002e44 <HAL_DMA_GetState>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d049      	beq.n	8004a42 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b2:	4a69      	ldr	r2, [pc, #420]	; (8004b58 <I2C_Slave_STOPF+0x258>)
 80049b4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fe fa20 	bl	8002e00 <HAL_DMA_Abort_IT>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d03d      	beq.n	8004a42 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80049d0:	4610      	mov	r0, r2
 80049d2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80049d4:	e035      	b.n	8004a42 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	b29a      	uxth	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d005      	beq.n	80049fa <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	f043 0204 	orr.w	r2, r3, #4
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	685a      	ldr	r2, [r3, #4]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a08:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f7fe fa18 	bl	8002e44 <HAL_DMA_GetState>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d014      	beq.n	8004a44 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a1e:	4a4e      	ldr	r2, [pc, #312]	; (8004b58 <I2C_Slave_STOPF+0x258>)
 8004a20:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7fe f9ea 	bl	8002e00 <HAL_DMA_Abort_IT>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d008      	beq.n	8004a44 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004a3c:	4610      	mov	r0, r2
 8004a3e:	4798      	blx	r3
 8004a40:	e000      	b.n	8004a44 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a42:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d03e      	beq.n	8004acc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	f003 0304 	and.w	r3, r3, #4
 8004a58:	2b04      	cmp	r3, #4
 8004a5a:	d112      	bne.n	8004a82 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	691a      	ldr	r2, [r3, #16]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6e:	1c5a      	adds	r2, r3, #1
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a8c:	2b40      	cmp	r3, #64	; 0x40
 8004a8e:	d112      	bne.n	8004ab6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	691a      	ldr	r2, [r3, #16]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9a:	b2d2      	uxtb	r2, r2
 8004a9c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa2:	1c5a      	adds	r2, r3, #1
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	b29a      	uxth	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d005      	beq.n	8004acc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac4:	f043 0204 	orr.w	r2, r3, #4
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d003      	beq.n	8004adc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f000 f8b7 	bl	8004c48 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004ada:	e039      	b.n	8004b50 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004adc:	7bfb      	ldrb	r3, [r7, #15]
 8004ade:	2b2a      	cmp	r3, #42	; 0x2a
 8004ae0:	d109      	bne.n	8004af6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2228      	movs	r2, #40	; 0x28
 8004aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f7ff f80d 	bl	8003b10 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	2b28      	cmp	r3, #40	; 0x28
 8004b00:	d111      	bne.n	8004b26 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a15      	ldr	r2, [pc, #84]	; (8004b5c <I2C_Slave_STOPF+0x25c>)
 8004b06:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2220      	movs	r2, #32
 8004b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f7ff f80e 	bl	8003b40 <HAL_I2C_ListenCpltCallback>
}
 8004b24:	e014      	b.n	8004b50 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2a:	2b22      	cmp	r3, #34	; 0x22
 8004b2c:	d002      	beq.n	8004b34 <I2C_Slave_STOPF+0x234>
 8004b2e:	7bfb      	ldrb	r3, [r7, #15]
 8004b30:	2b22      	cmp	r3, #34	; 0x22
 8004b32:	d10d      	bne.n	8004b50 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7fe ffe0 	bl	8003b10 <HAL_I2C_SlaveRxCpltCallback>
}
 8004b50:	bf00      	nop
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	08004ead 	.word	0x08004ead
 8004b5c:	ffff0000 	.word	0xffff0000

08004b60 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b6e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b74:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	2b08      	cmp	r3, #8
 8004b7a:	d002      	beq.n	8004b82 <I2C_Slave_AF+0x22>
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	2b20      	cmp	r3, #32
 8004b80:	d129      	bne.n	8004bd6 <I2C_Slave_AF+0x76>
 8004b82:	7bfb      	ldrb	r3, [r7, #15]
 8004b84:	2b28      	cmp	r3, #40	; 0x28
 8004b86:	d126      	bne.n	8004bd6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a2e      	ldr	r2, [pc, #184]	; (8004c44 <I2C_Slave_AF+0xe4>)
 8004b8c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b9c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ba6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bb6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2220      	movs	r2, #32
 8004bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f7fe ffb6 	bl	8003b40 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004bd4:	e031      	b.n	8004c3a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004bd6:	7bfb      	ldrb	r3, [r7, #15]
 8004bd8:	2b21      	cmp	r3, #33	; 0x21
 8004bda:	d129      	bne.n	8004c30 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a19      	ldr	r2, [pc, #100]	; (8004c44 <I2C_Slave_AF+0xe4>)
 8004be0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2221      	movs	r2, #33	; 0x21
 8004be6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2220      	movs	r2, #32
 8004bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	685a      	ldr	r2, [r3, #4]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004c06:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c10:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c20:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f7fe fc16 	bl	8003454 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f7fe ff67 	bl	8003afc <HAL_I2C_SlaveTxCpltCallback>
}
 8004c2e:	e004      	b.n	8004c3a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c38:	615a      	str	r2, [r3, #20]
}
 8004c3a:	bf00      	nop
 8004c3c:	3710      	adds	r7, #16
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	ffff0000 	.word	0xffff0000

08004c48 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c56:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c5e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004c60:	7bbb      	ldrb	r3, [r7, #14]
 8004c62:	2b10      	cmp	r3, #16
 8004c64:	d002      	beq.n	8004c6c <I2C_ITError+0x24>
 8004c66:	7bbb      	ldrb	r3, [r7, #14]
 8004c68:	2b40      	cmp	r3, #64	; 0x40
 8004c6a:	d10a      	bne.n	8004c82 <I2C_ITError+0x3a>
 8004c6c:	7bfb      	ldrb	r3, [r7, #15]
 8004c6e:	2b22      	cmp	r3, #34	; 0x22
 8004c70:	d107      	bne.n	8004c82 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c80:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c82:	7bfb      	ldrb	r3, [r7, #15]
 8004c84:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004c88:	2b28      	cmp	r3, #40	; 0x28
 8004c8a:	d107      	bne.n	8004c9c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2228      	movs	r2, #40	; 0x28
 8004c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004c9a:	e015      	b.n	8004cc8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ca6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004caa:	d00a      	beq.n	8004cc2 <I2C_ITError+0x7a>
 8004cac:	7bfb      	ldrb	r3, [r7, #15]
 8004cae:	2b60      	cmp	r3, #96	; 0x60
 8004cb0:	d007      	beq.n	8004cc2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004cd6:	d162      	bne.n	8004d9e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ce6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d020      	beq.n	8004d38 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cfa:	4a6a      	ldr	r2, [pc, #424]	; (8004ea4 <I2C_ITError+0x25c>)
 8004cfc:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7fe f87c 	bl	8002e00 <HAL_DMA_Abort_IT>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f000 8089 	beq.w	8004e22 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 0201 	bic.w	r2, r2, #1
 8004d1e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2220      	movs	r2, #32
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d32:	4610      	mov	r0, r2
 8004d34:	4798      	blx	r3
 8004d36:	e074      	b.n	8004e22 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d3c:	4a59      	ldr	r2, [pc, #356]	; (8004ea4 <I2C_ITError+0x25c>)
 8004d3e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d44:	4618      	mov	r0, r3
 8004d46:	f7fe f85b 	bl	8002e00 <HAL_DMA_Abort_IT>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d068      	beq.n	8004e22 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d5a:	2b40      	cmp	r3, #64	; 0x40
 8004d5c:	d10b      	bne.n	8004d76 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	691a      	ldr	r2, [r3, #16]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d68:	b2d2      	uxtb	r2, r2
 8004d6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d70:	1c5a      	adds	r2, r3, #1
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 0201 	bic.w	r2, r2, #1
 8004d84:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d98:	4610      	mov	r0, r2
 8004d9a:	4798      	blx	r3
 8004d9c:	e041      	b.n	8004e22 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b60      	cmp	r3, #96	; 0x60
 8004da8:	d125      	bne.n	8004df6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2220      	movs	r2, #32
 8004dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	695b      	ldr	r3, [r3, #20]
 8004dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc2:	2b40      	cmp	r3, #64	; 0x40
 8004dc4:	d10b      	bne.n	8004dde <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	691a      	ldr	r2, [r3, #16]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd0:	b2d2      	uxtb	r2, r2
 8004dd2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd8:	1c5a      	adds	r2, r3, #1
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f022 0201 	bic.w	r2, r2, #1
 8004dec:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7fe fece 	bl	8003b90 <HAL_I2C_AbortCpltCallback>
 8004df4:	e015      	b.n	8004e22 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	695b      	ldr	r3, [r3, #20]
 8004dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e00:	2b40      	cmp	r3, #64	; 0x40
 8004e02:	d10b      	bne.n	8004e1c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	691a      	ldr	r2, [r3, #16]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0e:	b2d2      	uxtb	r2, r2
 8004e10:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e16:	1c5a      	adds	r2, r3, #1
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f7fe fead 	bl	8003b7c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e26:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10e      	bne.n	8004e50 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d109      	bne.n	8004e50 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d104      	bne.n	8004e50 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d007      	beq.n	8004e60 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e5e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e66:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b04      	cmp	r3, #4
 8004e72:	d113      	bne.n	8004e9c <I2C_ITError+0x254>
 8004e74:	7bfb      	ldrb	r3, [r7, #15]
 8004e76:	2b28      	cmp	r3, #40	; 0x28
 8004e78:	d110      	bne.n	8004e9c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ea8 <I2C_ITError+0x260>)
 8004e7e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2220      	movs	r2, #32
 8004e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f7fe fe52 	bl	8003b40 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e9c:	bf00      	nop
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	08004ead 	.word	0x08004ead
 8004ea8:	ffff0000 	.word	0xffff0000

08004eac <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ebc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004ec6:	4b4b      	ldr	r3, [pc, #300]	; (8004ff4 <I2C_DMAAbort+0x148>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	08db      	lsrs	r3, r3, #3
 8004ecc:	4a4a      	ldr	r2, [pc, #296]	; (8004ff8 <I2C_DMAAbort+0x14c>)
 8004ece:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed2:	0a1a      	lsrs	r2, r3, #8
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	4413      	add	r3, r2
 8004eda:	00da      	lsls	r2, r3, #3
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d106      	bne.n	8004ef4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eea:	f043 0220 	orr.w	r2, r3, #32
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004ef2:	e00a      	b.n	8004f0a <I2C_DMAAbort+0x5e>
    }
    count--;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	3b01      	subs	r3, #1
 8004ef8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f08:	d0ea      	beq.n	8004ee0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f16:	2200      	movs	r2, #0
 8004f18:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d003      	beq.n	8004f2a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f26:	2200      	movs	r2, #0
 8004f28:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f38:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d003      	beq.n	8004f50 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d003      	beq.n	8004f60 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 0201 	bic.w	r2, r2, #1
 8004f6e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	2b60      	cmp	r3, #96	; 0x60
 8004f7a:	d10e      	bne.n	8004f9a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	2220      	movs	r2, #32
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004f92:	6978      	ldr	r0, [r7, #20]
 8004f94:	f7fe fdfc 	bl	8003b90 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f98:	e027      	b.n	8004fea <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f9a:	7cfb      	ldrb	r3, [r7, #19]
 8004f9c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004fa0:	2b28      	cmp	r3, #40	; 0x28
 8004fa2:	d117      	bne.n	8004fd4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f042 0201 	orr.w	r2, r2, #1
 8004fb2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004fc2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	2228      	movs	r2, #40	; 0x28
 8004fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004fd2:	e007      	b.n	8004fe4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	2220      	movs	r2, #32
 8004fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004fe4:	6978      	ldr	r0, [r7, #20]
 8004fe6:	f7fe fdc9 	bl	8003b7c <HAL_I2C_ErrorCallback>
}
 8004fea:	bf00      	nop
 8004fec:	3718      	adds	r7, #24
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	20000008 	.word	0x20000008
 8004ff8:	14f8b589 	.word	0x14f8b589

08004ffc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005004:	2300      	movs	r3, #0
 8005006:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005008:	4b13      	ldr	r3, [pc, #76]	; (8005058 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	08db      	lsrs	r3, r3, #3
 800500e:	4a13      	ldr	r2, [pc, #76]	; (800505c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005010:	fba2 2303 	umull	r2, r3, r2, r3
 8005014:	0a1a      	lsrs	r2, r3, #8
 8005016:	4613      	mov	r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	4413      	add	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	3b01      	subs	r3, #1
 8005022:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d107      	bne.n	800503a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502e:	f043 0220 	orr.w	r2, r3, #32
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e008      	b.n	800504c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005044:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005048:	d0e9      	beq.n	800501e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800504a:	2300      	movs	r3, #0
}
 800504c:	4618      	mov	r0, r3
 800504e:	3714      	adds	r7, #20
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr
 8005058:	20000008 	.word	0x20000008
 800505c:	14f8b589 	.word	0x14f8b589

08005060 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005070:	d103      	bne.n	800507a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005078:	e007      	b.n	800508a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800507e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005082:	d102      	bne.n	800508a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2208      	movs	r2, #8
 8005088:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800508a:	bf00      	nop
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
	...

08005098 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b086      	sub	sp, #24
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d101      	bne.n	80050aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	e267      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0301 	and.w	r3, r3, #1
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d075      	beq.n	80051a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050b6:	4b88      	ldr	r3, [pc, #544]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f003 030c 	and.w	r3, r3, #12
 80050be:	2b04      	cmp	r3, #4
 80050c0:	d00c      	beq.n	80050dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050c2:	4b85      	ldr	r3, [pc, #532]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050ca:	2b08      	cmp	r3, #8
 80050cc:	d112      	bne.n	80050f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050ce:	4b82      	ldr	r3, [pc, #520]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050da:	d10b      	bne.n	80050f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050dc:	4b7e      	ldr	r3, [pc, #504]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d05b      	beq.n	80051a0 <HAL_RCC_OscConfig+0x108>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d157      	bne.n	80051a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e242      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050fc:	d106      	bne.n	800510c <HAL_RCC_OscConfig+0x74>
 80050fe:	4b76      	ldr	r3, [pc, #472]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a75      	ldr	r2, [pc, #468]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 8005104:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005108:	6013      	str	r3, [r2, #0]
 800510a:	e01d      	b.n	8005148 <HAL_RCC_OscConfig+0xb0>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005114:	d10c      	bne.n	8005130 <HAL_RCC_OscConfig+0x98>
 8005116:	4b70      	ldr	r3, [pc, #448]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a6f      	ldr	r2, [pc, #444]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 800511c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005120:	6013      	str	r3, [r2, #0]
 8005122:	4b6d      	ldr	r3, [pc, #436]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a6c      	ldr	r2, [pc, #432]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 8005128:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800512c:	6013      	str	r3, [r2, #0]
 800512e:	e00b      	b.n	8005148 <HAL_RCC_OscConfig+0xb0>
 8005130:	4b69      	ldr	r3, [pc, #420]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a68      	ldr	r2, [pc, #416]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 8005136:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800513a:	6013      	str	r3, [r2, #0]
 800513c:	4b66      	ldr	r3, [pc, #408]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a65      	ldr	r2, [pc, #404]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 8005142:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005146:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d013      	beq.n	8005178 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005150:	f7fd f8ec 	bl	800232c <HAL_GetTick>
 8005154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005156:	e008      	b.n	800516a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005158:	f7fd f8e8 	bl	800232c <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	2b64      	cmp	r3, #100	; 0x64
 8005164:	d901      	bls.n	800516a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e207      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800516a:	4b5b      	ldr	r3, [pc, #364]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d0f0      	beq.n	8005158 <HAL_RCC_OscConfig+0xc0>
 8005176:	e014      	b.n	80051a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005178:	f7fd f8d8 	bl	800232c <HAL_GetTick>
 800517c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800517e:	e008      	b.n	8005192 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005180:	f7fd f8d4 	bl	800232c <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b64      	cmp	r3, #100	; 0x64
 800518c:	d901      	bls.n	8005192 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e1f3      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005192:	4b51      	ldr	r3, [pc, #324]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1f0      	bne.n	8005180 <HAL_RCC_OscConfig+0xe8>
 800519e:	e000      	b.n	80051a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 0302 	and.w	r3, r3, #2
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d063      	beq.n	8005276 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051ae:	4b4a      	ldr	r3, [pc, #296]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f003 030c 	and.w	r3, r3, #12
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00b      	beq.n	80051d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051ba:	4b47      	ldr	r3, [pc, #284]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051c2:	2b08      	cmp	r3, #8
 80051c4:	d11c      	bne.n	8005200 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051c6:	4b44      	ldr	r3, [pc, #272]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d116      	bne.n	8005200 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051d2:	4b41      	ldr	r3, [pc, #260]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 0302 	and.w	r3, r3, #2
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d005      	beq.n	80051ea <HAL_RCC_OscConfig+0x152>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d001      	beq.n	80051ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e1c7      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051ea:	4b3b      	ldr	r3, [pc, #236]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	00db      	lsls	r3, r3, #3
 80051f8:	4937      	ldr	r1, [pc, #220]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051fe:	e03a      	b.n	8005276 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d020      	beq.n	800524a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005208:	4b34      	ldr	r3, [pc, #208]	; (80052dc <HAL_RCC_OscConfig+0x244>)
 800520a:	2201      	movs	r2, #1
 800520c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800520e:	f7fd f88d 	bl	800232c <HAL_GetTick>
 8005212:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005214:	e008      	b.n	8005228 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005216:	f7fd f889 	bl	800232c <HAL_GetTick>
 800521a:	4602      	mov	r2, r0
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	1ad3      	subs	r3, r2, r3
 8005220:	2b02      	cmp	r3, #2
 8005222:	d901      	bls.n	8005228 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005224:	2303      	movs	r3, #3
 8005226:	e1a8      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005228:	4b2b      	ldr	r3, [pc, #172]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	2b00      	cmp	r3, #0
 8005232:	d0f0      	beq.n	8005216 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005234:	4b28      	ldr	r3, [pc, #160]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	691b      	ldr	r3, [r3, #16]
 8005240:	00db      	lsls	r3, r3, #3
 8005242:	4925      	ldr	r1, [pc, #148]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 8005244:	4313      	orrs	r3, r2
 8005246:	600b      	str	r3, [r1, #0]
 8005248:	e015      	b.n	8005276 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800524a:	4b24      	ldr	r3, [pc, #144]	; (80052dc <HAL_RCC_OscConfig+0x244>)
 800524c:	2200      	movs	r2, #0
 800524e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005250:	f7fd f86c 	bl	800232c <HAL_GetTick>
 8005254:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005256:	e008      	b.n	800526a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005258:	f7fd f868 	bl	800232c <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	2b02      	cmp	r3, #2
 8005264:	d901      	bls.n	800526a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005266:	2303      	movs	r3, #3
 8005268:	e187      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800526a:	4b1b      	ldr	r3, [pc, #108]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0302 	and.w	r3, r3, #2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d1f0      	bne.n	8005258 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0308 	and.w	r3, r3, #8
 800527e:	2b00      	cmp	r3, #0
 8005280:	d036      	beq.n	80052f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d016      	beq.n	80052b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800528a:	4b15      	ldr	r3, [pc, #84]	; (80052e0 <HAL_RCC_OscConfig+0x248>)
 800528c:	2201      	movs	r2, #1
 800528e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005290:	f7fd f84c 	bl	800232c <HAL_GetTick>
 8005294:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005296:	e008      	b.n	80052aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005298:	f7fd f848 	bl	800232c <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d901      	bls.n	80052aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e167      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052aa:	4b0b      	ldr	r3, [pc, #44]	; (80052d8 <HAL_RCC_OscConfig+0x240>)
 80052ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052ae:	f003 0302 	and.w	r3, r3, #2
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d0f0      	beq.n	8005298 <HAL_RCC_OscConfig+0x200>
 80052b6:	e01b      	b.n	80052f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052b8:	4b09      	ldr	r3, [pc, #36]	; (80052e0 <HAL_RCC_OscConfig+0x248>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052be:	f7fd f835 	bl	800232c <HAL_GetTick>
 80052c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052c4:	e00e      	b.n	80052e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052c6:	f7fd f831 	bl	800232c <HAL_GetTick>
 80052ca:	4602      	mov	r2, r0
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	2b02      	cmp	r3, #2
 80052d2:	d907      	bls.n	80052e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e150      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
 80052d8:	40023800 	.word	0x40023800
 80052dc:	42470000 	.word	0x42470000
 80052e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052e4:	4b88      	ldr	r3, [pc, #544]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 80052e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052e8:	f003 0302 	and.w	r3, r3, #2
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d1ea      	bne.n	80052c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0304 	and.w	r3, r3, #4
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f000 8097 	beq.w	800542c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052fe:	2300      	movs	r3, #0
 8005300:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005302:	4b81      	ldr	r3, [pc, #516]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 8005304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10f      	bne.n	800532e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800530e:	2300      	movs	r3, #0
 8005310:	60bb      	str	r3, [r7, #8]
 8005312:	4b7d      	ldr	r3, [pc, #500]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 8005314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005316:	4a7c      	ldr	r2, [pc, #496]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 8005318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800531c:	6413      	str	r3, [r2, #64]	; 0x40
 800531e:	4b7a      	ldr	r3, [pc, #488]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 8005320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005326:	60bb      	str	r3, [r7, #8]
 8005328:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800532a:	2301      	movs	r3, #1
 800532c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800532e:	4b77      	ldr	r3, [pc, #476]	; (800550c <HAL_RCC_OscConfig+0x474>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005336:	2b00      	cmp	r3, #0
 8005338:	d118      	bne.n	800536c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800533a:	4b74      	ldr	r3, [pc, #464]	; (800550c <HAL_RCC_OscConfig+0x474>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a73      	ldr	r2, [pc, #460]	; (800550c <HAL_RCC_OscConfig+0x474>)
 8005340:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005344:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005346:	f7fc fff1 	bl	800232c <HAL_GetTick>
 800534a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800534c:	e008      	b.n	8005360 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800534e:	f7fc ffed 	bl	800232c <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d901      	bls.n	8005360 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e10c      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005360:	4b6a      	ldr	r3, [pc, #424]	; (800550c <HAL_RCC_OscConfig+0x474>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005368:	2b00      	cmp	r3, #0
 800536a:	d0f0      	beq.n	800534e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d106      	bne.n	8005382 <HAL_RCC_OscConfig+0x2ea>
 8005374:	4b64      	ldr	r3, [pc, #400]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 8005376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005378:	4a63      	ldr	r2, [pc, #396]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 800537a:	f043 0301 	orr.w	r3, r3, #1
 800537e:	6713      	str	r3, [r2, #112]	; 0x70
 8005380:	e01c      	b.n	80053bc <HAL_RCC_OscConfig+0x324>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	2b05      	cmp	r3, #5
 8005388:	d10c      	bne.n	80053a4 <HAL_RCC_OscConfig+0x30c>
 800538a:	4b5f      	ldr	r3, [pc, #380]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 800538c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800538e:	4a5e      	ldr	r2, [pc, #376]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 8005390:	f043 0304 	orr.w	r3, r3, #4
 8005394:	6713      	str	r3, [r2, #112]	; 0x70
 8005396:	4b5c      	ldr	r3, [pc, #368]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 8005398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800539a:	4a5b      	ldr	r2, [pc, #364]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 800539c:	f043 0301 	orr.w	r3, r3, #1
 80053a0:	6713      	str	r3, [r2, #112]	; 0x70
 80053a2:	e00b      	b.n	80053bc <HAL_RCC_OscConfig+0x324>
 80053a4:	4b58      	ldr	r3, [pc, #352]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 80053a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053a8:	4a57      	ldr	r2, [pc, #348]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 80053aa:	f023 0301 	bic.w	r3, r3, #1
 80053ae:	6713      	str	r3, [r2, #112]	; 0x70
 80053b0:	4b55      	ldr	r3, [pc, #340]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 80053b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b4:	4a54      	ldr	r2, [pc, #336]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 80053b6:	f023 0304 	bic.w	r3, r3, #4
 80053ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d015      	beq.n	80053f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053c4:	f7fc ffb2 	bl	800232c <HAL_GetTick>
 80053c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053ca:	e00a      	b.n	80053e2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053cc:	f7fc ffae 	bl	800232c <HAL_GetTick>
 80053d0:	4602      	mov	r2, r0
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	1ad3      	subs	r3, r2, r3
 80053d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80053da:	4293      	cmp	r3, r2
 80053dc:	d901      	bls.n	80053e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e0cb      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053e2:	4b49      	ldr	r3, [pc, #292]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 80053e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e6:	f003 0302 	and.w	r3, r3, #2
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d0ee      	beq.n	80053cc <HAL_RCC_OscConfig+0x334>
 80053ee:	e014      	b.n	800541a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053f0:	f7fc ff9c 	bl	800232c <HAL_GetTick>
 80053f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053f6:	e00a      	b.n	800540e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053f8:	f7fc ff98 	bl	800232c <HAL_GetTick>
 80053fc:	4602      	mov	r2, r0
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	f241 3288 	movw	r2, #5000	; 0x1388
 8005406:	4293      	cmp	r3, r2
 8005408:	d901      	bls.n	800540e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e0b5      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800540e:	4b3e      	ldr	r3, [pc, #248]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 8005410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1ee      	bne.n	80053f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800541a:	7dfb      	ldrb	r3, [r7, #23]
 800541c:	2b01      	cmp	r3, #1
 800541e:	d105      	bne.n	800542c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005420:	4b39      	ldr	r3, [pc, #228]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 8005422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005424:	4a38      	ldr	r2, [pc, #224]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 8005426:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800542a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	699b      	ldr	r3, [r3, #24]
 8005430:	2b00      	cmp	r3, #0
 8005432:	f000 80a1 	beq.w	8005578 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005436:	4b34      	ldr	r3, [pc, #208]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f003 030c 	and.w	r3, r3, #12
 800543e:	2b08      	cmp	r3, #8
 8005440:	d05c      	beq.n	80054fc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	2b02      	cmp	r3, #2
 8005448:	d141      	bne.n	80054ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800544a:	4b31      	ldr	r3, [pc, #196]	; (8005510 <HAL_RCC_OscConfig+0x478>)
 800544c:	2200      	movs	r2, #0
 800544e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005450:	f7fc ff6c 	bl	800232c <HAL_GetTick>
 8005454:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005456:	e008      	b.n	800546a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005458:	f7fc ff68 	bl	800232c <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b02      	cmp	r3, #2
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e087      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800546a:	4b27      	ldr	r3, [pc, #156]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1f0      	bne.n	8005458 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	69da      	ldr	r2, [r3, #28]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a1b      	ldr	r3, [r3, #32]
 800547e:	431a      	orrs	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005484:	019b      	lsls	r3, r3, #6
 8005486:	431a      	orrs	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800548c:	085b      	lsrs	r3, r3, #1
 800548e:	3b01      	subs	r3, #1
 8005490:	041b      	lsls	r3, r3, #16
 8005492:	431a      	orrs	r2, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005498:	061b      	lsls	r3, r3, #24
 800549a:	491b      	ldr	r1, [pc, #108]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 800549c:	4313      	orrs	r3, r2
 800549e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054a0:	4b1b      	ldr	r3, [pc, #108]	; (8005510 <HAL_RCC_OscConfig+0x478>)
 80054a2:	2201      	movs	r2, #1
 80054a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054a6:	f7fc ff41 	bl	800232c <HAL_GetTick>
 80054aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054ac:	e008      	b.n	80054c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054ae:	f7fc ff3d 	bl	800232c <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d901      	bls.n	80054c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80054bc:	2303      	movs	r3, #3
 80054be:	e05c      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054c0:	4b11      	ldr	r3, [pc, #68]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d0f0      	beq.n	80054ae <HAL_RCC_OscConfig+0x416>
 80054cc:	e054      	b.n	8005578 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054ce:	4b10      	ldr	r3, [pc, #64]	; (8005510 <HAL_RCC_OscConfig+0x478>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054d4:	f7fc ff2a 	bl	800232c <HAL_GetTick>
 80054d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054da:	e008      	b.n	80054ee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054dc:	f7fc ff26 	bl	800232c <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e045      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054ee:	4b06      	ldr	r3, [pc, #24]	; (8005508 <HAL_RCC_OscConfig+0x470>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d1f0      	bne.n	80054dc <HAL_RCC_OscConfig+0x444>
 80054fa:	e03d      	b.n	8005578 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	699b      	ldr	r3, [r3, #24]
 8005500:	2b01      	cmp	r3, #1
 8005502:	d107      	bne.n	8005514 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	e038      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
 8005508:	40023800 	.word	0x40023800
 800550c:	40007000 	.word	0x40007000
 8005510:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005514:	4b1b      	ldr	r3, [pc, #108]	; (8005584 <HAL_RCC_OscConfig+0x4ec>)
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	2b01      	cmp	r3, #1
 8005520:	d028      	beq.n	8005574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800552c:	429a      	cmp	r2, r3
 800552e:	d121      	bne.n	8005574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800553a:	429a      	cmp	r2, r3
 800553c:	d11a      	bne.n	8005574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800553e:	68fa      	ldr	r2, [r7, #12]
 8005540:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005544:	4013      	ands	r3, r2
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800554a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800554c:	4293      	cmp	r3, r2
 800554e:	d111      	bne.n	8005574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800555a:	085b      	lsrs	r3, r3, #1
 800555c:	3b01      	subs	r3, #1
 800555e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005560:	429a      	cmp	r2, r3
 8005562:	d107      	bne.n	8005574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800556e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005570:	429a      	cmp	r2, r3
 8005572:	d001      	beq.n	8005578 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e000      	b.n	800557a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3718      	adds	r7, #24
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	40023800 	.word	0x40023800

08005588 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d101      	bne.n	800559c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e0cc      	b.n	8005736 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800559c:	4b68      	ldr	r3, [pc, #416]	; (8005740 <HAL_RCC_ClockConfig+0x1b8>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0307 	and.w	r3, r3, #7
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d90c      	bls.n	80055c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055aa:	4b65      	ldr	r3, [pc, #404]	; (8005740 <HAL_RCC_ClockConfig+0x1b8>)
 80055ac:	683a      	ldr	r2, [r7, #0]
 80055ae:	b2d2      	uxtb	r2, r2
 80055b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055b2:	4b63      	ldr	r3, [pc, #396]	; (8005740 <HAL_RCC_ClockConfig+0x1b8>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f003 0307 	and.w	r3, r3, #7
 80055ba:	683a      	ldr	r2, [r7, #0]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d001      	beq.n	80055c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e0b8      	b.n	8005736 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0302 	and.w	r3, r3, #2
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d020      	beq.n	8005612 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0304 	and.w	r3, r3, #4
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d005      	beq.n	80055e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055dc:	4b59      	ldr	r3, [pc, #356]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	4a58      	ldr	r2, [pc, #352]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 80055e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80055e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 0308 	and.w	r3, r3, #8
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d005      	beq.n	8005600 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055f4:	4b53      	ldr	r3, [pc, #332]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	4a52      	ldr	r2, [pc, #328]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 80055fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80055fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005600:	4b50      	ldr	r3, [pc, #320]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	494d      	ldr	r1, [pc, #308]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 800560e:	4313      	orrs	r3, r2
 8005610:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	2b00      	cmp	r3, #0
 800561c:	d044      	beq.n	80056a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	2b01      	cmp	r3, #1
 8005624:	d107      	bne.n	8005636 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005626:	4b47      	ldr	r3, [pc, #284]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d119      	bne.n	8005666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e07f      	b.n	8005736 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	2b02      	cmp	r3, #2
 800563c:	d003      	beq.n	8005646 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005642:	2b03      	cmp	r3, #3
 8005644:	d107      	bne.n	8005656 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005646:	4b3f      	ldr	r3, [pc, #252]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800564e:	2b00      	cmp	r3, #0
 8005650:	d109      	bne.n	8005666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e06f      	b.n	8005736 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005656:	4b3b      	ldr	r3, [pc, #236]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b00      	cmp	r3, #0
 8005660:	d101      	bne.n	8005666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e067      	b.n	8005736 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005666:	4b37      	ldr	r3, [pc, #220]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f023 0203 	bic.w	r2, r3, #3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	4934      	ldr	r1, [pc, #208]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 8005674:	4313      	orrs	r3, r2
 8005676:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005678:	f7fc fe58 	bl	800232c <HAL_GetTick>
 800567c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800567e:	e00a      	b.n	8005696 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005680:	f7fc fe54 	bl	800232c <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	f241 3288 	movw	r2, #5000	; 0x1388
 800568e:	4293      	cmp	r3, r2
 8005690:	d901      	bls.n	8005696 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	e04f      	b.n	8005736 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005696:	4b2b      	ldr	r3, [pc, #172]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f003 020c 	and.w	r2, r3, #12
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d1eb      	bne.n	8005680 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056a8:	4b25      	ldr	r3, [pc, #148]	; (8005740 <HAL_RCC_ClockConfig+0x1b8>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 0307 	and.w	r3, r3, #7
 80056b0:	683a      	ldr	r2, [r7, #0]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d20c      	bcs.n	80056d0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056b6:	4b22      	ldr	r3, [pc, #136]	; (8005740 <HAL_RCC_ClockConfig+0x1b8>)
 80056b8:	683a      	ldr	r2, [r7, #0]
 80056ba:	b2d2      	uxtb	r2, r2
 80056bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056be:	4b20      	ldr	r3, [pc, #128]	; (8005740 <HAL_RCC_ClockConfig+0x1b8>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0307 	and.w	r3, r3, #7
 80056c6:	683a      	ldr	r2, [r7, #0]
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d001      	beq.n	80056d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	e032      	b.n	8005736 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 0304 	and.w	r3, r3, #4
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d008      	beq.n	80056ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056dc:	4b19      	ldr	r3, [pc, #100]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	4916      	ldr	r1, [pc, #88]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 80056ea:	4313      	orrs	r3, r2
 80056ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0308 	and.w	r3, r3, #8
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d009      	beq.n	800570e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056fa:	4b12      	ldr	r3, [pc, #72]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	691b      	ldr	r3, [r3, #16]
 8005706:	00db      	lsls	r3, r3, #3
 8005708:	490e      	ldr	r1, [pc, #56]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 800570a:	4313      	orrs	r3, r2
 800570c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800570e:	f000 f821 	bl	8005754 <HAL_RCC_GetSysClockFreq>
 8005712:	4602      	mov	r2, r0
 8005714:	4b0b      	ldr	r3, [pc, #44]	; (8005744 <HAL_RCC_ClockConfig+0x1bc>)
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	091b      	lsrs	r3, r3, #4
 800571a:	f003 030f 	and.w	r3, r3, #15
 800571e:	490a      	ldr	r1, [pc, #40]	; (8005748 <HAL_RCC_ClockConfig+0x1c0>)
 8005720:	5ccb      	ldrb	r3, [r1, r3]
 8005722:	fa22 f303 	lsr.w	r3, r2, r3
 8005726:	4a09      	ldr	r2, [pc, #36]	; (800574c <HAL_RCC_ClockConfig+0x1c4>)
 8005728:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800572a:	4b09      	ldr	r3, [pc, #36]	; (8005750 <HAL_RCC_ClockConfig+0x1c8>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4618      	mov	r0, r3
 8005730:	f7fc fccc 	bl	80020cc <HAL_InitTick>

  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3710      	adds	r7, #16
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	40023c00 	.word	0x40023c00
 8005744:	40023800 	.word	0x40023800
 8005748:	0800acf8 	.word	0x0800acf8
 800574c:	20000008 	.word	0x20000008
 8005750:	2000000c 	.word	0x2000000c

08005754 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005754:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005758:	b090      	sub	sp, #64	; 0x40
 800575a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800575c:	2300      	movs	r3, #0
 800575e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8005760:	2300      	movs	r3, #0
 8005762:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8005764:	2300      	movs	r3, #0
 8005766:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005768:	2300      	movs	r3, #0
 800576a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800576c:	4b59      	ldr	r3, [pc, #356]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x180>)
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	f003 030c 	and.w	r3, r3, #12
 8005774:	2b08      	cmp	r3, #8
 8005776:	d00d      	beq.n	8005794 <HAL_RCC_GetSysClockFreq+0x40>
 8005778:	2b08      	cmp	r3, #8
 800577a:	f200 80a1 	bhi.w	80058c0 <HAL_RCC_GetSysClockFreq+0x16c>
 800577e:	2b00      	cmp	r3, #0
 8005780:	d002      	beq.n	8005788 <HAL_RCC_GetSysClockFreq+0x34>
 8005782:	2b04      	cmp	r3, #4
 8005784:	d003      	beq.n	800578e <HAL_RCC_GetSysClockFreq+0x3a>
 8005786:	e09b      	b.n	80058c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005788:	4b53      	ldr	r3, [pc, #332]	; (80058d8 <HAL_RCC_GetSysClockFreq+0x184>)
 800578a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800578c:	e09b      	b.n	80058c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800578e:	4b53      	ldr	r3, [pc, #332]	; (80058dc <HAL_RCC_GetSysClockFreq+0x188>)
 8005790:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005792:	e098      	b.n	80058c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005794:	4b4f      	ldr	r3, [pc, #316]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800579c:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800579e:	4b4d      	ldr	r3, [pc, #308]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d028      	beq.n	80057fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057aa:	4b4a      	ldr	r3, [pc, #296]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	099b      	lsrs	r3, r3, #6
 80057b0:	2200      	movs	r2, #0
 80057b2:	623b      	str	r3, [r7, #32]
 80057b4:	627a      	str	r2, [r7, #36]	; 0x24
 80057b6:	6a3b      	ldr	r3, [r7, #32]
 80057b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80057bc:	2100      	movs	r1, #0
 80057be:	4b47      	ldr	r3, [pc, #284]	; (80058dc <HAL_RCC_GetSysClockFreq+0x188>)
 80057c0:	fb03 f201 	mul.w	r2, r3, r1
 80057c4:	2300      	movs	r3, #0
 80057c6:	fb00 f303 	mul.w	r3, r0, r3
 80057ca:	4413      	add	r3, r2
 80057cc:	4a43      	ldr	r2, [pc, #268]	; (80058dc <HAL_RCC_GetSysClockFreq+0x188>)
 80057ce:	fba0 1202 	umull	r1, r2, r0, r2
 80057d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057d4:	460a      	mov	r2, r1
 80057d6:	62ba      	str	r2, [r7, #40]	; 0x28
 80057d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057da:	4413      	add	r3, r2
 80057dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80057de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057e0:	2200      	movs	r2, #0
 80057e2:	61bb      	str	r3, [r7, #24]
 80057e4:	61fa      	str	r2, [r7, #28]
 80057e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80057ee:	f7fb f90d 	bl	8000a0c <__aeabi_uldivmod>
 80057f2:	4602      	mov	r2, r0
 80057f4:	460b      	mov	r3, r1
 80057f6:	4613      	mov	r3, r2
 80057f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057fa:	e053      	b.n	80058a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057fc:	4b35      	ldr	r3, [pc, #212]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	099b      	lsrs	r3, r3, #6
 8005802:	2200      	movs	r2, #0
 8005804:	613b      	str	r3, [r7, #16]
 8005806:	617a      	str	r2, [r7, #20]
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800580e:	f04f 0b00 	mov.w	fp, #0
 8005812:	4652      	mov	r2, sl
 8005814:	465b      	mov	r3, fp
 8005816:	f04f 0000 	mov.w	r0, #0
 800581a:	f04f 0100 	mov.w	r1, #0
 800581e:	0159      	lsls	r1, r3, #5
 8005820:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005824:	0150      	lsls	r0, r2, #5
 8005826:	4602      	mov	r2, r0
 8005828:	460b      	mov	r3, r1
 800582a:	ebb2 080a 	subs.w	r8, r2, sl
 800582e:	eb63 090b 	sbc.w	r9, r3, fp
 8005832:	f04f 0200 	mov.w	r2, #0
 8005836:	f04f 0300 	mov.w	r3, #0
 800583a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800583e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005842:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005846:	ebb2 0408 	subs.w	r4, r2, r8
 800584a:	eb63 0509 	sbc.w	r5, r3, r9
 800584e:	f04f 0200 	mov.w	r2, #0
 8005852:	f04f 0300 	mov.w	r3, #0
 8005856:	00eb      	lsls	r3, r5, #3
 8005858:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800585c:	00e2      	lsls	r2, r4, #3
 800585e:	4614      	mov	r4, r2
 8005860:	461d      	mov	r5, r3
 8005862:	eb14 030a 	adds.w	r3, r4, sl
 8005866:	603b      	str	r3, [r7, #0]
 8005868:	eb45 030b 	adc.w	r3, r5, fp
 800586c:	607b      	str	r3, [r7, #4]
 800586e:	f04f 0200 	mov.w	r2, #0
 8005872:	f04f 0300 	mov.w	r3, #0
 8005876:	e9d7 4500 	ldrd	r4, r5, [r7]
 800587a:	4629      	mov	r1, r5
 800587c:	028b      	lsls	r3, r1, #10
 800587e:	4621      	mov	r1, r4
 8005880:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005884:	4621      	mov	r1, r4
 8005886:	028a      	lsls	r2, r1, #10
 8005888:	4610      	mov	r0, r2
 800588a:	4619      	mov	r1, r3
 800588c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800588e:	2200      	movs	r2, #0
 8005890:	60bb      	str	r3, [r7, #8]
 8005892:	60fa      	str	r2, [r7, #12]
 8005894:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005898:	f7fb f8b8 	bl	8000a0c <__aeabi_uldivmod>
 800589c:	4602      	mov	r2, r0
 800589e:	460b      	mov	r3, r1
 80058a0:	4613      	mov	r3, r2
 80058a2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80058a4:	4b0b      	ldr	r3, [pc, #44]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	0c1b      	lsrs	r3, r3, #16
 80058aa:	f003 0303 	and.w	r3, r3, #3
 80058ae:	3301      	adds	r3, #1
 80058b0:	005b      	lsls	r3, r3, #1
 80058b2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80058b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058bc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80058be:	e002      	b.n	80058c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058c0:	4b05      	ldr	r3, [pc, #20]	; (80058d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80058c2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80058c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3740      	adds	r7, #64	; 0x40
 80058cc:	46bd      	mov	sp, r7
 80058ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058d2:	bf00      	nop
 80058d4:	40023800 	.word	0x40023800
 80058d8:	00f42400 	.word	0x00f42400
 80058dc:	017d7840 	.word	0x017d7840

080058e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058e0:	b480      	push	{r7}
 80058e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058e4:	4b03      	ldr	r3, [pc, #12]	; (80058f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80058e6:	681b      	ldr	r3, [r3, #0]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop
 80058f4:	20000008 	.word	0x20000008

080058f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058fc:	f7ff fff0 	bl	80058e0 <HAL_RCC_GetHCLKFreq>
 8005900:	4602      	mov	r2, r0
 8005902:	4b05      	ldr	r3, [pc, #20]	; (8005918 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	0a9b      	lsrs	r3, r3, #10
 8005908:	f003 0307 	and.w	r3, r3, #7
 800590c:	4903      	ldr	r1, [pc, #12]	; (800591c <HAL_RCC_GetPCLK1Freq+0x24>)
 800590e:	5ccb      	ldrb	r3, [r1, r3]
 8005910:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005914:	4618      	mov	r0, r3
 8005916:	bd80      	pop	{r7, pc}
 8005918:	40023800 	.word	0x40023800
 800591c:	0800ad08 	.word	0x0800ad08

08005920 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005924:	f7ff ffdc 	bl	80058e0 <HAL_RCC_GetHCLKFreq>
 8005928:	4602      	mov	r2, r0
 800592a:	4b05      	ldr	r3, [pc, #20]	; (8005940 <HAL_RCC_GetPCLK2Freq+0x20>)
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	0b5b      	lsrs	r3, r3, #13
 8005930:	f003 0307 	and.w	r3, r3, #7
 8005934:	4903      	ldr	r1, [pc, #12]	; (8005944 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005936:	5ccb      	ldrb	r3, [r1, r3]
 8005938:	fa22 f303 	lsr.w	r3, r2, r3
}
 800593c:	4618      	mov	r0, r3
 800593e:	bd80      	pop	{r7, pc}
 8005940:	40023800 	.word	0x40023800
 8005944:	0800ad08 	.word	0x0800ad08

08005948 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	220f      	movs	r2, #15
 8005956:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005958:	4b12      	ldr	r3, [pc, #72]	; (80059a4 <HAL_RCC_GetClockConfig+0x5c>)
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	f003 0203 	and.w	r2, r3, #3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005964:	4b0f      	ldr	r3, [pc, #60]	; (80059a4 <HAL_RCC_GetClockConfig+0x5c>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005970:	4b0c      	ldr	r3, [pc, #48]	; (80059a4 <HAL_RCC_GetClockConfig+0x5c>)
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800597c:	4b09      	ldr	r3, [pc, #36]	; (80059a4 <HAL_RCC_GetClockConfig+0x5c>)
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	08db      	lsrs	r3, r3, #3
 8005982:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800598a:	4b07      	ldr	r3, [pc, #28]	; (80059a8 <HAL_RCC_GetClockConfig+0x60>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0207 	and.w	r2, r3, #7
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	601a      	str	r2, [r3, #0]
}
 8005996:	bf00      	nop
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	40023800 	.word	0x40023800
 80059a8:	40023c00 	.word	0x40023c00

080059ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d101      	bne.n	80059be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e041      	b.n	8005a42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d106      	bne.n	80059d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f7fc fb18 	bl	8002008 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2202      	movs	r2, #2
 80059dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	3304      	adds	r3, #4
 80059e8:	4619      	mov	r1, r3
 80059ea:	4610      	mov	r0, r2
 80059ec:	f000 fc62 	bl	80062b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a40:	2300      	movs	r3, #0
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3708      	adds	r7, #8
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
	...

08005a4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d001      	beq.n	8005a64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e04e      	b.n	8005b02 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2202      	movs	r2, #2
 8005a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68da      	ldr	r2, [r3, #12]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f042 0201 	orr.w	r2, r2, #1
 8005a7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a23      	ldr	r2, [pc, #140]	; (8005b10 <HAL_TIM_Base_Start_IT+0xc4>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d022      	beq.n	8005acc <HAL_TIM_Base_Start_IT+0x80>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a8e:	d01d      	beq.n	8005acc <HAL_TIM_Base_Start_IT+0x80>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a1f      	ldr	r2, [pc, #124]	; (8005b14 <HAL_TIM_Base_Start_IT+0xc8>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d018      	beq.n	8005acc <HAL_TIM_Base_Start_IT+0x80>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a1e      	ldr	r2, [pc, #120]	; (8005b18 <HAL_TIM_Base_Start_IT+0xcc>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d013      	beq.n	8005acc <HAL_TIM_Base_Start_IT+0x80>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a1c      	ldr	r2, [pc, #112]	; (8005b1c <HAL_TIM_Base_Start_IT+0xd0>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d00e      	beq.n	8005acc <HAL_TIM_Base_Start_IT+0x80>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a1b      	ldr	r2, [pc, #108]	; (8005b20 <HAL_TIM_Base_Start_IT+0xd4>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d009      	beq.n	8005acc <HAL_TIM_Base_Start_IT+0x80>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a19      	ldr	r2, [pc, #100]	; (8005b24 <HAL_TIM_Base_Start_IT+0xd8>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d004      	beq.n	8005acc <HAL_TIM_Base_Start_IT+0x80>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a18      	ldr	r2, [pc, #96]	; (8005b28 <HAL_TIM_Base_Start_IT+0xdc>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d111      	bne.n	8005af0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f003 0307 	and.w	r3, r3, #7
 8005ad6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2b06      	cmp	r3, #6
 8005adc:	d010      	beq.n	8005b00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f042 0201 	orr.w	r2, r2, #1
 8005aec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aee:	e007      	b.n	8005b00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f042 0201 	orr.w	r2, r2, #1
 8005afe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3714      	adds	r7, #20
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	40010000 	.word	0x40010000
 8005b14:	40000400 	.word	0x40000400
 8005b18:	40000800 	.word	0x40000800
 8005b1c:	40000c00 	.word	0x40000c00
 8005b20:	40010400 	.word	0x40010400
 8005b24:	40014000 	.word	0x40014000
 8005b28:	40001800 	.word	0x40001800

08005b2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d101      	bne.n	8005b3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e041      	b.n	8005bc2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d106      	bne.n	8005b58 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f000 f839 	bl	8005bca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	3304      	adds	r3, #4
 8005b68:	4619      	mov	r1, r3
 8005b6a:	4610      	mov	r0, r2
 8005b6c:	f000 fba2 	bl	80062b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b083      	sub	sp, #12
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005bd2:	bf00      	nop
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
	...

08005be0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d109      	bne.n	8005c04 <HAL_TIM_PWM_Start+0x24>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	bf14      	ite	ne
 8005bfc:	2301      	movne	r3, #1
 8005bfe:	2300      	moveq	r3, #0
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	e022      	b.n	8005c4a <HAL_TIM_PWM_Start+0x6a>
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	2b04      	cmp	r3, #4
 8005c08:	d109      	bne.n	8005c1e <HAL_TIM_PWM_Start+0x3e>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	bf14      	ite	ne
 8005c16:	2301      	movne	r3, #1
 8005c18:	2300      	moveq	r3, #0
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	e015      	b.n	8005c4a <HAL_TIM_PWM_Start+0x6a>
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b08      	cmp	r3, #8
 8005c22:	d109      	bne.n	8005c38 <HAL_TIM_PWM_Start+0x58>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	bf14      	ite	ne
 8005c30:	2301      	movne	r3, #1
 8005c32:	2300      	moveq	r3, #0
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	e008      	b.n	8005c4a <HAL_TIM_PWM_Start+0x6a>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	bf14      	ite	ne
 8005c44:	2301      	movne	r3, #1
 8005c46:	2300      	moveq	r3, #0
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d001      	beq.n	8005c52 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e07c      	b.n	8005d4c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d104      	bne.n	8005c62 <HAL_TIM_PWM_Start+0x82>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2202      	movs	r2, #2
 8005c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c60:	e013      	b.n	8005c8a <HAL_TIM_PWM_Start+0xaa>
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	2b04      	cmp	r3, #4
 8005c66:	d104      	bne.n	8005c72 <HAL_TIM_PWM_Start+0x92>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c70:	e00b      	b.n	8005c8a <HAL_TIM_PWM_Start+0xaa>
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b08      	cmp	r3, #8
 8005c76:	d104      	bne.n	8005c82 <HAL_TIM_PWM_Start+0xa2>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c80:	e003      	b.n	8005c8a <HAL_TIM_PWM_Start+0xaa>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2202      	movs	r2, #2
 8005c86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	6839      	ldr	r1, [r7, #0]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f000 fe04 	bl	80068a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a2d      	ldr	r2, [pc, #180]	; (8005d54 <HAL_TIM_PWM_Start+0x174>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d004      	beq.n	8005cac <HAL_TIM_PWM_Start+0xcc>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a2c      	ldr	r2, [pc, #176]	; (8005d58 <HAL_TIM_PWM_Start+0x178>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d101      	bne.n	8005cb0 <HAL_TIM_PWM_Start+0xd0>
 8005cac:	2301      	movs	r3, #1
 8005cae:	e000      	b.n	8005cb2 <HAL_TIM_PWM_Start+0xd2>
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d007      	beq.n	8005cc6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005cc4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a22      	ldr	r2, [pc, #136]	; (8005d54 <HAL_TIM_PWM_Start+0x174>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d022      	beq.n	8005d16 <HAL_TIM_PWM_Start+0x136>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cd8:	d01d      	beq.n	8005d16 <HAL_TIM_PWM_Start+0x136>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a1f      	ldr	r2, [pc, #124]	; (8005d5c <HAL_TIM_PWM_Start+0x17c>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d018      	beq.n	8005d16 <HAL_TIM_PWM_Start+0x136>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a1d      	ldr	r2, [pc, #116]	; (8005d60 <HAL_TIM_PWM_Start+0x180>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d013      	beq.n	8005d16 <HAL_TIM_PWM_Start+0x136>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a1c      	ldr	r2, [pc, #112]	; (8005d64 <HAL_TIM_PWM_Start+0x184>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d00e      	beq.n	8005d16 <HAL_TIM_PWM_Start+0x136>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a16      	ldr	r2, [pc, #88]	; (8005d58 <HAL_TIM_PWM_Start+0x178>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d009      	beq.n	8005d16 <HAL_TIM_PWM_Start+0x136>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a18      	ldr	r2, [pc, #96]	; (8005d68 <HAL_TIM_PWM_Start+0x188>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d004      	beq.n	8005d16 <HAL_TIM_PWM_Start+0x136>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a16      	ldr	r2, [pc, #88]	; (8005d6c <HAL_TIM_PWM_Start+0x18c>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d111      	bne.n	8005d3a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	f003 0307 	and.w	r3, r3, #7
 8005d20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2b06      	cmp	r3, #6
 8005d26:	d010      	beq.n	8005d4a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f042 0201 	orr.w	r2, r2, #1
 8005d36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d38:	e007      	b.n	8005d4a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f042 0201 	orr.w	r2, r2, #1
 8005d48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3710      	adds	r7, #16
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	40010000 	.word	0x40010000
 8005d58:	40010400 	.word	0x40010400
 8005d5c:	40000400 	.word	0x40000400
 8005d60:	40000800 	.word	0x40000800
 8005d64:	40000c00 	.word	0x40000c00
 8005d68:	40014000 	.word	0x40014000
 8005d6c:	40001800 	.word	0x40001800

08005d70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	691b      	ldr	r3, [r3, #16]
 8005d86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	f003 0302 	and.w	r3, r3, #2
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d020      	beq.n	8005dd4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f003 0302 	and.w	r3, r3, #2
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d01b      	beq.n	8005dd4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f06f 0202 	mvn.w	r2, #2
 8005da4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2201      	movs	r2, #1
 8005daa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	699b      	ldr	r3, [r3, #24]
 8005db2:	f003 0303 	and.w	r3, r3, #3
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d003      	beq.n	8005dc2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 fa5b 	bl	8006276 <HAL_TIM_IC_CaptureCallback>
 8005dc0:	e005      	b.n	8005dce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f000 fa4d 	bl	8006262 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f000 fa5e 	bl	800628a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	f003 0304 	and.w	r3, r3, #4
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d020      	beq.n	8005e20 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f003 0304 	and.w	r3, r3, #4
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d01b      	beq.n	8005e20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f06f 0204 	mvn.w	r2, #4
 8005df0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2202      	movs	r2, #2
 8005df6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d003      	beq.n	8005e0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 fa35 	bl	8006276 <HAL_TIM_IC_CaptureCallback>
 8005e0c:	e005      	b.n	8005e1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 fa27 	bl	8006262 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f000 fa38 	bl	800628a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	f003 0308 	and.w	r3, r3, #8
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d020      	beq.n	8005e6c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f003 0308 	and.w	r3, r3, #8
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d01b      	beq.n	8005e6c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f06f 0208 	mvn.w	r2, #8
 8005e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2204      	movs	r2, #4
 8005e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	f003 0303 	and.w	r3, r3, #3
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d003      	beq.n	8005e5a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f000 fa0f 	bl	8006276 <HAL_TIM_IC_CaptureCallback>
 8005e58:	e005      	b.n	8005e66 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 fa01 	bl	8006262 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f000 fa12 	bl	800628a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	f003 0310 	and.w	r3, r3, #16
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d020      	beq.n	8005eb8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f003 0310 	and.w	r3, r3, #16
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d01b      	beq.n	8005eb8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f06f 0210 	mvn.w	r2, #16
 8005e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2208      	movs	r2, #8
 8005e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	69db      	ldr	r3, [r3, #28]
 8005e96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d003      	beq.n	8005ea6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f9e9 	bl	8006276 <HAL_TIM_IC_CaptureCallback>
 8005ea4:	e005      	b.n	8005eb2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f000 f9db 	bl	8006262 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 f9ec 	bl	800628a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d00c      	beq.n	8005edc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f003 0301 	and.w	r3, r3, #1
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d007      	beq.n	8005edc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f06f 0201 	mvn.w	r2, #1
 8005ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f7fb feb0 	bl	8001c3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d00c      	beq.n	8005f00 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d007      	beq.n	8005f00 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fd7c 	bl	80069f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00c      	beq.n	8005f24 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d007      	beq.n	8005f24 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 f9bd 	bl	800629e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	f003 0320 	and.w	r3, r3, #32
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d00c      	beq.n	8005f48 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f003 0320 	and.w	r3, r3, #32
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d007      	beq.n	8005f48 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f06f 0220 	mvn.w	r2, #32
 8005f40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 fd4e 	bl	80069e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f48:	bf00      	nop
 8005f4a:	3710      	adds	r7, #16
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d101      	bne.n	8005f6e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f6a:	2302      	movs	r3, #2
 8005f6c:	e0ae      	b.n	80060cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2b0c      	cmp	r3, #12
 8005f7a:	f200 809f 	bhi.w	80060bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f7e:	a201      	add	r2, pc, #4	; (adr r2, 8005f84 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f84:	08005fb9 	.word	0x08005fb9
 8005f88:	080060bd 	.word	0x080060bd
 8005f8c:	080060bd 	.word	0x080060bd
 8005f90:	080060bd 	.word	0x080060bd
 8005f94:	08005ff9 	.word	0x08005ff9
 8005f98:	080060bd 	.word	0x080060bd
 8005f9c:	080060bd 	.word	0x080060bd
 8005fa0:	080060bd 	.word	0x080060bd
 8005fa4:	0800603b 	.word	0x0800603b
 8005fa8:	080060bd 	.word	0x080060bd
 8005fac:	080060bd 	.word	0x080060bd
 8005fb0:	080060bd 	.word	0x080060bd
 8005fb4:	0800607b 	.word	0x0800607b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68b9      	ldr	r1, [r7, #8]
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f000 fa24 	bl	800640c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	699a      	ldr	r2, [r3, #24]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f042 0208 	orr.w	r2, r2, #8
 8005fd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	699a      	ldr	r2, [r3, #24]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f022 0204 	bic.w	r2, r2, #4
 8005fe2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6999      	ldr	r1, [r3, #24]
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	691a      	ldr	r2, [r3, #16]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	430a      	orrs	r2, r1
 8005ff4:	619a      	str	r2, [r3, #24]
      break;
 8005ff6:	e064      	b.n	80060c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68b9      	ldr	r1, [r7, #8]
 8005ffe:	4618      	mov	r0, r3
 8006000:	f000 fa74 	bl	80064ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699a      	ldr	r2, [r3, #24]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006012:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	699a      	ldr	r2, [r3, #24]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006022:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	6999      	ldr	r1, [r3, #24]
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	691b      	ldr	r3, [r3, #16]
 800602e:	021a      	lsls	r2, r3, #8
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	430a      	orrs	r2, r1
 8006036:	619a      	str	r2, [r3, #24]
      break;
 8006038:	e043      	b.n	80060c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68b9      	ldr	r1, [r7, #8]
 8006040:	4618      	mov	r0, r3
 8006042:	f000 fac9 	bl	80065d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	69da      	ldr	r2, [r3, #28]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f042 0208 	orr.w	r2, r2, #8
 8006054:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	69da      	ldr	r2, [r3, #28]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f022 0204 	bic.w	r2, r2, #4
 8006064:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	69d9      	ldr	r1, [r3, #28]
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	691a      	ldr	r2, [r3, #16]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	430a      	orrs	r2, r1
 8006076:	61da      	str	r2, [r3, #28]
      break;
 8006078:	e023      	b.n	80060c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68b9      	ldr	r1, [r7, #8]
 8006080:	4618      	mov	r0, r3
 8006082:	f000 fb1d 	bl	80066c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	69da      	ldr	r2, [r3, #28]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006094:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	69da      	ldr	r2, [r3, #28]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	69d9      	ldr	r1, [r3, #28]
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	021a      	lsls	r2, r3, #8
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	430a      	orrs	r2, r1
 80060b8:	61da      	str	r2, [r3, #28]
      break;
 80060ba:	e002      	b.n	80060c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	75fb      	strb	r3, [r7, #23]
      break;
 80060c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3718      	adds	r7, #24
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060de:	2300      	movs	r3, #0
 80060e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d101      	bne.n	80060f0 <HAL_TIM_ConfigClockSource+0x1c>
 80060ec:	2302      	movs	r3, #2
 80060ee:	e0b4      	b.n	800625a <HAL_TIM_ConfigClockSource+0x186>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2202      	movs	r2, #2
 80060fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800610e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006116:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006128:	d03e      	beq.n	80061a8 <HAL_TIM_ConfigClockSource+0xd4>
 800612a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800612e:	f200 8087 	bhi.w	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006136:	f000 8086 	beq.w	8006246 <HAL_TIM_ConfigClockSource+0x172>
 800613a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800613e:	d87f      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006140:	2b70      	cmp	r3, #112	; 0x70
 8006142:	d01a      	beq.n	800617a <HAL_TIM_ConfigClockSource+0xa6>
 8006144:	2b70      	cmp	r3, #112	; 0x70
 8006146:	d87b      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006148:	2b60      	cmp	r3, #96	; 0x60
 800614a:	d050      	beq.n	80061ee <HAL_TIM_ConfigClockSource+0x11a>
 800614c:	2b60      	cmp	r3, #96	; 0x60
 800614e:	d877      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006150:	2b50      	cmp	r3, #80	; 0x50
 8006152:	d03c      	beq.n	80061ce <HAL_TIM_ConfigClockSource+0xfa>
 8006154:	2b50      	cmp	r3, #80	; 0x50
 8006156:	d873      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006158:	2b40      	cmp	r3, #64	; 0x40
 800615a:	d058      	beq.n	800620e <HAL_TIM_ConfigClockSource+0x13a>
 800615c:	2b40      	cmp	r3, #64	; 0x40
 800615e:	d86f      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006160:	2b30      	cmp	r3, #48	; 0x30
 8006162:	d064      	beq.n	800622e <HAL_TIM_ConfigClockSource+0x15a>
 8006164:	2b30      	cmp	r3, #48	; 0x30
 8006166:	d86b      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006168:	2b20      	cmp	r3, #32
 800616a:	d060      	beq.n	800622e <HAL_TIM_ConfigClockSource+0x15a>
 800616c:	2b20      	cmp	r3, #32
 800616e:	d867      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006170:	2b00      	cmp	r3, #0
 8006172:	d05c      	beq.n	800622e <HAL_TIM_ConfigClockSource+0x15a>
 8006174:	2b10      	cmp	r3, #16
 8006176:	d05a      	beq.n	800622e <HAL_TIM_ConfigClockSource+0x15a>
 8006178:	e062      	b.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800618a:	f000 fb69 	bl	8006860 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800619c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68ba      	ldr	r2, [r7, #8]
 80061a4:	609a      	str	r2, [r3, #8]
      break;
 80061a6:	e04f      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80061b8:	f000 fb52 	bl	8006860 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689a      	ldr	r2, [r3, #8]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80061ca:	609a      	str	r2, [r3, #8]
      break;
 80061cc:	e03c      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061da:	461a      	mov	r2, r3
 80061dc:	f000 fac6 	bl	800676c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2150      	movs	r1, #80	; 0x50
 80061e6:	4618      	mov	r0, r3
 80061e8:	f000 fb1f 	bl	800682a <TIM_ITRx_SetConfig>
      break;
 80061ec:	e02c      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80061fa:	461a      	mov	r2, r3
 80061fc:	f000 fae5 	bl	80067ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2160      	movs	r1, #96	; 0x60
 8006206:	4618      	mov	r0, r3
 8006208:	f000 fb0f 	bl	800682a <TIM_ITRx_SetConfig>
      break;
 800620c:	e01c      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800621a:	461a      	mov	r2, r3
 800621c:	f000 faa6 	bl	800676c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2140      	movs	r1, #64	; 0x40
 8006226:	4618      	mov	r0, r3
 8006228:	f000 faff 	bl	800682a <TIM_ITRx_SetConfig>
      break;
 800622c:	e00c      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4619      	mov	r1, r3
 8006238:	4610      	mov	r0, r2
 800623a:	f000 faf6 	bl	800682a <TIM_ITRx_SetConfig>
      break;
 800623e:	e003      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	73fb      	strb	r3, [r7, #15]
      break;
 8006244:	e000      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006246:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006258:	7bfb      	ldrb	r3, [r7, #15]
}
 800625a:	4618      	mov	r0, r3
 800625c:	3710      	adds	r7, #16
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}

08006262 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006262:	b480      	push	{r7}
 8006264:	b083      	sub	sp, #12
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800626a:	bf00      	nop
 800626c:	370c      	adds	r7, #12
 800626e:	46bd      	mov	sp, r7
 8006270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006274:	4770      	bx	lr

08006276 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006276:	b480      	push	{r7}
 8006278:	b083      	sub	sp, #12
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800627e:	bf00      	nop
 8006280:	370c      	adds	r7, #12
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr

0800628a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800628a:	b480      	push	{r7}
 800628c:	b083      	sub	sp, #12
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006292:	bf00      	nop
 8006294:	370c      	adds	r7, #12
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr

0800629e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800629e:	b480      	push	{r7}
 80062a0:	b083      	sub	sp, #12
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062a6:	bf00      	nop
 80062a8:	370c      	adds	r7, #12
 80062aa:	46bd      	mov	sp, r7
 80062ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b0:	4770      	bx	lr
	...

080062b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b085      	sub	sp, #20
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a46      	ldr	r2, [pc, #280]	; (80063e0 <TIM_Base_SetConfig+0x12c>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d013      	beq.n	80062f4 <TIM_Base_SetConfig+0x40>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062d2:	d00f      	beq.n	80062f4 <TIM_Base_SetConfig+0x40>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a43      	ldr	r2, [pc, #268]	; (80063e4 <TIM_Base_SetConfig+0x130>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d00b      	beq.n	80062f4 <TIM_Base_SetConfig+0x40>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4a42      	ldr	r2, [pc, #264]	; (80063e8 <TIM_Base_SetConfig+0x134>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d007      	beq.n	80062f4 <TIM_Base_SetConfig+0x40>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a41      	ldr	r2, [pc, #260]	; (80063ec <TIM_Base_SetConfig+0x138>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d003      	beq.n	80062f4 <TIM_Base_SetConfig+0x40>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4a40      	ldr	r2, [pc, #256]	; (80063f0 <TIM_Base_SetConfig+0x13c>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d108      	bne.n	8006306 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	4313      	orrs	r3, r2
 8006304:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a35      	ldr	r2, [pc, #212]	; (80063e0 <TIM_Base_SetConfig+0x12c>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d02b      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006314:	d027      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a32      	ldr	r2, [pc, #200]	; (80063e4 <TIM_Base_SetConfig+0x130>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d023      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a31      	ldr	r2, [pc, #196]	; (80063e8 <TIM_Base_SetConfig+0x134>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d01f      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a30      	ldr	r2, [pc, #192]	; (80063ec <TIM_Base_SetConfig+0x138>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d01b      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a2f      	ldr	r2, [pc, #188]	; (80063f0 <TIM_Base_SetConfig+0x13c>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d017      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a2e      	ldr	r2, [pc, #184]	; (80063f4 <TIM_Base_SetConfig+0x140>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d013      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a2d      	ldr	r2, [pc, #180]	; (80063f8 <TIM_Base_SetConfig+0x144>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d00f      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a2c      	ldr	r2, [pc, #176]	; (80063fc <TIM_Base_SetConfig+0x148>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d00b      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a2b      	ldr	r2, [pc, #172]	; (8006400 <TIM_Base_SetConfig+0x14c>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d007      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a2a      	ldr	r2, [pc, #168]	; (8006404 <TIM_Base_SetConfig+0x150>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d003      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a29      	ldr	r2, [pc, #164]	; (8006408 <TIM_Base_SetConfig+0x154>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d108      	bne.n	8006378 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800636c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	4313      	orrs	r3, r2
 8006376:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	695b      	ldr	r3, [r3, #20]
 8006382:	4313      	orrs	r3, r2
 8006384:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	689a      	ldr	r2, [r3, #8]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a10      	ldr	r2, [pc, #64]	; (80063e0 <TIM_Base_SetConfig+0x12c>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d003      	beq.n	80063ac <TIM_Base_SetConfig+0xf8>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4a12      	ldr	r2, [pc, #72]	; (80063f0 <TIM_Base_SetConfig+0x13c>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d103      	bne.n	80063b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	691a      	ldr	r2, [r3, #16]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	f003 0301 	and.w	r3, r3, #1
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d105      	bne.n	80063d2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	f023 0201 	bic.w	r2, r3, #1
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	611a      	str	r2, [r3, #16]
  }
}
 80063d2:	bf00      	nop
 80063d4:	3714      	adds	r7, #20
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr
 80063de:	bf00      	nop
 80063e0:	40010000 	.word	0x40010000
 80063e4:	40000400 	.word	0x40000400
 80063e8:	40000800 	.word	0x40000800
 80063ec:	40000c00 	.word	0x40000c00
 80063f0:	40010400 	.word	0x40010400
 80063f4:	40014000 	.word	0x40014000
 80063f8:	40014400 	.word	0x40014400
 80063fc:	40014800 	.word	0x40014800
 8006400:	40001800 	.word	0x40001800
 8006404:	40001c00 	.word	0x40001c00
 8006408:	40002000 	.word	0x40002000

0800640c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800640c:	b480      	push	{r7}
 800640e:	b087      	sub	sp, #28
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a1b      	ldr	r3, [r3, #32]
 800641a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6a1b      	ldr	r3, [r3, #32]
 8006420:	f023 0201 	bic.w	r2, r3, #1
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800643a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f023 0303 	bic.w	r3, r3, #3
 8006442:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	4313      	orrs	r3, r2
 800644c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	f023 0302 	bic.w	r3, r3, #2
 8006454:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	4313      	orrs	r3, r2
 800645e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a20      	ldr	r2, [pc, #128]	; (80064e4 <TIM_OC1_SetConfig+0xd8>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d003      	beq.n	8006470 <TIM_OC1_SetConfig+0x64>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a1f      	ldr	r2, [pc, #124]	; (80064e8 <TIM_OC1_SetConfig+0xdc>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d10c      	bne.n	800648a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	f023 0308 	bic.w	r3, r3, #8
 8006476:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	4313      	orrs	r3, r2
 8006480:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f023 0304 	bic.w	r3, r3, #4
 8006488:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a15      	ldr	r2, [pc, #84]	; (80064e4 <TIM_OC1_SetConfig+0xd8>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d003      	beq.n	800649a <TIM_OC1_SetConfig+0x8e>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a14      	ldr	r2, [pc, #80]	; (80064e8 <TIM_OC1_SetConfig+0xdc>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d111      	bne.n	80064be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80064a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	695b      	ldr	r3, [r3, #20]
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	699b      	ldr	r3, [r3, #24]
 80064b8:	693a      	ldr	r2, [r7, #16]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	693a      	ldr	r2, [r7, #16]
 80064c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	685a      	ldr	r2, [r3, #4]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	697a      	ldr	r2, [r7, #20]
 80064d6:	621a      	str	r2, [r3, #32]
}
 80064d8:	bf00      	nop
 80064da:	371c      	adds	r7, #28
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr
 80064e4:	40010000 	.word	0x40010000
 80064e8:	40010400 	.word	0x40010400

080064ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b087      	sub	sp, #28
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6a1b      	ldr	r3, [r3, #32]
 80064fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a1b      	ldr	r3, [r3, #32]
 8006500:	f023 0210 	bic.w	r2, r3, #16
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800651a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006522:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	021b      	lsls	r3, r3, #8
 800652a:	68fa      	ldr	r2, [r7, #12]
 800652c:	4313      	orrs	r3, r2
 800652e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	f023 0320 	bic.w	r3, r3, #32
 8006536:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	011b      	lsls	r3, r3, #4
 800653e:	697a      	ldr	r2, [r7, #20]
 8006540:	4313      	orrs	r3, r2
 8006542:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	4a22      	ldr	r2, [pc, #136]	; (80065d0 <TIM_OC2_SetConfig+0xe4>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d003      	beq.n	8006554 <TIM_OC2_SetConfig+0x68>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a21      	ldr	r2, [pc, #132]	; (80065d4 <TIM_OC2_SetConfig+0xe8>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d10d      	bne.n	8006570 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800655a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	011b      	lsls	r3, r3, #4
 8006562:	697a      	ldr	r2, [r7, #20]
 8006564:	4313      	orrs	r3, r2
 8006566:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800656e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a17      	ldr	r2, [pc, #92]	; (80065d0 <TIM_OC2_SetConfig+0xe4>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d003      	beq.n	8006580 <TIM_OC2_SetConfig+0x94>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a16      	ldr	r2, [pc, #88]	; (80065d4 <TIM_OC2_SetConfig+0xe8>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d113      	bne.n	80065a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006586:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800658e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	695b      	ldr	r3, [r3, #20]
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	4313      	orrs	r3, r2
 800659a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	699b      	ldr	r3, [r3, #24]
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	693a      	ldr	r2, [r7, #16]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	685a      	ldr	r2, [r3, #4]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	697a      	ldr	r2, [r7, #20]
 80065c0:	621a      	str	r2, [r3, #32]
}
 80065c2:	bf00      	nop
 80065c4:	371c      	adds	r7, #28
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	40010000 	.word	0x40010000
 80065d4:	40010400 	.word	0x40010400

080065d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065d8:	b480      	push	{r7}
 80065da:	b087      	sub	sp, #28
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a1b      	ldr	r3, [r3, #32]
 80065e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a1b      	ldr	r3, [r3, #32]
 80065ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	69db      	ldr	r3, [r3, #28]
 80065fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f023 0303 	bic.w	r3, r3, #3
 800660e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	4313      	orrs	r3, r2
 8006618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006620:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	021b      	lsls	r3, r3, #8
 8006628:	697a      	ldr	r2, [r7, #20]
 800662a:	4313      	orrs	r3, r2
 800662c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a21      	ldr	r2, [pc, #132]	; (80066b8 <TIM_OC3_SetConfig+0xe0>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d003      	beq.n	800663e <TIM_OC3_SetConfig+0x66>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a20      	ldr	r2, [pc, #128]	; (80066bc <TIM_OC3_SetConfig+0xe4>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d10d      	bne.n	800665a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006644:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	021b      	lsls	r3, r3, #8
 800664c:	697a      	ldr	r2, [r7, #20]
 800664e:	4313      	orrs	r3, r2
 8006650:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006658:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a16      	ldr	r2, [pc, #88]	; (80066b8 <TIM_OC3_SetConfig+0xe0>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d003      	beq.n	800666a <TIM_OC3_SetConfig+0x92>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a15      	ldr	r2, [pc, #84]	; (80066bc <TIM_OC3_SetConfig+0xe4>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d113      	bne.n	8006692 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006670:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006678:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	011b      	lsls	r3, r3, #4
 8006680:	693a      	ldr	r2, [r7, #16]
 8006682:	4313      	orrs	r3, r2
 8006684:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	011b      	lsls	r3, r3, #4
 800668c:	693a      	ldr	r2, [r7, #16]
 800668e:	4313      	orrs	r3, r2
 8006690:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	693a      	ldr	r2, [r7, #16]
 8006696:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	685a      	ldr	r2, [r3, #4]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	697a      	ldr	r2, [r7, #20]
 80066aa:	621a      	str	r2, [r3, #32]
}
 80066ac:	bf00      	nop
 80066ae:	371c      	adds	r7, #28
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr
 80066b8:	40010000 	.word	0x40010000
 80066bc:	40010400 	.word	0x40010400

080066c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b087      	sub	sp, #28
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a1b      	ldr	r3, [r3, #32]
 80066ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a1b      	ldr	r3, [r3, #32]
 80066d4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	69db      	ldr	r3, [r3, #28]
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	021b      	lsls	r3, r3, #8
 80066fe:	68fa      	ldr	r2, [r7, #12]
 8006700:	4313      	orrs	r3, r2
 8006702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800670a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	031b      	lsls	r3, r3, #12
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	4313      	orrs	r3, r2
 8006716:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a12      	ldr	r2, [pc, #72]	; (8006764 <TIM_OC4_SetConfig+0xa4>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d003      	beq.n	8006728 <TIM_OC4_SetConfig+0x68>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a11      	ldr	r2, [pc, #68]	; (8006768 <TIM_OC4_SetConfig+0xa8>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d109      	bne.n	800673c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800672e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	695b      	ldr	r3, [r3, #20]
 8006734:	019b      	lsls	r3, r3, #6
 8006736:	697a      	ldr	r2, [r7, #20]
 8006738:	4313      	orrs	r3, r2
 800673a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	697a      	ldr	r2, [r7, #20]
 8006740:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	68fa      	ldr	r2, [r7, #12]
 8006746:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	685a      	ldr	r2, [r3, #4]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	693a      	ldr	r2, [r7, #16]
 8006754:	621a      	str	r2, [r3, #32]
}
 8006756:	bf00      	nop
 8006758:	371c      	adds	r7, #28
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr
 8006762:	bf00      	nop
 8006764:	40010000 	.word	0x40010000
 8006768:	40010400 	.word	0x40010400

0800676c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800676c:	b480      	push	{r7}
 800676e:	b087      	sub	sp, #28
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6a1b      	ldr	r3, [r3, #32]
 800677c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6a1b      	ldr	r3, [r3, #32]
 8006782:	f023 0201 	bic.w	r2, r3, #1
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	699b      	ldr	r3, [r3, #24]
 800678e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006796:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	011b      	lsls	r3, r3, #4
 800679c:	693a      	ldr	r2, [r7, #16]
 800679e:	4313      	orrs	r3, r2
 80067a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f023 030a 	bic.w	r3, r3, #10
 80067a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067aa:	697a      	ldr	r2, [r7, #20]
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	693a      	ldr	r2, [r7, #16]
 80067b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	697a      	ldr	r2, [r7, #20]
 80067bc:	621a      	str	r2, [r3, #32]
}
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr

080067ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067ca:	b480      	push	{r7}
 80067cc:	b087      	sub	sp, #28
 80067ce:	af00      	add	r7, sp, #0
 80067d0:	60f8      	str	r0, [r7, #12]
 80067d2:	60b9      	str	r1, [r7, #8]
 80067d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6a1b      	ldr	r3, [r3, #32]
 80067da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6a1b      	ldr	r3, [r3, #32]
 80067e0:	f023 0210 	bic.w	r2, r3, #16
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80067f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	031b      	lsls	r3, r3, #12
 80067fa:	693a      	ldr	r2, [r7, #16]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006806:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	011b      	lsls	r3, r3, #4
 800680c:	697a      	ldr	r2, [r7, #20]
 800680e:	4313      	orrs	r3, r2
 8006810:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	693a      	ldr	r2, [r7, #16]
 8006816:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	697a      	ldr	r2, [r7, #20]
 800681c:	621a      	str	r2, [r3, #32]
}
 800681e:	bf00      	nop
 8006820:	371c      	adds	r7, #28
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr

0800682a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800682a:	b480      	push	{r7}
 800682c:	b085      	sub	sp, #20
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
 8006832:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006840:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006842:	683a      	ldr	r2, [r7, #0]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	4313      	orrs	r3, r2
 8006848:	f043 0307 	orr.w	r3, r3, #7
 800684c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	609a      	str	r2, [r3, #8]
}
 8006854:	bf00      	nop
 8006856:	3714      	adds	r7, #20
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr

08006860 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006860:	b480      	push	{r7}
 8006862:	b087      	sub	sp, #28
 8006864:	af00      	add	r7, sp, #0
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	607a      	str	r2, [r7, #4]
 800686c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800687a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	021a      	lsls	r2, r3, #8
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	431a      	orrs	r2, r3
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	4313      	orrs	r3, r2
 8006888:	697a      	ldr	r2, [r7, #20]
 800688a:	4313      	orrs	r3, r2
 800688c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	697a      	ldr	r2, [r7, #20]
 8006892:	609a      	str	r2, [r3, #8]
}
 8006894:	bf00      	nop
 8006896:	371c      	adds	r7, #28
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b087      	sub	sp, #28
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	f003 031f 	and.w	r3, r3, #31
 80068b2:	2201      	movs	r2, #1
 80068b4:	fa02 f303 	lsl.w	r3, r2, r3
 80068b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6a1a      	ldr	r2, [r3, #32]
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	43db      	mvns	r3, r3
 80068c2:	401a      	ands	r2, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6a1a      	ldr	r2, [r3, #32]
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	f003 031f 	and.w	r3, r3, #31
 80068d2:	6879      	ldr	r1, [r7, #4]
 80068d4:	fa01 f303 	lsl.w	r3, r1, r3
 80068d8:	431a      	orrs	r2, r3
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	621a      	str	r2, [r3, #32]
}
 80068de:	bf00      	nop
 80068e0:	371c      	adds	r7, #28
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr
	...

080068ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b085      	sub	sp, #20
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d101      	bne.n	8006904 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006900:	2302      	movs	r3, #2
 8006902:	e05a      	b.n	80069ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2202      	movs	r2, #2
 8006910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800692a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	4313      	orrs	r3, r2
 8006934:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a21      	ldr	r2, [pc, #132]	; (80069c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d022      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006950:	d01d      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a1d      	ldr	r2, [pc, #116]	; (80069cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d018      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a1b      	ldr	r2, [pc, #108]	; (80069d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d013      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a1a      	ldr	r2, [pc, #104]	; (80069d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d00e      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a18      	ldr	r2, [pc, #96]	; (80069d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d009      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a17      	ldr	r2, [pc, #92]	; (80069dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d004      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a15      	ldr	r2, [pc, #84]	; (80069e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d10c      	bne.n	80069a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006994:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	4313      	orrs	r3, r2
 800699e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	68ba      	ldr	r2, [r7, #8]
 80069a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3714      	adds	r7, #20
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	40010000 	.word	0x40010000
 80069cc:	40000400 	.word	0x40000400
 80069d0:	40000800 	.word	0x40000800
 80069d4:	40000c00 	.word	0x40000c00
 80069d8:	40010400 	.word	0x40010400
 80069dc:	40014000 	.word	0x40014000
 80069e0:	40001800 	.word	0x40001800

080069e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069ec:	bf00      	nop
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b083      	sub	sp, #12
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a00:	bf00      	nop
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <__NVIC_SetPriority>:
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	4603      	mov	r3, r0
 8006a14:	6039      	str	r1, [r7, #0]
 8006a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	db0a      	blt.n	8006a36 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	b2da      	uxtb	r2, r3
 8006a24:	490c      	ldr	r1, [pc, #48]	; (8006a58 <__NVIC_SetPriority+0x4c>)
 8006a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a2a:	0112      	lsls	r2, r2, #4
 8006a2c:	b2d2      	uxtb	r2, r2
 8006a2e:	440b      	add	r3, r1
 8006a30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006a34:	e00a      	b.n	8006a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	b2da      	uxtb	r2, r3
 8006a3a:	4908      	ldr	r1, [pc, #32]	; (8006a5c <__NVIC_SetPriority+0x50>)
 8006a3c:	79fb      	ldrb	r3, [r7, #7]
 8006a3e:	f003 030f 	and.w	r3, r3, #15
 8006a42:	3b04      	subs	r3, #4
 8006a44:	0112      	lsls	r2, r2, #4
 8006a46:	b2d2      	uxtb	r2, r2
 8006a48:	440b      	add	r3, r1
 8006a4a:	761a      	strb	r2, [r3, #24]
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr
 8006a58:	e000e100 	.word	0xe000e100
 8006a5c:	e000ed00 	.word	0xe000ed00

08006a60 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006a60:	b580      	push	{r7, lr}
 8006a62:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006a64:	4b05      	ldr	r3, [pc, #20]	; (8006a7c <SysTick_Handler+0x1c>)
 8006a66:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006a68:	f002 fc0c 	bl	8009284 <xTaskGetSchedulerState>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d001      	beq.n	8006a76 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006a72:	f003 fcf1 	bl	800a458 <xPortSysTickHandler>
  }
}
 8006a76:	bf00      	nop
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	e000e010 	.word	0xe000e010

08006a80 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006a80:	b580      	push	{r7, lr}
 8006a82:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006a84:	2100      	movs	r1, #0
 8006a86:	f06f 0004 	mvn.w	r0, #4
 8006a8a:	f7ff ffbf 	bl	8006a0c <__NVIC_SetPriority>
#endif
}
 8006a8e:	bf00      	nop
 8006a90:	bd80      	pop	{r7, pc}
	...

08006a94 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a9a:	f3ef 8305 	mrs	r3, IPSR
 8006a9e:	603b      	str	r3, [r7, #0]
  return(result);
 8006aa0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d003      	beq.n	8006aae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006aa6:	f06f 0305 	mvn.w	r3, #5
 8006aaa:	607b      	str	r3, [r7, #4]
 8006aac:	e00c      	b.n	8006ac8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006aae:	4b0a      	ldr	r3, [pc, #40]	; (8006ad8 <osKernelInitialize+0x44>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d105      	bne.n	8006ac2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006ab6:	4b08      	ldr	r3, [pc, #32]	; (8006ad8 <osKernelInitialize+0x44>)
 8006ab8:	2201      	movs	r2, #1
 8006aba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006abc:	2300      	movs	r3, #0
 8006abe:	607b      	str	r3, [r7, #4]
 8006ac0:	e002      	b.n	8006ac8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ac6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006ac8:	687b      	ldr	r3, [r7, #4]
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	370c      	adds	r7, #12
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr
 8006ad6:	bf00      	nop
 8006ad8:	200010b8 	.word	0x200010b8

08006adc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ae2:	f3ef 8305 	mrs	r3, IPSR
 8006ae6:	603b      	str	r3, [r7, #0]
  return(result);
 8006ae8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d003      	beq.n	8006af6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006aee:	f06f 0305 	mvn.w	r3, #5
 8006af2:	607b      	str	r3, [r7, #4]
 8006af4:	e010      	b.n	8006b18 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006af6:	4b0b      	ldr	r3, [pc, #44]	; (8006b24 <osKernelStart+0x48>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d109      	bne.n	8006b12 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006afe:	f7ff ffbf 	bl	8006a80 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006b02:	4b08      	ldr	r3, [pc, #32]	; (8006b24 <osKernelStart+0x48>)
 8006b04:	2202      	movs	r2, #2
 8006b06:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006b08:	f001 ff50 	bl	80089ac <vTaskStartScheduler>
      stat = osOK;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	607b      	str	r3, [r7, #4]
 8006b10:	e002      	b.n	8006b18 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006b12:	f04f 33ff 	mov.w	r3, #4294967295
 8006b16:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006b18:	687b      	ldr	r3, [r7, #4]
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3708      	adds	r7, #8
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	200010b8 	.word	0x200010b8

08006b28 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b08e      	sub	sp, #56	; 0x38
 8006b2c:	af04      	add	r7, sp, #16
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006b34:	2300      	movs	r3, #0
 8006b36:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b38:	f3ef 8305 	mrs	r3, IPSR
 8006b3c:	617b      	str	r3, [r7, #20]
  return(result);
 8006b3e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d17e      	bne.n	8006c42 <osThreadNew+0x11a>
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d07b      	beq.n	8006c42 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006b4a:	2380      	movs	r3, #128	; 0x80
 8006b4c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006b4e:	2318      	movs	r3, #24
 8006b50:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006b52:	2300      	movs	r3, #0
 8006b54:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006b56:	f04f 33ff 	mov.w	r3, #4294967295
 8006b5a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d045      	beq.n	8006bee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d002      	beq.n	8006b70 <osThreadNew+0x48>
        name = attr->name;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	699b      	ldr	r3, [r3, #24]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d002      	beq.n	8006b7e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	699b      	ldr	r3, [r3, #24]
 8006b7c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d008      	beq.n	8006b96 <osThreadNew+0x6e>
 8006b84:	69fb      	ldr	r3, [r7, #28]
 8006b86:	2b38      	cmp	r3, #56	; 0x38
 8006b88:	d805      	bhi.n	8006b96 <osThreadNew+0x6e>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	f003 0301 	and.w	r3, r3, #1
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d001      	beq.n	8006b9a <osThreadNew+0x72>
        return (NULL);
 8006b96:	2300      	movs	r3, #0
 8006b98:	e054      	b.n	8006c44 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	695b      	ldr	r3, [r3, #20]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d003      	beq.n	8006baa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	089b      	lsrs	r3, r3, #2
 8006ba8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d00e      	beq.n	8006bd0 <osThreadNew+0xa8>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	2ba7      	cmp	r3, #167	; 0xa7
 8006bb8:	d90a      	bls.n	8006bd0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d006      	beq.n	8006bd0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	695b      	ldr	r3, [r3, #20]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d002      	beq.n	8006bd0 <osThreadNew+0xa8>
        mem = 1;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	61bb      	str	r3, [r7, #24]
 8006bce:	e010      	b.n	8006bf2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d10c      	bne.n	8006bf2 <osThreadNew+0xca>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d108      	bne.n	8006bf2 <osThreadNew+0xca>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	691b      	ldr	r3, [r3, #16]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d104      	bne.n	8006bf2 <osThreadNew+0xca>
          mem = 0;
 8006be8:	2300      	movs	r3, #0
 8006bea:	61bb      	str	r3, [r7, #24]
 8006bec:	e001      	b.n	8006bf2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d110      	bne.n	8006c1a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006c00:	9202      	str	r2, [sp, #8]
 8006c02:	9301      	str	r3, [sp, #4]
 8006c04:	69fb      	ldr	r3, [r7, #28]
 8006c06:	9300      	str	r3, [sp, #0]
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	6a3a      	ldr	r2, [r7, #32]
 8006c0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c0e:	68f8      	ldr	r0, [r7, #12]
 8006c10:	f001 fce0 	bl	80085d4 <xTaskCreateStatic>
 8006c14:	4603      	mov	r3, r0
 8006c16:	613b      	str	r3, [r7, #16]
 8006c18:	e013      	b.n	8006c42 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d110      	bne.n	8006c42 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006c20:	6a3b      	ldr	r3, [r7, #32]
 8006c22:	b29a      	uxth	r2, r3
 8006c24:	f107 0310 	add.w	r3, r7, #16
 8006c28:	9301      	str	r3, [sp, #4]
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	9300      	str	r3, [sp, #0]
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	f001 fd2b 	bl	800868e <xTaskCreate>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d001      	beq.n	8006c42 <osThreadNew+0x11a>
            hTask = NULL;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006c42:	693b      	ldr	r3, [r7, #16]
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3728      	adds	r7, #40	; 0x28
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}

08006c4c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b088      	sub	sp, #32
 8006c50:	af02      	add	r7, sp, #8
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d002      	beq.n	8006c66 <osThreadFlagsSet+0x1a>
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	da03      	bge.n	8006c6e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8006c66:	f06f 0303 	mvn.w	r3, #3
 8006c6a:	60fb      	str	r3, [r7, #12]
 8006c6c:	e035      	b.n	8006cda <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8006c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8006c72:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c74:	f3ef 8305 	mrs	r3, IPSR
 8006c78:	613b      	str	r3, [r7, #16]
  return(result);
 8006c7a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d01f      	beq.n	8006cc0 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8006c80:	2300      	movs	r3, #0
 8006c82:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8006c84:	f107 0308 	add.w	r3, r7, #8
 8006c88:	9300      	str	r3, [sp, #0]
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	6839      	ldr	r1, [r7, #0]
 8006c90:	6978      	ldr	r0, [r7, #20]
 8006c92:	f002 fd9f 	bl	80097d4 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8006c96:	f107 030c 	add.w	r3, r7, #12
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	9200      	str	r2, [sp, #0]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	2100      	movs	r1, #0
 8006ca2:	6978      	ldr	r0, [r7, #20]
 8006ca4:	f002 fd96 	bl	80097d4 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d015      	beq.n	8006cda <osThreadFlagsSet+0x8e>
 8006cae:	4b0d      	ldr	r3, [pc, #52]	; (8006ce4 <osThreadFlagsSet+0x98>)
 8006cb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cb4:	601a      	str	r2, [r3, #0]
 8006cb6:	f3bf 8f4f 	dsb	sy
 8006cba:	f3bf 8f6f 	isb	sy
 8006cbe:	e00c      	b.n	8006cda <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	6839      	ldr	r1, [r7, #0]
 8006cc6:	6978      	ldr	r0, [r7, #20]
 8006cc8:	f002 fcc6 	bl	8009658 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8006ccc:	f107 030c 	add.w	r3, r7, #12
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	2100      	movs	r1, #0
 8006cd4:	6978      	ldr	r0, [r7, #20]
 8006cd6:	f002 fcbf 	bl	8009658 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8006cda:	68fb      	ldr	r3, [r7, #12]
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3718      	adds	r7, #24
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	e000ed04 	.word	0xe000ed04

08006ce8 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b08c      	sub	sp, #48	; 0x30
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	60b9      	str	r1, [r7, #8]
 8006cf2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006cf4:	f3ef 8305 	mrs	r3, IPSR
 8006cf8:	617b      	str	r3, [r7, #20]
  return(result);
 8006cfa:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d003      	beq.n	8006d08 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8006d00:	f06f 0305 	mvn.w	r3, #5
 8006d04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d06:	e06b      	b.n	8006de0 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	da03      	bge.n	8006d16 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8006d0e:	f06f 0303 	mvn.w	r3, #3
 8006d12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d14:	e064      	b.n	8006de0 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	f003 0302 	and.w	r3, r3, #2
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d002      	beq.n	8006d26 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8006d20:	2300      	movs	r3, #0
 8006d22:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d24:	e001      	b.n	8006d2a <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 8006d32:	f001 ff57 	bl	8008be4 <xTaskGetTickCount>
 8006d36:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8006d38:	f107 0210 	add.w	r2, r7, #16
 8006d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d40:	2000      	movs	r0, #0
 8006d42:	f002 fc29 	bl	8009598 <xTaskNotifyWait>
 8006d46:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d137      	bne.n	8006dbe <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8006d4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	4013      	ands	r3, r2
 8006d54:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	f003 0301 	and.w	r3, r3, #1
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d00c      	beq.n	8006d82 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	68fa      	ldr	r2, [r7, #12]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d032      	beq.n	8006dda <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d10f      	bne.n	8006d9a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8006d7a:	f06f 0302 	mvn.w	r3, #2
 8006d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8006d80:	e02e      	b.n	8006de0 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d86:	4013      	ands	r3, r2
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d128      	bne.n	8006dde <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d103      	bne.n	8006d9a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8006d92:	f06f 0302 	mvn.w	r3, #2
 8006d96:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8006d98:	e022      	b.n	8006de0 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8006d9a:	f001 ff23 	bl	8008be4 <xTaskGetTickCount>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	6a3b      	ldr	r3, [r7, #32]
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8006da6:	69ba      	ldr	r2, [r7, #24]
 8006da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d902      	bls.n	8006db4 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8006dae:	2300      	movs	r3, #0
 8006db0:	627b      	str	r3, [r7, #36]	; 0x24
 8006db2:	e00e      	b.n	8006dd2 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8006db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006db6:	69bb      	ldr	r3, [r7, #24]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	627b      	str	r3, [r7, #36]	; 0x24
 8006dbc:	e009      	b.n	8006dd2 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d103      	bne.n	8006dcc <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8006dc4:	f06f 0302 	mvn.w	r3, #2
 8006dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006dca:	e002      	b.n	8006dd2 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8006dcc:	f06f 0301 	mvn.w	r3, #1
 8006dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d1af      	bne.n	8006d38 <osThreadFlagsWait+0x50>
 8006dd8:	e002      	b.n	8006de0 <osThreadFlagsWait+0xf8>
            break;
 8006dda:	bf00      	nop
 8006ddc:	e000      	b.n	8006de0 <osThreadFlagsWait+0xf8>
            break;
 8006dde:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8006de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3730      	adds	r7, #48	; 0x30
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}

08006dea <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006dea:	b580      	push	{r7, lr}
 8006dec:	b084      	sub	sp, #16
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006df2:	f3ef 8305 	mrs	r3, IPSR
 8006df6:	60bb      	str	r3, [r7, #8]
  return(result);
 8006df8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d003      	beq.n	8006e06 <osDelay+0x1c>
    stat = osErrorISR;
 8006dfe:	f06f 0305 	mvn.w	r3, #5
 8006e02:	60fb      	str	r3, [r7, #12]
 8006e04:	e007      	b.n	8006e16 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006e06:	2300      	movs	r3, #0
 8006e08:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d002      	beq.n	8006e16 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f001 fd97 	bl	8008944 <vTaskDelay>
    }
  }

  return (stat);
 8006e16:	68fb      	ldr	r3, [r7, #12]
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3710      	adds	r7, #16
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b088      	sub	sp, #32
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e2c:	f3ef 8305 	mrs	r3, IPSR
 8006e30:	60bb      	str	r3, [r7, #8]
  return(result);
 8006e32:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d174      	bne.n	8006f22 <osMutexNew+0x102>
    if (attr != NULL) {
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d003      	beq.n	8006e46 <osMutexNew+0x26>
      type = attr->attr_bits;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	61bb      	str	r3, [r7, #24]
 8006e44:	e001      	b.n	8006e4a <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006e46:	2300      	movs	r3, #0
 8006e48:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	f003 0301 	and.w	r3, r3, #1
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d002      	beq.n	8006e5a <osMutexNew+0x3a>
      rmtx = 1U;
 8006e54:	2301      	movs	r3, #1
 8006e56:	617b      	str	r3, [r7, #20]
 8006e58:	e001      	b.n	8006e5e <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	f003 0308 	and.w	r3, r3, #8
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d15c      	bne.n	8006f22 <osMutexNew+0x102>
      mem = -1;
 8006e68:	f04f 33ff 	mov.w	r3, #4294967295
 8006e6c:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d015      	beq.n	8006ea0 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d006      	beq.n	8006e8a <osMutexNew+0x6a>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	2b4f      	cmp	r3, #79	; 0x4f
 8006e82:	d902      	bls.n	8006e8a <osMutexNew+0x6a>
          mem = 1;
 8006e84:	2301      	movs	r3, #1
 8006e86:	613b      	str	r3, [r7, #16]
 8006e88:	e00c      	b.n	8006ea4 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d108      	bne.n	8006ea4 <osMutexNew+0x84>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d104      	bne.n	8006ea4 <osMutexNew+0x84>
            mem = 0;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	613b      	str	r3, [r7, #16]
 8006e9e:	e001      	b.n	8006ea4 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d112      	bne.n	8006ed0 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d007      	beq.n	8006ec0 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	4619      	mov	r1, r3
 8006eb6:	2004      	movs	r0, #4
 8006eb8:	f000 fc37 	bl	800772a <xQueueCreateMutexStatic>
 8006ebc:	61f8      	str	r0, [r7, #28]
 8006ebe:	e016      	b.n	8006eee <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	4619      	mov	r1, r3
 8006ec6:	2001      	movs	r0, #1
 8006ec8:	f000 fc2f 	bl	800772a <xQueueCreateMutexStatic>
 8006ecc:	61f8      	str	r0, [r7, #28]
 8006ece:	e00e      	b.n	8006eee <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10b      	bne.n	8006eee <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d004      	beq.n	8006ee6 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8006edc:	2004      	movs	r0, #4
 8006ede:	f000 fc0c 	bl	80076fa <xQueueCreateMutex>
 8006ee2:	61f8      	str	r0, [r7, #28]
 8006ee4:	e003      	b.n	8006eee <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8006ee6:	2001      	movs	r0, #1
 8006ee8:	f000 fc07 	bl	80076fa <xQueueCreateMutex>
 8006eec:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8006eee:	69fb      	ldr	r3, [r7, #28]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d00c      	beq.n	8006f0e <osMutexNew+0xee>
        if (attr != NULL) {
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d003      	beq.n	8006f02 <osMutexNew+0xe2>
          name = attr->name;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	60fb      	str	r3, [r7, #12]
 8006f00:	e001      	b.n	8006f06 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8006f02:	2300      	movs	r3, #0
 8006f04:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006f06:	68f9      	ldr	r1, [r7, #12]
 8006f08:	69f8      	ldr	r0, [r7, #28]
 8006f0a:	f001 fadb 	bl	80084c4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d006      	beq.n	8006f22 <osMutexNew+0x102>
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d003      	beq.n	8006f22 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	f043 0301 	orr.w	r3, r3, #1
 8006f20:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006f22:	69fb      	ldr	r3, [r7, #28]
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3720      	adds	r7, #32
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}

08006f2c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b086      	sub	sp, #24
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f023 0301 	bic.w	r3, r3, #1
 8006f3c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f003 0301 	and.w	r3, r3, #1
 8006f44:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006f46:	2300      	movs	r3, #0
 8006f48:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f4a:	f3ef 8305 	mrs	r3, IPSR
 8006f4e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f50:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d003      	beq.n	8006f5e <osMutexAcquire+0x32>
    stat = osErrorISR;
 8006f56:	f06f 0305 	mvn.w	r3, #5
 8006f5a:	617b      	str	r3, [r7, #20]
 8006f5c:	e02c      	b.n	8006fb8 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d103      	bne.n	8006f6c <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8006f64:	f06f 0303 	mvn.w	r3, #3
 8006f68:	617b      	str	r3, [r7, #20]
 8006f6a:	e025      	b.n	8006fb8 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d011      	beq.n	8006f96 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8006f72:	6839      	ldr	r1, [r7, #0]
 8006f74:	6938      	ldr	r0, [r7, #16]
 8006f76:	f000 fc27 	bl	80077c8 <xQueueTakeMutexRecursive>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d01b      	beq.n	8006fb8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d003      	beq.n	8006f8e <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8006f86:	f06f 0301 	mvn.w	r3, #1
 8006f8a:	617b      	str	r3, [r7, #20]
 8006f8c:	e014      	b.n	8006fb8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006f8e:	f06f 0302 	mvn.w	r3, #2
 8006f92:	617b      	str	r3, [r7, #20]
 8006f94:	e010      	b.n	8006fb8 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006f96:	6839      	ldr	r1, [r7, #0]
 8006f98:	6938      	ldr	r0, [r7, #16]
 8006f9a:	f000 ffbb 	bl	8007f14 <xQueueSemaphoreTake>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d009      	beq.n	8006fb8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d003      	beq.n	8006fb2 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8006faa:	f06f 0301 	mvn.w	r3, #1
 8006fae:	617b      	str	r3, [r7, #20]
 8006fb0:	e002      	b.n	8006fb8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006fb2:	f06f 0302 	mvn.w	r3, #2
 8006fb6:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8006fb8:	697b      	ldr	r3, [r7, #20]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3718      	adds	r7, #24
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}

08006fc2 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8006fc2:	b580      	push	{r7, lr}
 8006fc4:	b086      	sub	sp, #24
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f023 0301 	bic.w	r3, r3, #1
 8006fd0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f003 0301 	and.w	r3, r3, #1
 8006fd8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fde:	f3ef 8305 	mrs	r3, IPSR
 8006fe2:	60bb      	str	r3, [r7, #8]
  return(result);
 8006fe4:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <osMutexRelease+0x30>
    stat = osErrorISR;
 8006fea:	f06f 0305 	mvn.w	r3, #5
 8006fee:	617b      	str	r3, [r7, #20]
 8006ff0:	e01f      	b.n	8007032 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d103      	bne.n	8007000 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006ff8:	f06f 0303 	mvn.w	r3, #3
 8006ffc:	617b      	str	r3, [r7, #20]
 8006ffe:	e018      	b.n	8007032 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d009      	beq.n	800701a <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8007006:	6938      	ldr	r0, [r7, #16]
 8007008:	f000 fbaa 	bl	8007760 <xQueueGiveMutexRecursive>
 800700c:	4603      	mov	r3, r0
 800700e:	2b01      	cmp	r3, #1
 8007010:	d00f      	beq.n	8007032 <osMutexRelease+0x70>
        stat = osErrorResource;
 8007012:	f06f 0302 	mvn.w	r3, #2
 8007016:	617b      	str	r3, [r7, #20]
 8007018:	e00b      	b.n	8007032 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800701a:	2300      	movs	r3, #0
 800701c:	2200      	movs	r2, #0
 800701e:	2100      	movs	r1, #0
 8007020:	6938      	ldr	r0, [r7, #16]
 8007022:	f000 fc71 	bl	8007908 <xQueueGenericSend>
 8007026:	4603      	mov	r3, r0
 8007028:	2b01      	cmp	r3, #1
 800702a:	d002      	beq.n	8007032 <osMutexRelease+0x70>
        stat = osErrorResource;
 800702c:	f06f 0302 	mvn.w	r3, #2
 8007030:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007032:	697b      	ldr	r3, [r7, #20]
}
 8007034:	4618      	mov	r0, r3
 8007036:	3718      	adds	r7, #24
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800703c:	b580      	push	{r7, lr}
 800703e:	b08a      	sub	sp, #40	; 0x28
 8007040:	af02      	add	r7, sp, #8
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007048:	2300      	movs	r3, #0
 800704a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800704c:	f3ef 8305 	mrs	r3, IPSR
 8007050:	613b      	str	r3, [r7, #16]
  return(result);
 8007052:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007054:	2b00      	cmp	r3, #0
 8007056:	d175      	bne.n	8007144 <osSemaphoreNew+0x108>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d072      	beq.n	8007144 <osSemaphoreNew+0x108>
 800705e:	68ba      	ldr	r2, [r7, #8]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	429a      	cmp	r2, r3
 8007064:	d86e      	bhi.n	8007144 <osSemaphoreNew+0x108>
    mem = -1;
 8007066:	f04f 33ff 	mov.w	r3, #4294967295
 800706a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d015      	beq.n	800709e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d006      	beq.n	8007088 <osSemaphoreNew+0x4c>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68db      	ldr	r3, [r3, #12]
 800707e:	2b4f      	cmp	r3, #79	; 0x4f
 8007080:	d902      	bls.n	8007088 <osSemaphoreNew+0x4c>
        mem = 1;
 8007082:	2301      	movs	r3, #1
 8007084:	61bb      	str	r3, [r7, #24]
 8007086:	e00c      	b.n	80070a2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d108      	bne.n	80070a2 <osSemaphoreNew+0x66>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d104      	bne.n	80070a2 <osSemaphoreNew+0x66>
          mem = 0;
 8007098:	2300      	movs	r3, #0
 800709a:	61bb      	str	r3, [r7, #24]
 800709c:	e001      	b.n	80070a2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800709e:	2300      	movs	r3, #0
 80070a0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070a8:	d04c      	beq.n	8007144 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d128      	bne.n	8007102 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d10a      	bne.n	80070cc <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	2203      	movs	r2, #3
 80070bc:	9200      	str	r2, [sp, #0]
 80070be:	2200      	movs	r2, #0
 80070c0:	2100      	movs	r1, #0
 80070c2:	2001      	movs	r0, #1
 80070c4:	f000 fa2a 	bl	800751c <xQueueGenericCreateStatic>
 80070c8:	61f8      	str	r0, [r7, #28]
 80070ca:	e005      	b.n	80070d8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80070cc:	2203      	movs	r2, #3
 80070ce:	2100      	movs	r1, #0
 80070d0:	2001      	movs	r0, #1
 80070d2:	f000 fa9b 	bl	800760c <xQueueGenericCreate>
 80070d6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d022      	beq.n	8007124 <osSemaphoreNew+0xe8>
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d01f      	beq.n	8007124 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80070e4:	2300      	movs	r3, #0
 80070e6:	2200      	movs	r2, #0
 80070e8:	2100      	movs	r1, #0
 80070ea:	69f8      	ldr	r0, [r7, #28]
 80070ec:	f000 fc0c 	bl	8007908 <xQueueGenericSend>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d016      	beq.n	8007124 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80070f6:	69f8      	ldr	r0, [r7, #28]
 80070f8:	f001 f898 	bl	800822c <vQueueDelete>
            hSemaphore = NULL;
 80070fc:	2300      	movs	r3, #0
 80070fe:	61fb      	str	r3, [r7, #28]
 8007100:	e010      	b.n	8007124 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	2b01      	cmp	r3, #1
 8007106:	d108      	bne.n	800711a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	461a      	mov	r2, r3
 800710e:	68b9      	ldr	r1, [r7, #8]
 8007110:	68f8      	ldr	r0, [r7, #12]
 8007112:	f000 fb8f 	bl	8007834 <xQueueCreateCountingSemaphoreStatic>
 8007116:	61f8      	str	r0, [r7, #28]
 8007118:	e004      	b.n	8007124 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800711a:	68b9      	ldr	r1, [r7, #8]
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f000 fbc0 	bl	80078a2 <xQueueCreateCountingSemaphore>
 8007122:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00c      	beq.n	8007144 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d003      	beq.n	8007138 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	617b      	str	r3, [r7, #20]
 8007136:	e001      	b.n	800713c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007138:	2300      	movs	r3, #0
 800713a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800713c:	6979      	ldr	r1, [r7, #20]
 800713e:	69f8      	ldr	r0, [r7, #28]
 8007140:	f001 f9c0 	bl	80084c4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007144:	69fb      	ldr	r3, [r7, #28]
}
 8007146:	4618      	mov	r0, r3
 8007148:	3720      	adds	r7, #32
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
	...

08007150 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007150:	b580      	push	{r7, lr}
 8007152:	b086      	sub	sp, #24
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800715e:	2300      	movs	r3, #0
 8007160:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d103      	bne.n	8007170 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007168:	f06f 0303 	mvn.w	r3, #3
 800716c:	617b      	str	r3, [r7, #20]
 800716e:	e039      	b.n	80071e4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007170:	f3ef 8305 	mrs	r3, IPSR
 8007174:	60fb      	str	r3, [r7, #12]
  return(result);
 8007176:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007178:	2b00      	cmp	r3, #0
 800717a:	d022      	beq.n	80071c2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d003      	beq.n	800718a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007182:	f06f 0303 	mvn.w	r3, #3
 8007186:	617b      	str	r3, [r7, #20]
 8007188:	e02c      	b.n	80071e4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800718a:	2300      	movs	r3, #0
 800718c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800718e:	f107 0308 	add.w	r3, r7, #8
 8007192:	461a      	mov	r2, r3
 8007194:	2100      	movs	r1, #0
 8007196:	6938      	ldr	r0, [r7, #16]
 8007198:	f000 ffc8 	bl	800812c <xQueueReceiveFromISR>
 800719c:	4603      	mov	r3, r0
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d003      	beq.n	80071aa <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80071a2:	f06f 0302 	mvn.w	r3, #2
 80071a6:	617b      	str	r3, [r7, #20]
 80071a8:	e01c      	b.n	80071e4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d019      	beq.n	80071e4 <osSemaphoreAcquire+0x94>
 80071b0:	4b0f      	ldr	r3, [pc, #60]	; (80071f0 <osSemaphoreAcquire+0xa0>)
 80071b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071b6:	601a      	str	r2, [r3, #0]
 80071b8:	f3bf 8f4f 	dsb	sy
 80071bc:	f3bf 8f6f 	isb	sy
 80071c0:	e010      	b.n	80071e4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80071c2:	6839      	ldr	r1, [r7, #0]
 80071c4:	6938      	ldr	r0, [r7, #16]
 80071c6:	f000 fea5 	bl	8007f14 <xQueueSemaphoreTake>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d009      	beq.n	80071e4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d003      	beq.n	80071de <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80071d6:	f06f 0301 	mvn.w	r3, #1
 80071da:	617b      	str	r3, [r7, #20]
 80071dc:	e002      	b.n	80071e4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80071de:	f06f 0302 	mvn.w	r3, #2
 80071e2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80071e4:	697b      	ldr	r3, [r7, #20]
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3718      	adds	r7, #24
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	e000ed04 	.word	0xe000ed04

080071f4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b086      	sub	sp, #24
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007200:	2300      	movs	r3, #0
 8007202:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d103      	bne.n	8007212 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800720a:	f06f 0303 	mvn.w	r3, #3
 800720e:	617b      	str	r3, [r7, #20]
 8007210:	e02c      	b.n	800726c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007212:	f3ef 8305 	mrs	r3, IPSR
 8007216:	60fb      	str	r3, [r7, #12]
  return(result);
 8007218:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800721a:	2b00      	cmp	r3, #0
 800721c:	d01a      	beq.n	8007254 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800721e:	2300      	movs	r3, #0
 8007220:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007222:	f107 0308 	add.w	r3, r7, #8
 8007226:	4619      	mov	r1, r3
 8007228:	6938      	ldr	r0, [r7, #16]
 800722a:	f000 fd06 	bl	8007c3a <xQueueGiveFromISR>
 800722e:	4603      	mov	r3, r0
 8007230:	2b01      	cmp	r3, #1
 8007232:	d003      	beq.n	800723c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007234:	f06f 0302 	mvn.w	r3, #2
 8007238:	617b      	str	r3, [r7, #20]
 800723a:	e017      	b.n	800726c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d014      	beq.n	800726c <osSemaphoreRelease+0x78>
 8007242:	4b0d      	ldr	r3, [pc, #52]	; (8007278 <osSemaphoreRelease+0x84>)
 8007244:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007248:	601a      	str	r2, [r3, #0]
 800724a:	f3bf 8f4f 	dsb	sy
 800724e:	f3bf 8f6f 	isb	sy
 8007252:	e00b      	b.n	800726c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007254:	2300      	movs	r3, #0
 8007256:	2200      	movs	r2, #0
 8007258:	2100      	movs	r1, #0
 800725a:	6938      	ldr	r0, [r7, #16]
 800725c:	f000 fb54 	bl	8007908 <xQueueGenericSend>
 8007260:	4603      	mov	r3, r0
 8007262:	2b01      	cmp	r3, #1
 8007264:	d002      	beq.n	800726c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007266:	f06f 0302 	mvn.w	r3, #2
 800726a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800726c:	697b      	ldr	r3, [r7, #20]
}
 800726e:	4618      	mov	r0, r3
 8007270:	3718      	adds	r7, #24
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	e000ed04 	.word	0xe000ed04

0800727c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	4a07      	ldr	r2, [pc, #28]	; (80072a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800728c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	4a06      	ldr	r2, [pc, #24]	; (80072ac <vApplicationGetIdleTaskMemory+0x30>)
 8007292:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2280      	movs	r2, #128	; 0x80
 8007298:	601a      	str	r2, [r3, #0]
}
 800729a:	bf00      	nop
 800729c:	3714      	adds	r7, #20
 800729e:	46bd      	mov	sp, r7
 80072a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a4:	4770      	bx	lr
 80072a6:	bf00      	nop
 80072a8:	200010bc 	.word	0x200010bc
 80072ac:	20001164 	.word	0x20001164

080072b0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80072b0:	b480      	push	{r7}
 80072b2:	b085      	sub	sp, #20
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	60b9      	str	r1, [r7, #8]
 80072ba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	4a07      	ldr	r2, [pc, #28]	; (80072dc <vApplicationGetTimerTaskMemory+0x2c>)
 80072c0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	4a06      	ldr	r2, [pc, #24]	; (80072e0 <vApplicationGetTimerTaskMemory+0x30>)
 80072c6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80072ce:	601a      	str	r2, [r3, #0]
}
 80072d0:	bf00      	nop
 80072d2:	3714      	adds	r7, #20
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr
 80072dc:	20001364 	.word	0x20001364
 80072e0:	2000140c 	.word	0x2000140c

080072e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f103 0208 	add.w	r2, r3, #8
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f04f 32ff 	mov.w	r2, #4294967295
 80072fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f103 0208 	add.w	r2, r3, #8
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f103 0208 	add.w	r2, r3, #8
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007318:	bf00      	nop
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2200      	movs	r2, #0
 8007330:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007332:	bf00      	nop
 8007334:	370c      	adds	r7, #12
 8007336:	46bd      	mov	sp, r7
 8007338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733c:	4770      	bx	lr

0800733e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800733e:	b480      	push	{r7}
 8007340:	b085      	sub	sp, #20
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
 8007346:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	68fa      	ldr	r2, [r7, #12]
 8007352:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	689a      	ldr	r2, [r3, #8]
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	683a      	ldr	r2, [r7, #0]
 8007362:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	683a      	ldr	r2, [r7, #0]
 8007368:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	1c5a      	adds	r2, r3, #1
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	601a      	str	r2, [r3, #0]
}
 800737a:	bf00      	nop
 800737c:	3714      	adds	r7, #20
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007386:	b480      	push	{r7}
 8007388:	b085      	sub	sp, #20
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
 800738e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800739c:	d103      	bne.n	80073a6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	691b      	ldr	r3, [r3, #16]
 80073a2:	60fb      	str	r3, [r7, #12]
 80073a4:	e00c      	b.n	80073c0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	3308      	adds	r3, #8
 80073aa:	60fb      	str	r3, [r7, #12]
 80073ac:	e002      	b.n	80073b4 <vListInsert+0x2e>
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	60fb      	str	r3, [r7, #12]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68ba      	ldr	r2, [r7, #8]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d2f6      	bcs.n	80073ae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	685a      	ldr	r2, [r3, #4]
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	683a      	ldr	r2, [r7, #0]
 80073ce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	68fa      	ldr	r2, [r7, #12]
 80073d4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	683a      	ldr	r2, [r7, #0]
 80073da:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	1c5a      	adds	r2, r3, #1
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	601a      	str	r2, [r3, #0]
}
 80073ec:	bf00      	nop
 80073ee:	3714      	adds	r7, #20
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr

080073f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80073f8:	b480      	push	{r7}
 80073fa:	b085      	sub	sp, #20
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	691b      	ldr	r3, [r3, #16]
 8007404:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	6892      	ldr	r2, [r2, #8]
 800740e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	6852      	ldr	r2, [r2, #4]
 8007418:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	429a      	cmp	r2, r3
 8007422:	d103      	bne.n	800742c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	689a      	ldr	r2, [r3, #8]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	1e5a      	subs	r2, r3, #1
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
}
 8007440:	4618      	mov	r0, r3
 8007442:	3714      	adds	r7, #20
 8007444:	46bd      	mov	sp, r7
 8007446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744a:	4770      	bx	lr

0800744c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b084      	sub	sp, #16
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
 8007454:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d10a      	bne.n	8007476 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007464:	f383 8811 	msr	BASEPRI, r3
 8007468:	f3bf 8f6f 	isb	sy
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007472:	bf00      	nop
 8007474:	e7fe      	b.n	8007474 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007476:	f002 ff5d 	bl	800a334 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007482:	68f9      	ldr	r1, [r7, #12]
 8007484:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007486:	fb01 f303 	mul.w	r3, r1, r3
 800748a:	441a      	add	r2, r3
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2200      	movs	r2, #0
 8007494:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074a6:	3b01      	subs	r3, #1
 80074a8:	68f9      	ldr	r1, [r7, #12]
 80074aa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80074ac:	fb01 f303 	mul.w	r3, r1, r3
 80074b0:	441a      	add	r2, r3
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	22ff      	movs	r2, #255	; 0xff
 80074ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	22ff      	movs	r2, #255	; 0xff
 80074c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d114      	bne.n	80074f6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d01a      	beq.n	800750a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	3310      	adds	r3, #16
 80074d8:	4618      	mov	r0, r3
 80074da:	f001 fd01 	bl	8008ee0 <xTaskRemoveFromEventList>
 80074de:	4603      	mov	r3, r0
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d012      	beq.n	800750a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80074e4:	4b0c      	ldr	r3, [pc, #48]	; (8007518 <xQueueGenericReset+0xcc>)
 80074e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074ea:	601a      	str	r2, [r3, #0]
 80074ec:	f3bf 8f4f 	dsb	sy
 80074f0:	f3bf 8f6f 	isb	sy
 80074f4:	e009      	b.n	800750a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	3310      	adds	r3, #16
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7ff fef2 	bl	80072e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	3324      	adds	r3, #36	; 0x24
 8007504:	4618      	mov	r0, r3
 8007506:	f7ff feed 	bl	80072e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800750a:	f002 ff43 	bl	800a394 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800750e:	2301      	movs	r3, #1
}
 8007510:	4618      	mov	r0, r3
 8007512:	3710      	adds	r7, #16
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}
 8007518:	e000ed04 	.word	0xe000ed04

0800751c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800751c:	b580      	push	{r7, lr}
 800751e:	b08e      	sub	sp, #56	; 0x38
 8007520:	af02      	add	r7, sp, #8
 8007522:	60f8      	str	r0, [r7, #12]
 8007524:	60b9      	str	r1, [r7, #8]
 8007526:	607a      	str	r2, [r7, #4]
 8007528:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d10a      	bne.n	8007546 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007534:	f383 8811 	msr	BASEPRI, r3
 8007538:	f3bf 8f6f 	isb	sy
 800753c:	f3bf 8f4f 	dsb	sy
 8007540:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007542:	bf00      	nop
 8007544:	e7fe      	b.n	8007544 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d10a      	bne.n	8007562 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800754c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007550:	f383 8811 	msr	BASEPRI, r3
 8007554:	f3bf 8f6f 	isb	sy
 8007558:	f3bf 8f4f 	dsb	sy
 800755c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800755e:	bf00      	nop
 8007560:	e7fe      	b.n	8007560 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d002      	beq.n	800756e <xQueueGenericCreateStatic+0x52>
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <xQueueGenericCreateStatic+0x56>
 800756e:	2301      	movs	r3, #1
 8007570:	e000      	b.n	8007574 <xQueueGenericCreateStatic+0x58>
 8007572:	2300      	movs	r3, #0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10a      	bne.n	800758e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757c:	f383 8811 	msr	BASEPRI, r3
 8007580:	f3bf 8f6f 	isb	sy
 8007584:	f3bf 8f4f 	dsb	sy
 8007588:	623b      	str	r3, [r7, #32]
}
 800758a:	bf00      	nop
 800758c:	e7fe      	b.n	800758c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d102      	bne.n	800759a <xQueueGenericCreateStatic+0x7e>
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d101      	bne.n	800759e <xQueueGenericCreateStatic+0x82>
 800759a:	2301      	movs	r3, #1
 800759c:	e000      	b.n	80075a0 <xQueueGenericCreateStatic+0x84>
 800759e:	2300      	movs	r3, #0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d10a      	bne.n	80075ba <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80075a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075a8:	f383 8811 	msr	BASEPRI, r3
 80075ac:	f3bf 8f6f 	isb	sy
 80075b0:	f3bf 8f4f 	dsb	sy
 80075b4:	61fb      	str	r3, [r7, #28]
}
 80075b6:	bf00      	nop
 80075b8:	e7fe      	b.n	80075b8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80075ba:	2350      	movs	r3, #80	; 0x50
 80075bc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	2b50      	cmp	r3, #80	; 0x50
 80075c2:	d00a      	beq.n	80075da <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80075c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c8:	f383 8811 	msr	BASEPRI, r3
 80075cc:	f3bf 8f6f 	isb	sy
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	61bb      	str	r3, [r7, #24]
}
 80075d6:	bf00      	nop
 80075d8:	e7fe      	b.n	80075d8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80075da:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80075e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d00d      	beq.n	8007602 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80075e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075e8:	2201      	movs	r2, #1
 80075ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80075ee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80075f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075f4:	9300      	str	r3, [sp, #0]
 80075f6:	4613      	mov	r3, r2
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	68b9      	ldr	r1, [r7, #8]
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f000 f83f 	bl	8007680 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007604:	4618      	mov	r0, r3
 8007606:	3730      	adds	r7, #48	; 0x30
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}

0800760c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800760c:	b580      	push	{r7, lr}
 800760e:	b08a      	sub	sp, #40	; 0x28
 8007610:	af02      	add	r7, sp, #8
 8007612:	60f8      	str	r0, [r7, #12]
 8007614:	60b9      	str	r1, [r7, #8]
 8007616:	4613      	mov	r3, r2
 8007618:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d10a      	bne.n	8007636 <xQueueGenericCreate+0x2a>
	__asm volatile
 8007620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007624:	f383 8811 	msr	BASEPRI, r3
 8007628:	f3bf 8f6f 	isb	sy
 800762c:	f3bf 8f4f 	dsb	sy
 8007630:	613b      	str	r3, [r7, #16]
}
 8007632:	bf00      	nop
 8007634:	e7fe      	b.n	8007634 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	fb02 f303 	mul.w	r3, r2, r3
 800763e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	3350      	adds	r3, #80	; 0x50
 8007644:	4618      	mov	r0, r3
 8007646:	f002 ff97 	bl	800a578 <pvPortMalloc>
 800764a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d011      	beq.n	8007676 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007652:	69bb      	ldr	r3, [r7, #24]
 8007654:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	3350      	adds	r3, #80	; 0x50
 800765a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800765c:	69bb      	ldr	r3, [r7, #24]
 800765e:	2200      	movs	r2, #0
 8007660:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007664:	79fa      	ldrb	r2, [r7, #7]
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	9300      	str	r3, [sp, #0]
 800766a:	4613      	mov	r3, r2
 800766c:	697a      	ldr	r2, [r7, #20]
 800766e:	68b9      	ldr	r1, [r7, #8]
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f000 f805 	bl	8007680 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007676:	69bb      	ldr	r3, [r7, #24]
	}
 8007678:	4618      	mov	r0, r3
 800767a:	3720      	adds	r7, #32
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b084      	sub	sp, #16
 8007684:	af00      	add	r7, sp, #0
 8007686:	60f8      	str	r0, [r7, #12]
 8007688:	60b9      	str	r1, [r7, #8]
 800768a:	607a      	str	r2, [r7, #4]
 800768c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d103      	bne.n	800769c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007694:	69bb      	ldr	r3, [r7, #24]
 8007696:	69ba      	ldr	r2, [r7, #24]
 8007698:	601a      	str	r2, [r3, #0]
 800769a:	e002      	b.n	80076a2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800769c:	69bb      	ldr	r3, [r7, #24]
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80076a8:	69bb      	ldr	r3, [r7, #24]
 80076aa:	68ba      	ldr	r2, [r7, #8]
 80076ac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80076ae:	2101      	movs	r1, #1
 80076b0:	69b8      	ldr	r0, [r7, #24]
 80076b2:	f7ff fecb 	bl	800744c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80076b6:	69bb      	ldr	r3, [r7, #24]
 80076b8:	78fa      	ldrb	r2, [r7, #3]
 80076ba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80076be:	bf00      	nop
 80076c0:	3710      	adds	r7, #16
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80076c6:	b580      	push	{r7, lr}
 80076c8:	b082      	sub	sp, #8
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d00e      	beq.n	80076f2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80076e6:	2300      	movs	r3, #0
 80076e8:	2200      	movs	r2, #0
 80076ea:	2100      	movs	r1, #0
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f000 f90b 	bl	8007908 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80076f2:	bf00      	nop
 80076f4:	3708      	adds	r7, #8
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}

080076fa <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80076fa:	b580      	push	{r7, lr}
 80076fc:	b086      	sub	sp, #24
 80076fe:	af00      	add	r7, sp, #0
 8007700:	4603      	mov	r3, r0
 8007702:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007704:	2301      	movs	r3, #1
 8007706:	617b      	str	r3, [r7, #20]
 8007708:	2300      	movs	r3, #0
 800770a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800770c:	79fb      	ldrb	r3, [r7, #7]
 800770e:	461a      	mov	r2, r3
 8007710:	6939      	ldr	r1, [r7, #16]
 8007712:	6978      	ldr	r0, [r7, #20]
 8007714:	f7ff ff7a 	bl	800760c <xQueueGenericCreate>
 8007718:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800771a:	68f8      	ldr	r0, [r7, #12]
 800771c:	f7ff ffd3 	bl	80076c6 <prvInitialiseMutex>

		return xNewQueue;
 8007720:	68fb      	ldr	r3, [r7, #12]
	}
 8007722:	4618      	mov	r0, r3
 8007724:	3718      	adds	r7, #24
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}

0800772a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800772a:	b580      	push	{r7, lr}
 800772c:	b088      	sub	sp, #32
 800772e:	af02      	add	r7, sp, #8
 8007730:	4603      	mov	r3, r0
 8007732:	6039      	str	r1, [r7, #0]
 8007734:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007736:	2301      	movs	r3, #1
 8007738:	617b      	str	r3, [r7, #20]
 800773a:	2300      	movs	r3, #0
 800773c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800773e:	79fb      	ldrb	r3, [r7, #7]
 8007740:	9300      	str	r3, [sp, #0]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2200      	movs	r2, #0
 8007746:	6939      	ldr	r1, [r7, #16]
 8007748:	6978      	ldr	r0, [r7, #20]
 800774a:	f7ff fee7 	bl	800751c <xQueueGenericCreateStatic>
 800774e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007750:	68f8      	ldr	r0, [r7, #12]
 8007752:	f7ff ffb8 	bl	80076c6 <prvInitialiseMutex>

		return xNewQueue;
 8007756:	68fb      	ldr	r3, [r7, #12]
	}
 8007758:	4618      	mov	r0, r3
 800775a:	3718      	adds	r7, #24
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8007760:	b590      	push	{r4, r7, lr}
 8007762:	b087      	sub	sp, #28
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d10a      	bne.n	8007788 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8007772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007776:	f383 8811 	msr	BASEPRI, r3
 800777a:	f3bf 8f6f 	isb	sy
 800777e:	f3bf 8f4f 	dsb	sy
 8007782:	60fb      	str	r3, [r7, #12]
}
 8007784:	bf00      	nop
 8007786:	e7fe      	b.n	8007786 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	689c      	ldr	r4, [r3, #8]
 800778c:	f001 fd6a 	bl	8009264 <xTaskGetCurrentTaskHandle>
 8007790:	4603      	mov	r3, r0
 8007792:	429c      	cmp	r4, r3
 8007794:	d111      	bne.n	80077ba <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	68db      	ldr	r3, [r3, #12]
 800779a:	1e5a      	subs	r2, r3, #1
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d105      	bne.n	80077b4 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80077a8:	2300      	movs	r3, #0
 80077aa:	2200      	movs	r2, #0
 80077ac:	2100      	movs	r1, #0
 80077ae:	6938      	ldr	r0, [r7, #16]
 80077b0:	f000 f8aa 	bl	8007908 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80077b4:	2301      	movs	r3, #1
 80077b6:	617b      	str	r3, [r7, #20]
 80077b8:	e001      	b.n	80077be <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80077ba:	2300      	movs	r3, #0
 80077bc:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80077be:	697b      	ldr	r3, [r7, #20]
	}
 80077c0:	4618      	mov	r0, r3
 80077c2:	371c      	adds	r7, #28
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd90      	pop	{r4, r7, pc}

080077c8 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80077c8:	b590      	push	{r4, r7, lr}
 80077ca:	b087      	sub	sp, #28
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d10a      	bne.n	80077f2 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 80077dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077e0:	f383 8811 	msr	BASEPRI, r3
 80077e4:	f3bf 8f6f 	isb	sy
 80077e8:	f3bf 8f4f 	dsb	sy
 80077ec:	60fb      	str	r3, [r7, #12]
}
 80077ee:	bf00      	nop
 80077f0:	e7fe      	b.n	80077f0 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	689c      	ldr	r4, [r3, #8]
 80077f6:	f001 fd35 	bl	8009264 <xTaskGetCurrentTaskHandle>
 80077fa:	4603      	mov	r3, r0
 80077fc:	429c      	cmp	r4, r3
 80077fe:	d107      	bne.n	8007810 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	68db      	ldr	r3, [r3, #12]
 8007804:	1c5a      	adds	r2, r3, #1
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800780a:	2301      	movs	r3, #1
 800780c:	617b      	str	r3, [r7, #20]
 800780e:	e00c      	b.n	800782a <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007810:	6839      	ldr	r1, [r7, #0]
 8007812:	6938      	ldr	r0, [r7, #16]
 8007814:	f000 fb7e 	bl	8007f14 <xQueueSemaphoreTake>
 8007818:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d004      	beq.n	800782a <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	68db      	ldr	r3, [r3, #12]
 8007824:	1c5a      	adds	r2, r3, #1
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800782a:	697b      	ldr	r3, [r7, #20]
	}
 800782c:	4618      	mov	r0, r3
 800782e:	371c      	adds	r7, #28
 8007830:	46bd      	mov	sp, r7
 8007832:	bd90      	pop	{r4, r7, pc}

08007834 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007834:	b580      	push	{r7, lr}
 8007836:	b08a      	sub	sp, #40	; 0x28
 8007838:	af02      	add	r7, sp, #8
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d10a      	bne.n	800785c <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8007846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800784a:	f383 8811 	msr	BASEPRI, r3
 800784e:	f3bf 8f6f 	isb	sy
 8007852:	f3bf 8f4f 	dsb	sy
 8007856:	61bb      	str	r3, [r7, #24]
}
 8007858:	bf00      	nop
 800785a:	e7fe      	b.n	800785a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800785c:	68ba      	ldr	r2, [r7, #8]
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	429a      	cmp	r2, r3
 8007862:	d90a      	bls.n	800787a <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8007864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007868:	f383 8811 	msr	BASEPRI, r3
 800786c:	f3bf 8f6f 	isb	sy
 8007870:	f3bf 8f4f 	dsb	sy
 8007874:	617b      	str	r3, [r7, #20]
}
 8007876:	bf00      	nop
 8007878:	e7fe      	b.n	8007878 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800787a:	2302      	movs	r3, #2
 800787c:	9300      	str	r3, [sp, #0]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2200      	movs	r2, #0
 8007882:	2100      	movs	r1, #0
 8007884:	68f8      	ldr	r0, [r7, #12]
 8007886:	f7ff fe49 	bl	800751c <xQueueGenericCreateStatic>
 800788a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d002      	beq.n	8007898 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007892:	69fb      	ldr	r3, [r7, #28]
 8007894:	68ba      	ldr	r2, [r7, #8]
 8007896:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007898:	69fb      	ldr	r3, [r7, #28]
	}
 800789a:	4618      	mov	r0, r3
 800789c:	3720      	adds	r7, #32
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}

080078a2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80078a2:	b580      	push	{r7, lr}
 80078a4:	b086      	sub	sp, #24
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
 80078aa:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d10a      	bne.n	80078c8 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80078b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078b6:	f383 8811 	msr	BASEPRI, r3
 80078ba:	f3bf 8f6f 	isb	sy
 80078be:	f3bf 8f4f 	dsb	sy
 80078c2:	613b      	str	r3, [r7, #16]
}
 80078c4:	bf00      	nop
 80078c6:	e7fe      	b.n	80078c6 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80078c8:	683a      	ldr	r2, [r7, #0]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d90a      	bls.n	80078e6 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80078d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d4:	f383 8811 	msr	BASEPRI, r3
 80078d8:	f3bf 8f6f 	isb	sy
 80078dc:	f3bf 8f4f 	dsb	sy
 80078e0:	60fb      	str	r3, [r7, #12]
}
 80078e2:	bf00      	nop
 80078e4:	e7fe      	b.n	80078e4 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80078e6:	2202      	movs	r2, #2
 80078e8:	2100      	movs	r1, #0
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f7ff fe8e 	bl	800760c <xQueueGenericCreate>
 80078f0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d002      	beq.n	80078fe <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	683a      	ldr	r2, [r7, #0]
 80078fc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80078fe:	697b      	ldr	r3, [r7, #20]
	}
 8007900:	4618      	mov	r0, r3
 8007902:	3718      	adds	r7, #24
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b08e      	sub	sp, #56	; 0x38
 800790c:	af00      	add	r7, sp, #0
 800790e:	60f8      	str	r0, [r7, #12]
 8007910:	60b9      	str	r1, [r7, #8]
 8007912:	607a      	str	r2, [r7, #4]
 8007914:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007916:	2300      	movs	r3, #0
 8007918:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800791e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10a      	bne.n	800793a <xQueueGenericSend+0x32>
	__asm volatile
 8007924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007928:	f383 8811 	msr	BASEPRI, r3
 800792c:	f3bf 8f6f 	isb	sy
 8007930:	f3bf 8f4f 	dsb	sy
 8007934:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007936:	bf00      	nop
 8007938:	e7fe      	b.n	8007938 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d103      	bne.n	8007948 <xQueueGenericSend+0x40>
 8007940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007944:	2b00      	cmp	r3, #0
 8007946:	d101      	bne.n	800794c <xQueueGenericSend+0x44>
 8007948:	2301      	movs	r3, #1
 800794a:	e000      	b.n	800794e <xQueueGenericSend+0x46>
 800794c:	2300      	movs	r3, #0
 800794e:	2b00      	cmp	r3, #0
 8007950:	d10a      	bne.n	8007968 <xQueueGenericSend+0x60>
	__asm volatile
 8007952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007956:	f383 8811 	msr	BASEPRI, r3
 800795a:	f3bf 8f6f 	isb	sy
 800795e:	f3bf 8f4f 	dsb	sy
 8007962:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007964:	bf00      	nop
 8007966:	e7fe      	b.n	8007966 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	2b02      	cmp	r3, #2
 800796c:	d103      	bne.n	8007976 <xQueueGenericSend+0x6e>
 800796e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007972:	2b01      	cmp	r3, #1
 8007974:	d101      	bne.n	800797a <xQueueGenericSend+0x72>
 8007976:	2301      	movs	r3, #1
 8007978:	e000      	b.n	800797c <xQueueGenericSend+0x74>
 800797a:	2300      	movs	r3, #0
 800797c:	2b00      	cmp	r3, #0
 800797e:	d10a      	bne.n	8007996 <xQueueGenericSend+0x8e>
	__asm volatile
 8007980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007984:	f383 8811 	msr	BASEPRI, r3
 8007988:	f3bf 8f6f 	isb	sy
 800798c:	f3bf 8f4f 	dsb	sy
 8007990:	623b      	str	r3, [r7, #32]
}
 8007992:	bf00      	nop
 8007994:	e7fe      	b.n	8007994 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007996:	f001 fc75 	bl	8009284 <xTaskGetSchedulerState>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d102      	bne.n	80079a6 <xQueueGenericSend+0x9e>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d101      	bne.n	80079aa <xQueueGenericSend+0xa2>
 80079a6:	2301      	movs	r3, #1
 80079a8:	e000      	b.n	80079ac <xQueueGenericSend+0xa4>
 80079aa:	2300      	movs	r3, #0
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d10a      	bne.n	80079c6 <xQueueGenericSend+0xbe>
	__asm volatile
 80079b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b4:	f383 8811 	msr	BASEPRI, r3
 80079b8:	f3bf 8f6f 	isb	sy
 80079bc:	f3bf 8f4f 	dsb	sy
 80079c0:	61fb      	str	r3, [r7, #28]
}
 80079c2:	bf00      	nop
 80079c4:	e7fe      	b.n	80079c4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079c6:	f002 fcb5 	bl	800a334 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80079ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d302      	bcc.n	80079dc <xQueueGenericSend+0xd4>
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	2b02      	cmp	r3, #2
 80079da:	d129      	bne.n	8007a30 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80079dc:	683a      	ldr	r2, [r7, #0]
 80079de:	68b9      	ldr	r1, [r7, #8]
 80079e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80079e2:	f000 fc5e 	bl	80082a2 <prvCopyDataToQueue>
 80079e6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d010      	beq.n	8007a12 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079f2:	3324      	adds	r3, #36	; 0x24
 80079f4:	4618      	mov	r0, r3
 80079f6:	f001 fa73 	bl	8008ee0 <xTaskRemoveFromEventList>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d013      	beq.n	8007a28 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007a00:	4b3f      	ldr	r3, [pc, #252]	; (8007b00 <xQueueGenericSend+0x1f8>)
 8007a02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a06:	601a      	str	r2, [r3, #0]
 8007a08:	f3bf 8f4f 	dsb	sy
 8007a0c:	f3bf 8f6f 	isb	sy
 8007a10:	e00a      	b.n	8007a28 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d007      	beq.n	8007a28 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007a18:	4b39      	ldr	r3, [pc, #228]	; (8007b00 <xQueueGenericSend+0x1f8>)
 8007a1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a1e:	601a      	str	r2, [r3, #0]
 8007a20:	f3bf 8f4f 	dsb	sy
 8007a24:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007a28:	f002 fcb4 	bl	800a394 <vPortExitCritical>
				return pdPASS;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e063      	b.n	8007af8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d103      	bne.n	8007a3e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a36:	f002 fcad 	bl	800a394 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	e05c      	b.n	8007af8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d106      	bne.n	8007a52 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a44:	f107 0314 	add.w	r3, r7, #20
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f001 faad 	bl	8008fa8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a52:	f002 fc9f 	bl	800a394 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a56:	f001 f819 	bl	8008a8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a5a:	f002 fc6b 	bl	800a334 <vPortEnterCritical>
 8007a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007a64:	b25b      	sxtb	r3, r3
 8007a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a6a:	d103      	bne.n	8007a74 <xQueueGenericSend+0x16c>
 8007a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a7a:	b25b      	sxtb	r3, r3
 8007a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a80:	d103      	bne.n	8007a8a <xQueueGenericSend+0x182>
 8007a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a84:	2200      	movs	r2, #0
 8007a86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007a8a:	f002 fc83 	bl	800a394 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a8e:	1d3a      	adds	r2, r7, #4
 8007a90:	f107 0314 	add.w	r3, r7, #20
 8007a94:	4611      	mov	r1, r2
 8007a96:	4618      	mov	r0, r3
 8007a98:	f001 fa9c 	bl	8008fd4 <xTaskCheckForTimeOut>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d124      	bne.n	8007aec <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007aa2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007aa4:	f000 fcf5 	bl	8008492 <prvIsQueueFull>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d018      	beq.n	8007ae0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ab0:	3310      	adds	r3, #16
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	4611      	mov	r1, r2
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f001 f9c2 	bl	8008e40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007abc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007abe:	f000 fc80 	bl	80083c2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007ac2:	f000 fff1 	bl	8008aa8 <xTaskResumeAll>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f47f af7c 	bne.w	80079c6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007ace:	4b0c      	ldr	r3, [pc, #48]	; (8007b00 <xQueueGenericSend+0x1f8>)
 8007ad0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ad4:	601a      	str	r2, [r3, #0]
 8007ad6:	f3bf 8f4f 	dsb	sy
 8007ada:	f3bf 8f6f 	isb	sy
 8007ade:	e772      	b.n	80079c6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007ae0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ae2:	f000 fc6e 	bl	80083c2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ae6:	f000 ffdf 	bl	8008aa8 <xTaskResumeAll>
 8007aea:	e76c      	b.n	80079c6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007aec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007aee:	f000 fc68 	bl	80083c2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007af2:	f000 ffd9 	bl	8008aa8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007af6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3738      	adds	r7, #56	; 0x38
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	e000ed04 	.word	0xe000ed04

08007b04 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b090      	sub	sp, #64	; 0x40
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	60f8      	str	r0, [r7, #12]
 8007b0c:	60b9      	str	r1, [r7, #8]
 8007b0e:	607a      	str	r2, [r7, #4]
 8007b10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d10a      	bne.n	8007b32 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b20:	f383 8811 	msr	BASEPRI, r3
 8007b24:	f3bf 8f6f 	isb	sy
 8007b28:	f3bf 8f4f 	dsb	sy
 8007b2c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007b2e:	bf00      	nop
 8007b30:	e7fe      	b.n	8007b30 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d103      	bne.n	8007b40 <xQueueGenericSendFromISR+0x3c>
 8007b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d101      	bne.n	8007b44 <xQueueGenericSendFromISR+0x40>
 8007b40:	2301      	movs	r3, #1
 8007b42:	e000      	b.n	8007b46 <xQueueGenericSendFromISR+0x42>
 8007b44:	2300      	movs	r3, #0
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10a      	bne.n	8007b60 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b4e:	f383 8811 	msr	BASEPRI, r3
 8007b52:	f3bf 8f6f 	isb	sy
 8007b56:	f3bf 8f4f 	dsb	sy
 8007b5a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007b5c:	bf00      	nop
 8007b5e:	e7fe      	b.n	8007b5e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	2b02      	cmp	r3, #2
 8007b64:	d103      	bne.n	8007b6e <xQueueGenericSendFromISR+0x6a>
 8007b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d101      	bne.n	8007b72 <xQueueGenericSendFromISR+0x6e>
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e000      	b.n	8007b74 <xQueueGenericSendFromISR+0x70>
 8007b72:	2300      	movs	r3, #0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d10a      	bne.n	8007b8e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b7c:	f383 8811 	msr	BASEPRI, r3
 8007b80:	f3bf 8f6f 	isb	sy
 8007b84:	f3bf 8f4f 	dsb	sy
 8007b88:	623b      	str	r3, [r7, #32]
}
 8007b8a:	bf00      	nop
 8007b8c:	e7fe      	b.n	8007b8c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b8e:	f002 fcb3 	bl	800a4f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007b92:	f3ef 8211 	mrs	r2, BASEPRI
 8007b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b9a:	f383 8811 	msr	BASEPRI, r3
 8007b9e:	f3bf 8f6f 	isb	sy
 8007ba2:	f3bf 8f4f 	dsb	sy
 8007ba6:	61fa      	str	r2, [r7, #28]
 8007ba8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007baa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007bac:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d302      	bcc.n	8007bc0 <xQueueGenericSendFromISR+0xbc>
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	2b02      	cmp	r3, #2
 8007bbe:	d12f      	bne.n	8007c20 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007bc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bce:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007bd0:	683a      	ldr	r2, [r7, #0]
 8007bd2:	68b9      	ldr	r1, [r7, #8]
 8007bd4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007bd6:	f000 fb64 	bl	80082a2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007bda:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007be2:	d112      	bne.n	8007c0a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d016      	beq.n	8007c1a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bee:	3324      	adds	r3, #36	; 0x24
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	f001 f975 	bl	8008ee0 <xTaskRemoveFromEventList>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d00e      	beq.n	8007c1a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d00b      	beq.n	8007c1a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2201      	movs	r2, #1
 8007c06:	601a      	str	r2, [r3, #0]
 8007c08:	e007      	b.n	8007c1a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007c0a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007c0e:	3301      	adds	r3, #1
 8007c10:	b2db      	uxtb	r3, r3
 8007c12:	b25a      	sxtb	r2, r3
 8007c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007c1e:	e001      	b.n	8007c24 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c20:	2300      	movs	r3, #0
 8007c22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c26:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007c2e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3740      	adds	r7, #64	; 0x40
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}

08007c3a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007c3a:	b580      	push	{r7, lr}
 8007c3c:	b08e      	sub	sp, #56	; 0x38
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
 8007c42:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d10a      	bne.n	8007c64 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8007c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c52:	f383 8811 	msr	BASEPRI, r3
 8007c56:	f3bf 8f6f 	isb	sy
 8007c5a:	f3bf 8f4f 	dsb	sy
 8007c5e:	623b      	str	r3, [r7, #32]
}
 8007c60:	bf00      	nop
 8007c62:	e7fe      	b.n	8007c62 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00a      	beq.n	8007c82 <xQueueGiveFromISR+0x48>
	__asm volatile
 8007c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c70:	f383 8811 	msr	BASEPRI, r3
 8007c74:	f3bf 8f6f 	isb	sy
 8007c78:	f3bf 8f4f 	dsb	sy
 8007c7c:	61fb      	str	r3, [r7, #28]
}
 8007c7e:	bf00      	nop
 8007c80:	e7fe      	b.n	8007c80 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d103      	bne.n	8007c92 <xQueueGiveFromISR+0x58>
 8007c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d101      	bne.n	8007c96 <xQueueGiveFromISR+0x5c>
 8007c92:	2301      	movs	r3, #1
 8007c94:	e000      	b.n	8007c98 <xQueueGiveFromISR+0x5e>
 8007c96:	2300      	movs	r3, #0
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d10a      	bne.n	8007cb2 <xQueueGiveFromISR+0x78>
	__asm volatile
 8007c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca0:	f383 8811 	msr	BASEPRI, r3
 8007ca4:	f3bf 8f6f 	isb	sy
 8007ca8:	f3bf 8f4f 	dsb	sy
 8007cac:	61bb      	str	r3, [r7, #24]
}
 8007cae:	bf00      	nop
 8007cb0:	e7fe      	b.n	8007cb0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007cb2:	f002 fc21 	bl	800a4f8 <vPortValidateInterruptPriority>
	__asm volatile
 8007cb6:	f3ef 8211 	mrs	r2, BASEPRI
 8007cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cbe:	f383 8811 	msr	BASEPRI, r3
 8007cc2:	f3bf 8f6f 	isb	sy
 8007cc6:	f3bf 8f4f 	dsb	sy
 8007cca:	617a      	str	r2, [r7, #20]
 8007ccc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007cce:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cd6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	d22b      	bcs.n	8007d3a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ce4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007ce8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cee:	1c5a      	adds	r2, r3, #1
 8007cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cf2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007cf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cfc:	d112      	bne.n	8007d24 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d016      	beq.n	8007d34 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d08:	3324      	adds	r3, #36	; 0x24
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f001 f8e8 	bl	8008ee0 <xTaskRemoveFromEventList>
 8007d10:	4603      	mov	r3, r0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d00e      	beq.n	8007d34 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d00b      	beq.n	8007d34 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	601a      	str	r2, [r3, #0]
 8007d22:	e007      	b.n	8007d34 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007d24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007d28:	3301      	adds	r3, #1
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	b25a      	sxtb	r2, r3
 8007d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007d34:	2301      	movs	r3, #1
 8007d36:	637b      	str	r3, [r7, #52]	; 0x34
 8007d38:	e001      	b.n	8007d3e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	637b      	str	r3, [r7, #52]	; 0x34
 8007d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d40:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f383 8811 	msr	BASEPRI, r3
}
 8007d48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3738      	adds	r7, #56	; 0x38
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b08c      	sub	sp, #48	; 0x30
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d60:	2300      	movs	r3, #0
 8007d62:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d10a      	bne.n	8007d84 <xQueueReceive+0x30>
	__asm volatile
 8007d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d72:	f383 8811 	msr	BASEPRI, r3
 8007d76:	f3bf 8f6f 	isb	sy
 8007d7a:	f3bf 8f4f 	dsb	sy
 8007d7e:	623b      	str	r3, [r7, #32]
}
 8007d80:	bf00      	nop
 8007d82:	e7fe      	b.n	8007d82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d103      	bne.n	8007d92 <xQueueReceive+0x3e>
 8007d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d101      	bne.n	8007d96 <xQueueReceive+0x42>
 8007d92:	2301      	movs	r3, #1
 8007d94:	e000      	b.n	8007d98 <xQueueReceive+0x44>
 8007d96:	2300      	movs	r3, #0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d10a      	bne.n	8007db2 <xQueueReceive+0x5e>
	__asm volatile
 8007d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da0:	f383 8811 	msr	BASEPRI, r3
 8007da4:	f3bf 8f6f 	isb	sy
 8007da8:	f3bf 8f4f 	dsb	sy
 8007dac:	61fb      	str	r3, [r7, #28]
}
 8007dae:	bf00      	nop
 8007db0:	e7fe      	b.n	8007db0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007db2:	f001 fa67 	bl	8009284 <xTaskGetSchedulerState>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d102      	bne.n	8007dc2 <xQueueReceive+0x6e>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d101      	bne.n	8007dc6 <xQueueReceive+0x72>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e000      	b.n	8007dc8 <xQueueReceive+0x74>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d10a      	bne.n	8007de2 <xQueueReceive+0x8e>
	__asm volatile
 8007dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd0:	f383 8811 	msr	BASEPRI, r3
 8007dd4:	f3bf 8f6f 	isb	sy
 8007dd8:	f3bf 8f4f 	dsb	sy
 8007ddc:	61bb      	str	r3, [r7, #24]
}
 8007dde:	bf00      	nop
 8007de0:	e7fe      	b.n	8007de0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007de2:	f002 faa7 	bl	800a334 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dea:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d01f      	beq.n	8007e32 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007df2:	68b9      	ldr	r1, [r7, #8]
 8007df4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007df6:	f000 fabe 	bl	8008376 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfc:	1e5a      	subs	r2, r3, #1
 8007dfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e00:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e04:	691b      	ldr	r3, [r3, #16]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d00f      	beq.n	8007e2a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e0c:	3310      	adds	r3, #16
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f001 f866 	bl	8008ee0 <xTaskRemoveFromEventList>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d007      	beq.n	8007e2a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007e1a:	4b3d      	ldr	r3, [pc, #244]	; (8007f10 <xQueueReceive+0x1bc>)
 8007e1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e20:	601a      	str	r2, [r3, #0]
 8007e22:	f3bf 8f4f 	dsb	sy
 8007e26:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007e2a:	f002 fab3 	bl	800a394 <vPortExitCritical>
				return pdPASS;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e069      	b.n	8007f06 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d103      	bne.n	8007e40 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007e38:	f002 faac 	bl	800a394 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	e062      	b.n	8007f06 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d106      	bne.n	8007e54 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007e46:	f107 0310 	add.w	r3, r7, #16
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f001 f8ac 	bl	8008fa8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e50:	2301      	movs	r3, #1
 8007e52:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e54:	f002 fa9e 	bl	800a394 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e58:	f000 fe18 	bl	8008a8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e5c:	f002 fa6a 	bl	800a334 <vPortEnterCritical>
 8007e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e66:	b25b      	sxtb	r3, r3
 8007e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e6c:	d103      	bne.n	8007e76 <xQueueReceive+0x122>
 8007e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e70:	2200      	movs	r2, #0
 8007e72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e7c:	b25b      	sxtb	r3, r3
 8007e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e82:	d103      	bne.n	8007e8c <xQueueReceive+0x138>
 8007e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e86:	2200      	movs	r2, #0
 8007e88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e8c:	f002 fa82 	bl	800a394 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e90:	1d3a      	adds	r2, r7, #4
 8007e92:	f107 0310 	add.w	r3, r7, #16
 8007e96:	4611      	mov	r1, r2
 8007e98:	4618      	mov	r0, r3
 8007e9a:	f001 f89b 	bl	8008fd4 <xTaskCheckForTimeOut>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d123      	bne.n	8007eec <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ea4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ea6:	f000 fade 	bl	8008466 <prvIsQueueEmpty>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d017      	beq.n	8007ee0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eb2:	3324      	adds	r3, #36	; 0x24
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	4611      	mov	r1, r2
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f000 ffc1 	bl	8008e40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007ebe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ec0:	f000 fa7f 	bl	80083c2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007ec4:	f000 fdf0 	bl	8008aa8 <xTaskResumeAll>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d189      	bne.n	8007de2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007ece:	4b10      	ldr	r3, [pc, #64]	; (8007f10 <xQueueReceive+0x1bc>)
 8007ed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ed4:	601a      	str	r2, [r3, #0]
 8007ed6:	f3bf 8f4f 	dsb	sy
 8007eda:	f3bf 8f6f 	isb	sy
 8007ede:	e780      	b.n	8007de2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007ee0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ee2:	f000 fa6e 	bl	80083c2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ee6:	f000 fddf 	bl	8008aa8 <xTaskResumeAll>
 8007eea:	e77a      	b.n	8007de2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007eec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007eee:	f000 fa68 	bl	80083c2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ef2:	f000 fdd9 	bl	8008aa8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ef6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ef8:	f000 fab5 	bl	8008466 <prvIsQueueEmpty>
 8007efc:	4603      	mov	r3, r0
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	f43f af6f 	beq.w	8007de2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007f04:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3730      	adds	r7, #48	; 0x30
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}
 8007f0e:	bf00      	nop
 8007f10:	e000ed04 	.word	0xe000ed04

08007f14 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b08e      	sub	sp, #56	; 0x38
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007f26:	2300      	movs	r3, #0
 8007f28:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d10a      	bne.n	8007f46 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f34:	f383 8811 	msr	BASEPRI, r3
 8007f38:	f3bf 8f6f 	isb	sy
 8007f3c:	f3bf 8f4f 	dsb	sy
 8007f40:	623b      	str	r3, [r7, #32]
}
 8007f42:	bf00      	nop
 8007f44:	e7fe      	b.n	8007f44 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d00a      	beq.n	8007f64 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8007f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f52:	f383 8811 	msr	BASEPRI, r3
 8007f56:	f3bf 8f6f 	isb	sy
 8007f5a:	f3bf 8f4f 	dsb	sy
 8007f5e:	61fb      	str	r3, [r7, #28]
}
 8007f60:	bf00      	nop
 8007f62:	e7fe      	b.n	8007f62 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f64:	f001 f98e 	bl	8009284 <xTaskGetSchedulerState>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d102      	bne.n	8007f74 <xQueueSemaphoreTake+0x60>
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d101      	bne.n	8007f78 <xQueueSemaphoreTake+0x64>
 8007f74:	2301      	movs	r3, #1
 8007f76:	e000      	b.n	8007f7a <xQueueSemaphoreTake+0x66>
 8007f78:	2300      	movs	r3, #0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d10a      	bne.n	8007f94 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8007f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	61bb      	str	r3, [r7, #24]
}
 8007f90:	bf00      	nop
 8007f92:	e7fe      	b.n	8007f92 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f94:	f002 f9ce 	bl	800a334 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f9c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d024      	beq.n	8007fee <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fa6:	1e5a      	subs	r2, r3, #1
 8007fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007faa:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d104      	bne.n	8007fbe <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007fb4:	f001 fadc 	bl	8009570 <pvTaskIncrementMutexHeldCount>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fbc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc0:	691b      	ldr	r3, [r3, #16]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d00f      	beq.n	8007fe6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc8:	3310      	adds	r3, #16
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f000 ff88 	bl	8008ee0 <xTaskRemoveFromEventList>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d007      	beq.n	8007fe6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007fd6:	4b54      	ldr	r3, [pc, #336]	; (8008128 <xQueueSemaphoreTake+0x214>)
 8007fd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fdc:	601a      	str	r2, [r3, #0]
 8007fde:	f3bf 8f4f 	dsb	sy
 8007fe2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007fe6:	f002 f9d5 	bl	800a394 <vPortExitCritical>
				return pdPASS;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e097      	b.n	800811e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d111      	bne.n	8008018 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d00a      	beq.n	8008010 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8007ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ffe:	f383 8811 	msr	BASEPRI, r3
 8008002:	f3bf 8f6f 	isb	sy
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	617b      	str	r3, [r7, #20]
}
 800800c:	bf00      	nop
 800800e:	e7fe      	b.n	800800e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008010:	f002 f9c0 	bl	800a394 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008014:	2300      	movs	r3, #0
 8008016:	e082      	b.n	800811e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800801a:	2b00      	cmp	r3, #0
 800801c:	d106      	bne.n	800802c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800801e:	f107 030c 	add.w	r3, r7, #12
 8008022:	4618      	mov	r0, r3
 8008024:	f000 ffc0 	bl	8008fa8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008028:	2301      	movs	r3, #1
 800802a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800802c:	f002 f9b2 	bl	800a394 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008030:	f000 fd2c 	bl	8008a8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008034:	f002 f97e 	bl	800a334 <vPortEnterCritical>
 8008038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800803a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800803e:	b25b      	sxtb	r3, r3
 8008040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008044:	d103      	bne.n	800804e <xQueueSemaphoreTake+0x13a>
 8008046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008048:	2200      	movs	r2, #0
 800804a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800804e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008050:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008054:	b25b      	sxtb	r3, r3
 8008056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800805a:	d103      	bne.n	8008064 <xQueueSemaphoreTake+0x150>
 800805c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800805e:	2200      	movs	r2, #0
 8008060:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008064:	f002 f996 	bl	800a394 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008068:	463a      	mov	r2, r7
 800806a:	f107 030c 	add.w	r3, r7, #12
 800806e:	4611      	mov	r1, r2
 8008070:	4618      	mov	r0, r3
 8008072:	f000 ffaf 	bl	8008fd4 <xTaskCheckForTimeOut>
 8008076:	4603      	mov	r3, r0
 8008078:	2b00      	cmp	r3, #0
 800807a:	d132      	bne.n	80080e2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800807c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800807e:	f000 f9f2 	bl	8008466 <prvIsQueueEmpty>
 8008082:	4603      	mov	r3, r0
 8008084:	2b00      	cmp	r3, #0
 8008086:	d026      	beq.n	80080d6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d109      	bne.n	80080a4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8008090:	f002 f950 	bl	800a334 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	4618      	mov	r0, r3
 800809a:	f001 f911 	bl	80092c0 <xTaskPriorityInherit>
 800809e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80080a0:	f002 f978 	bl	800a394 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80080a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080a6:	3324      	adds	r3, #36	; 0x24
 80080a8:	683a      	ldr	r2, [r7, #0]
 80080aa:	4611      	mov	r1, r2
 80080ac:	4618      	mov	r0, r3
 80080ae:	f000 fec7 	bl	8008e40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80080b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80080b4:	f000 f985 	bl	80083c2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80080b8:	f000 fcf6 	bl	8008aa8 <xTaskResumeAll>
 80080bc:	4603      	mov	r3, r0
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f47f af68 	bne.w	8007f94 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80080c4:	4b18      	ldr	r3, [pc, #96]	; (8008128 <xQueueSemaphoreTake+0x214>)
 80080c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080ca:	601a      	str	r2, [r3, #0]
 80080cc:	f3bf 8f4f 	dsb	sy
 80080d0:	f3bf 8f6f 	isb	sy
 80080d4:	e75e      	b.n	8007f94 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80080d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80080d8:	f000 f973 	bl	80083c2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80080dc:	f000 fce4 	bl	8008aa8 <xTaskResumeAll>
 80080e0:	e758      	b.n	8007f94 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80080e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80080e4:	f000 f96d 	bl	80083c2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80080e8:	f000 fcde 	bl	8008aa8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80080ee:	f000 f9ba 	bl	8008466 <prvIsQueueEmpty>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	f43f af4d 	beq.w	8007f94 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80080fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00d      	beq.n	800811c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8008100:	f002 f918 	bl	800a334 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008104:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008106:	f000 f8b4 	bl	8008272 <prvGetDisinheritPriorityAfterTimeout>
 800810a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800810c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800810e:	689b      	ldr	r3, [r3, #8]
 8008110:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008112:	4618      	mov	r0, r3
 8008114:	f001 f9aa 	bl	800946c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008118:	f002 f93c 	bl	800a394 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800811c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800811e:	4618      	mov	r0, r3
 8008120:	3738      	adds	r7, #56	; 0x38
 8008122:	46bd      	mov	sp, r7
 8008124:	bd80      	pop	{r7, pc}
 8008126:	bf00      	nop
 8008128:	e000ed04 	.word	0xe000ed04

0800812c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b08e      	sub	sp, #56	; 0x38
 8008130:	af00      	add	r7, sp, #0
 8008132:	60f8      	str	r0, [r7, #12]
 8008134:	60b9      	str	r1, [r7, #8]
 8008136:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800813c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800813e:	2b00      	cmp	r3, #0
 8008140:	d10a      	bne.n	8008158 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8008142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008146:	f383 8811 	msr	BASEPRI, r3
 800814a:	f3bf 8f6f 	isb	sy
 800814e:	f3bf 8f4f 	dsb	sy
 8008152:	623b      	str	r3, [r7, #32]
}
 8008154:	bf00      	nop
 8008156:	e7fe      	b.n	8008156 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d103      	bne.n	8008166 <xQueueReceiveFromISR+0x3a>
 800815e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008162:	2b00      	cmp	r3, #0
 8008164:	d101      	bne.n	800816a <xQueueReceiveFromISR+0x3e>
 8008166:	2301      	movs	r3, #1
 8008168:	e000      	b.n	800816c <xQueueReceiveFromISR+0x40>
 800816a:	2300      	movs	r3, #0
 800816c:	2b00      	cmp	r3, #0
 800816e:	d10a      	bne.n	8008186 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8008170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008174:	f383 8811 	msr	BASEPRI, r3
 8008178:	f3bf 8f6f 	isb	sy
 800817c:	f3bf 8f4f 	dsb	sy
 8008180:	61fb      	str	r3, [r7, #28]
}
 8008182:	bf00      	nop
 8008184:	e7fe      	b.n	8008184 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008186:	f002 f9b7 	bl	800a4f8 <vPortValidateInterruptPriority>
	__asm volatile
 800818a:	f3ef 8211 	mrs	r2, BASEPRI
 800818e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008192:	f383 8811 	msr	BASEPRI, r3
 8008196:	f3bf 8f6f 	isb	sy
 800819a:	f3bf 8f4f 	dsb	sy
 800819e:	61ba      	str	r2, [r7, #24]
 80081a0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80081a2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80081a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80081a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081aa:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80081ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d02f      	beq.n	8008212 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80081b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80081b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80081bc:	68b9      	ldr	r1, [r7, #8]
 80081be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80081c0:	f000 f8d9 	bl	8008376 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80081c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c6:	1e5a      	subs	r2, r3, #1
 80081c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ca:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80081cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80081d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d4:	d112      	bne.n	80081fc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d016      	beq.n	800820c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081e0:	3310      	adds	r3, #16
 80081e2:	4618      	mov	r0, r3
 80081e4:	f000 fe7c 	bl	8008ee0 <xTaskRemoveFromEventList>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d00e      	beq.n	800820c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d00b      	beq.n	800820c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	601a      	str	r2, [r3, #0]
 80081fa:	e007      	b.n	800820c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80081fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008200:	3301      	adds	r3, #1
 8008202:	b2db      	uxtb	r3, r3
 8008204:	b25a      	sxtb	r2, r3
 8008206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008208:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800820c:	2301      	movs	r3, #1
 800820e:	637b      	str	r3, [r7, #52]	; 0x34
 8008210:	e001      	b.n	8008216 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8008212:	2300      	movs	r3, #0
 8008214:	637b      	str	r3, [r7, #52]	; 0x34
 8008216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008218:	613b      	str	r3, [r7, #16]
	__asm volatile
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	f383 8811 	msr	BASEPRI, r3
}
 8008220:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008222:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008224:	4618      	mov	r0, r3
 8008226:	3738      	adds	r7, #56	; 0x38
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d10a      	bne.n	8008254 <vQueueDelete+0x28>
	__asm volatile
 800823e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008242:	f383 8811 	msr	BASEPRI, r3
 8008246:	f3bf 8f6f 	isb	sy
 800824a:	f3bf 8f4f 	dsb	sy
 800824e:	60bb      	str	r3, [r7, #8]
}
 8008250:	bf00      	nop
 8008252:	e7fe      	b.n	8008252 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008254:	68f8      	ldr	r0, [r7, #12]
 8008256:	f000 f95f 	bl	8008518 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008260:	2b00      	cmp	r3, #0
 8008262:	d102      	bne.n	800826a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8008264:	68f8      	ldr	r0, [r7, #12]
 8008266:	f002 fa53 	bl	800a710 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800826a:	bf00      	nop
 800826c:	3710      	adds	r7, #16
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}

08008272 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008272:	b480      	push	{r7}
 8008274:	b085      	sub	sp, #20
 8008276:	af00      	add	r7, sp, #0
 8008278:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800827e:	2b00      	cmp	r3, #0
 8008280:	d006      	beq.n	8008290 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800828c:	60fb      	str	r3, [r7, #12]
 800828e:	e001      	b.n	8008294 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008290:	2300      	movs	r3, #0
 8008292:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008294:	68fb      	ldr	r3, [r7, #12]
	}
 8008296:	4618      	mov	r0, r3
 8008298:	3714      	adds	r7, #20
 800829a:	46bd      	mov	sp, r7
 800829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a0:	4770      	bx	lr

080082a2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80082a2:	b580      	push	{r7, lr}
 80082a4:	b086      	sub	sp, #24
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	60f8      	str	r0, [r7, #12]
 80082aa:	60b9      	str	r1, [r7, #8]
 80082ac:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80082ae:	2300      	movs	r3, #0
 80082b0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082b6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d10d      	bne.n	80082dc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d14d      	bne.n	8008364 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	689b      	ldr	r3, [r3, #8]
 80082cc:	4618      	mov	r0, r3
 80082ce:	f001 f85f 	bl	8009390 <xTaskPriorityDisinherit>
 80082d2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2200      	movs	r2, #0
 80082d8:	609a      	str	r2, [r3, #8]
 80082da:	e043      	b.n	8008364 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d119      	bne.n	8008316 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6858      	ldr	r0, [r3, #4]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ea:	461a      	mov	r2, r3
 80082ec:	68b9      	ldr	r1, [r7, #8]
 80082ee:	f002 fbb1 	bl	800aa54 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	685a      	ldr	r2, [r3, #4]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082fa:	441a      	add	r2, r3
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	685a      	ldr	r2, [r3, #4]
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	689b      	ldr	r3, [r3, #8]
 8008308:	429a      	cmp	r2, r3
 800830a:	d32b      	bcc.n	8008364 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	605a      	str	r2, [r3, #4]
 8008314:	e026      	b.n	8008364 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	68d8      	ldr	r0, [r3, #12]
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800831e:	461a      	mov	r2, r3
 8008320:	68b9      	ldr	r1, [r7, #8]
 8008322:	f002 fb97 	bl	800aa54 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	68da      	ldr	r2, [r3, #12]
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800832e:	425b      	negs	r3, r3
 8008330:	441a      	add	r2, r3
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	68da      	ldr	r2, [r3, #12]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	429a      	cmp	r2, r3
 8008340:	d207      	bcs.n	8008352 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	689a      	ldr	r2, [r3, #8]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800834a:	425b      	negs	r3, r3
 800834c:	441a      	add	r2, r3
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2b02      	cmp	r3, #2
 8008356:	d105      	bne.n	8008364 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d002      	beq.n	8008364 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	3b01      	subs	r3, #1
 8008362:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	1c5a      	adds	r2, r3, #1
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800836c:	697b      	ldr	r3, [r7, #20]
}
 800836e:	4618      	mov	r0, r3
 8008370:	3718      	adds	r7, #24
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}

08008376 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008376:	b580      	push	{r7, lr}
 8008378:	b082      	sub	sp, #8
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
 800837e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008384:	2b00      	cmp	r3, #0
 8008386:	d018      	beq.n	80083ba <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	68da      	ldr	r2, [r3, #12]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008390:	441a      	add	r2, r3
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	68da      	ldr	r2, [r3, #12]
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	429a      	cmp	r2, r3
 80083a0:	d303      	bcc.n	80083aa <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	68d9      	ldr	r1, [r3, #12]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083b2:	461a      	mov	r2, r3
 80083b4:	6838      	ldr	r0, [r7, #0]
 80083b6:	f002 fb4d 	bl	800aa54 <memcpy>
	}
}
 80083ba:	bf00      	nop
 80083bc:	3708      	adds	r7, #8
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}

080083c2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80083c2:	b580      	push	{r7, lr}
 80083c4:	b084      	sub	sp, #16
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80083ca:	f001 ffb3 	bl	800a334 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083d4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083d6:	e011      	b.n	80083fc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d012      	beq.n	8008406 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	3324      	adds	r3, #36	; 0x24
 80083e4:	4618      	mov	r0, r3
 80083e6:	f000 fd7b 	bl	8008ee0 <xTaskRemoveFromEventList>
 80083ea:	4603      	mov	r3, r0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d001      	beq.n	80083f4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80083f0:	f000 fe52 	bl	8009098 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80083f4:	7bfb      	ldrb	r3, [r7, #15]
 80083f6:	3b01      	subs	r3, #1
 80083f8:	b2db      	uxtb	r3, r3
 80083fa:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008400:	2b00      	cmp	r3, #0
 8008402:	dce9      	bgt.n	80083d8 <prvUnlockQueue+0x16>
 8008404:	e000      	b.n	8008408 <prvUnlockQueue+0x46>
					break;
 8008406:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	22ff      	movs	r2, #255	; 0xff
 800840c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008410:	f001 ffc0 	bl	800a394 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008414:	f001 ff8e 	bl	800a334 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800841e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008420:	e011      	b.n	8008446 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	691b      	ldr	r3, [r3, #16]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d012      	beq.n	8008450 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	3310      	adds	r3, #16
 800842e:	4618      	mov	r0, r3
 8008430:	f000 fd56 	bl	8008ee0 <xTaskRemoveFromEventList>
 8008434:	4603      	mov	r3, r0
 8008436:	2b00      	cmp	r3, #0
 8008438:	d001      	beq.n	800843e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800843a:	f000 fe2d 	bl	8009098 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800843e:	7bbb      	ldrb	r3, [r7, #14]
 8008440:	3b01      	subs	r3, #1
 8008442:	b2db      	uxtb	r3, r3
 8008444:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008446:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800844a:	2b00      	cmp	r3, #0
 800844c:	dce9      	bgt.n	8008422 <prvUnlockQueue+0x60>
 800844e:	e000      	b.n	8008452 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008450:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	22ff      	movs	r2, #255	; 0xff
 8008456:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800845a:	f001 ff9b 	bl	800a394 <vPortExitCritical>
}
 800845e:	bf00      	nop
 8008460:	3710      	adds	r7, #16
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}

08008466 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008466:	b580      	push	{r7, lr}
 8008468:	b084      	sub	sp, #16
 800846a:	af00      	add	r7, sp, #0
 800846c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800846e:	f001 ff61 	bl	800a334 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008476:	2b00      	cmp	r3, #0
 8008478:	d102      	bne.n	8008480 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800847a:	2301      	movs	r3, #1
 800847c:	60fb      	str	r3, [r7, #12]
 800847e:	e001      	b.n	8008484 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008480:	2300      	movs	r3, #0
 8008482:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008484:	f001 ff86 	bl	800a394 <vPortExitCritical>

	return xReturn;
 8008488:	68fb      	ldr	r3, [r7, #12]
}
 800848a:	4618      	mov	r0, r3
 800848c:	3710      	adds	r7, #16
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008492:	b580      	push	{r7, lr}
 8008494:	b084      	sub	sp, #16
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800849a:	f001 ff4b 	bl	800a334 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084a6:	429a      	cmp	r2, r3
 80084a8:	d102      	bne.n	80084b0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80084aa:	2301      	movs	r3, #1
 80084ac:	60fb      	str	r3, [r7, #12]
 80084ae:	e001      	b.n	80084b4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80084b0:	2300      	movs	r3, #0
 80084b2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80084b4:	f001 ff6e 	bl	800a394 <vPortExitCritical>

	return xReturn;
 80084b8:	68fb      	ldr	r3, [r7, #12]
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3710      	adds	r7, #16
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
	...

080084c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084ce:	2300      	movs	r3, #0
 80084d0:	60fb      	str	r3, [r7, #12]
 80084d2:	e014      	b.n	80084fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80084d4:	4a0f      	ldr	r2, [pc, #60]	; (8008514 <vQueueAddToRegistry+0x50>)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10b      	bne.n	80084f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80084e0:	490c      	ldr	r1, [pc, #48]	; (8008514 <vQueueAddToRegistry+0x50>)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	683a      	ldr	r2, [r7, #0]
 80084e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80084ea:	4a0a      	ldr	r2, [pc, #40]	; (8008514 <vQueueAddToRegistry+0x50>)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	00db      	lsls	r3, r3, #3
 80084f0:	4413      	add	r3, r2
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80084f6:	e006      	b.n	8008506 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	3301      	adds	r3, #1
 80084fc:	60fb      	str	r3, [r7, #12]
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2b07      	cmp	r3, #7
 8008502:	d9e7      	bls.n	80084d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008504:	bf00      	nop
 8008506:	bf00      	nop
 8008508:	3714      	adds	r7, #20
 800850a:	46bd      	mov	sp, r7
 800850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	2000180c 	.word	0x2000180c

08008518 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008518:	b480      	push	{r7}
 800851a:	b085      	sub	sp, #20
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008520:	2300      	movs	r3, #0
 8008522:	60fb      	str	r3, [r7, #12]
 8008524:	e016      	b.n	8008554 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008526:	4a10      	ldr	r2, [pc, #64]	; (8008568 <vQueueUnregisterQueue+0x50>)
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	00db      	lsls	r3, r3, #3
 800852c:	4413      	add	r3, r2
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	429a      	cmp	r2, r3
 8008534:	d10b      	bne.n	800854e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008536:	4a0c      	ldr	r2, [pc, #48]	; (8008568 <vQueueUnregisterQueue+0x50>)
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2100      	movs	r1, #0
 800853c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008540:	4a09      	ldr	r2, [pc, #36]	; (8008568 <vQueueUnregisterQueue+0x50>)
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	00db      	lsls	r3, r3, #3
 8008546:	4413      	add	r3, r2
 8008548:	2200      	movs	r2, #0
 800854a:	605a      	str	r2, [r3, #4]
				break;
 800854c:	e006      	b.n	800855c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	3301      	adds	r3, #1
 8008552:	60fb      	str	r3, [r7, #12]
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2b07      	cmp	r3, #7
 8008558:	d9e5      	bls.n	8008526 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800855a:	bf00      	nop
 800855c:	bf00      	nop
 800855e:	3714      	adds	r7, #20
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr
 8008568:	2000180c 	.word	0x2000180c

0800856c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800856c:	b580      	push	{r7, lr}
 800856e:	b086      	sub	sp, #24
 8008570:	af00      	add	r7, sp, #0
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800857c:	f001 feda 	bl	800a334 <vPortEnterCritical>
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008586:	b25b      	sxtb	r3, r3
 8008588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800858c:	d103      	bne.n	8008596 <vQueueWaitForMessageRestricted+0x2a>
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	2200      	movs	r2, #0
 8008592:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800859c:	b25b      	sxtb	r3, r3
 800859e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085a2:	d103      	bne.n	80085ac <vQueueWaitForMessageRestricted+0x40>
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80085ac:	f001 fef2 	bl	800a394 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d106      	bne.n	80085c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	3324      	adds	r3, #36	; 0x24
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	68b9      	ldr	r1, [r7, #8]
 80085c0:	4618      	mov	r0, r3
 80085c2:	f000 fc61 	bl	8008e88 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80085c6:	6978      	ldr	r0, [r7, #20]
 80085c8:	f7ff fefb 	bl	80083c2 <prvUnlockQueue>
	}
 80085cc:	bf00      	nop
 80085ce:	3718      	adds	r7, #24
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}

080085d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b08e      	sub	sp, #56	; 0x38
 80085d8:	af04      	add	r7, sp, #16
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	607a      	str	r2, [r7, #4]
 80085e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80085e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d10a      	bne.n	80085fe <xTaskCreateStatic+0x2a>
	__asm volatile
 80085e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ec:	f383 8811 	msr	BASEPRI, r3
 80085f0:	f3bf 8f6f 	isb	sy
 80085f4:	f3bf 8f4f 	dsb	sy
 80085f8:	623b      	str	r3, [r7, #32]
}
 80085fa:	bf00      	nop
 80085fc:	e7fe      	b.n	80085fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80085fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008600:	2b00      	cmp	r3, #0
 8008602:	d10a      	bne.n	800861a <xTaskCreateStatic+0x46>
	__asm volatile
 8008604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008608:	f383 8811 	msr	BASEPRI, r3
 800860c:	f3bf 8f6f 	isb	sy
 8008610:	f3bf 8f4f 	dsb	sy
 8008614:	61fb      	str	r3, [r7, #28]
}
 8008616:	bf00      	nop
 8008618:	e7fe      	b.n	8008618 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800861a:	23a8      	movs	r3, #168	; 0xa8
 800861c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	2ba8      	cmp	r3, #168	; 0xa8
 8008622:	d00a      	beq.n	800863a <xTaskCreateStatic+0x66>
	__asm volatile
 8008624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008628:	f383 8811 	msr	BASEPRI, r3
 800862c:	f3bf 8f6f 	isb	sy
 8008630:	f3bf 8f4f 	dsb	sy
 8008634:	61bb      	str	r3, [r7, #24]
}
 8008636:	bf00      	nop
 8008638:	e7fe      	b.n	8008638 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800863a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800863c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800863e:	2b00      	cmp	r3, #0
 8008640:	d01e      	beq.n	8008680 <xTaskCreateStatic+0xac>
 8008642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008644:	2b00      	cmp	r3, #0
 8008646:	d01b      	beq.n	8008680 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800864a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800864c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008650:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008654:	2202      	movs	r2, #2
 8008656:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800865a:	2300      	movs	r3, #0
 800865c:	9303      	str	r3, [sp, #12]
 800865e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008660:	9302      	str	r3, [sp, #8]
 8008662:	f107 0314 	add.w	r3, r7, #20
 8008666:	9301      	str	r3, [sp, #4]
 8008668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800866a:	9300      	str	r3, [sp, #0]
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	68b9      	ldr	r1, [r7, #8]
 8008672:	68f8      	ldr	r0, [r7, #12]
 8008674:	f000 f850 	bl	8008718 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008678:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800867a:	f000 f8f3 	bl	8008864 <prvAddNewTaskToReadyList>
 800867e:	e001      	b.n	8008684 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008680:	2300      	movs	r3, #0
 8008682:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008684:	697b      	ldr	r3, [r7, #20]
	}
 8008686:	4618      	mov	r0, r3
 8008688:	3728      	adds	r7, #40	; 0x28
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}

0800868e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800868e:	b580      	push	{r7, lr}
 8008690:	b08c      	sub	sp, #48	; 0x30
 8008692:	af04      	add	r7, sp, #16
 8008694:	60f8      	str	r0, [r7, #12]
 8008696:	60b9      	str	r1, [r7, #8]
 8008698:	603b      	str	r3, [r7, #0]
 800869a:	4613      	mov	r3, r2
 800869c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800869e:	88fb      	ldrh	r3, [r7, #6]
 80086a0:	009b      	lsls	r3, r3, #2
 80086a2:	4618      	mov	r0, r3
 80086a4:	f001 ff68 	bl	800a578 <pvPortMalloc>
 80086a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d00e      	beq.n	80086ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80086b0:	20a8      	movs	r0, #168	; 0xa8
 80086b2:	f001 ff61 	bl	800a578 <pvPortMalloc>
 80086b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80086b8:	69fb      	ldr	r3, [r7, #28]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d003      	beq.n	80086c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	697a      	ldr	r2, [r7, #20]
 80086c2:	631a      	str	r2, [r3, #48]	; 0x30
 80086c4:	e005      	b.n	80086d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80086c6:	6978      	ldr	r0, [r7, #20]
 80086c8:	f002 f822 	bl	800a710 <vPortFree>
 80086cc:	e001      	b.n	80086d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80086ce:	2300      	movs	r3, #0
 80086d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80086d2:	69fb      	ldr	r3, [r7, #28]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d017      	beq.n	8008708 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80086e0:	88fa      	ldrh	r2, [r7, #6]
 80086e2:	2300      	movs	r3, #0
 80086e4:	9303      	str	r3, [sp, #12]
 80086e6:	69fb      	ldr	r3, [r7, #28]
 80086e8:	9302      	str	r3, [sp, #8]
 80086ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086ec:	9301      	str	r3, [sp, #4]
 80086ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f0:	9300      	str	r3, [sp, #0]
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	68b9      	ldr	r1, [r7, #8]
 80086f6:	68f8      	ldr	r0, [r7, #12]
 80086f8:	f000 f80e 	bl	8008718 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80086fc:	69f8      	ldr	r0, [r7, #28]
 80086fe:	f000 f8b1 	bl	8008864 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008702:	2301      	movs	r3, #1
 8008704:	61bb      	str	r3, [r7, #24]
 8008706:	e002      	b.n	800870e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008708:	f04f 33ff 	mov.w	r3, #4294967295
 800870c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800870e:	69bb      	ldr	r3, [r7, #24]
	}
 8008710:	4618      	mov	r0, r3
 8008712:	3720      	adds	r7, #32
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b088      	sub	sp, #32
 800871c:	af00      	add	r7, sp, #0
 800871e:	60f8      	str	r0, [r7, #12]
 8008720:	60b9      	str	r1, [r7, #8]
 8008722:	607a      	str	r2, [r7, #4]
 8008724:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008728:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	461a      	mov	r2, r3
 8008730:	21a5      	movs	r1, #165	; 0xa5
 8008732:	f002 f90b 	bl	800a94c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008738:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008740:	3b01      	subs	r3, #1
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	4413      	add	r3, r2
 8008746:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	f023 0307 	bic.w	r3, r3, #7
 800874e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008750:	69bb      	ldr	r3, [r7, #24]
 8008752:	f003 0307 	and.w	r3, r3, #7
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00a      	beq.n	8008770 <prvInitialiseNewTask+0x58>
	__asm volatile
 800875a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800875e:	f383 8811 	msr	BASEPRI, r3
 8008762:	f3bf 8f6f 	isb	sy
 8008766:	f3bf 8f4f 	dsb	sy
 800876a:	617b      	str	r3, [r7, #20]
}
 800876c:	bf00      	nop
 800876e:	e7fe      	b.n	800876e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d01f      	beq.n	80087b6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008776:	2300      	movs	r3, #0
 8008778:	61fb      	str	r3, [r7, #28]
 800877a:	e012      	b.n	80087a2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800877c:	68ba      	ldr	r2, [r7, #8]
 800877e:	69fb      	ldr	r3, [r7, #28]
 8008780:	4413      	add	r3, r2
 8008782:	7819      	ldrb	r1, [r3, #0]
 8008784:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008786:	69fb      	ldr	r3, [r7, #28]
 8008788:	4413      	add	r3, r2
 800878a:	3334      	adds	r3, #52	; 0x34
 800878c:	460a      	mov	r2, r1
 800878e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008790:	68ba      	ldr	r2, [r7, #8]
 8008792:	69fb      	ldr	r3, [r7, #28]
 8008794:	4413      	add	r3, r2
 8008796:	781b      	ldrb	r3, [r3, #0]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d006      	beq.n	80087aa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	3301      	adds	r3, #1
 80087a0:	61fb      	str	r3, [r7, #28]
 80087a2:	69fb      	ldr	r3, [r7, #28]
 80087a4:	2b0f      	cmp	r3, #15
 80087a6:	d9e9      	bls.n	800877c <prvInitialiseNewTask+0x64>
 80087a8:	e000      	b.n	80087ac <prvInitialiseNewTask+0x94>
			{
				break;
 80087aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80087ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ae:	2200      	movs	r2, #0
 80087b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80087b4:	e003      	b.n	80087be <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80087b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b8:	2200      	movs	r2, #0
 80087ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80087be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087c0:	2b37      	cmp	r3, #55	; 0x37
 80087c2:	d901      	bls.n	80087c8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80087c4:	2337      	movs	r3, #55	; 0x37
 80087c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80087c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80087ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087d2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80087d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d6:	2200      	movs	r2, #0
 80087d8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80087da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087dc:	3304      	adds	r3, #4
 80087de:	4618      	mov	r0, r3
 80087e0:	f7fe fda0 	bl	8007324 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80087e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087e6:	3318      	adds	r3, #24
 80087e8:	4618      	mov	r0, r3
 80087ea:	f7fe fd9b 	bl	8007324 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80087ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80087fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80087fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008800:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008802:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008806:	2200      	movs	r2, #0
 8008808:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800880c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800880e:	2200      	movs	r2, #0
 8008810:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008816:	3354      	adds	r3, #84	; 0x54
 8008818:	224c      	movs	r2, #76	; 0x4c
 800881a:	2100      	movs	r1, #0
 800881c:	4618      	mov	r0, r3
 800881e:	f002 f895 	bl	800a94c <memset>
 8008822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008824:	4a0c      	ldr	r2, [pc, #48]	; (8008858 <prvInitialiseNewTask+0x140>)
 8008826:	659a      	str	r2, [r3, #88]	; 0x58
 8008828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800882a:	4a0c      	ldr	r2, [pc, #48]	; (800885c <prvInitialiseNewTask+0x144>)
 800882c:	65da      	str	r2, [r3, #92]	; 0x5c
 800882e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008830:	4a0b      	ldr	r2, [pc, #44]	; (8008860 <prvInitialiseNewTask+0x148>)
 8008832:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008834:	683a      	ldr	r2, [r7, #0]
 8008836:	68f9      	ldr	r1, [r7, #12]
 8008838:	69b8      	ldr	r0, [r7, #24]
 800883a:	f001 fc51 	bl	800a0e0 <pxPortInitialiseStack>
 800883e:	4602      	mov	r2, r0
 8008840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008842:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008846:	2b00      	cmp	r3, #0
 8008848:	d002      	beq.n	8008850 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800884a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800884c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800884e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008850:	bf00      	nop
 8008852:	3720      	adds	r7, #32
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}
 8008858:	20005b40 	.word	0x20005b40
 800885c:	20005ba8 	.word	0x20005ba8
 8008860:	20005c10 	.word	0x20005c10

08008864 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b082      	sub	sp, #8
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800886c:	f001 fd62 	bl	800a334 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008870:	4b2d      	ldr	r3, [pc, #180]	; (8008928 <prvAddNewTaskToReadyList+0xc4>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	3301      	adds	r3, #1
 8008876:	4a2c      	ldr	r2, [pc, #176]	; (8008928 <prvAddNewTaskToReadyList+0xc4>)
 8008878:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800887a:	4b2c      	ldr	r3, [pc, #176]	; (800892c <prvAddNewTaskToReadyList+0xc8>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d109      	bne.n	8008896 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008882:	4a2a      	ldr	r2, [pc, #168]	; (800892c <prvAddNewTaskToReadyList+0xc8>)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008888:	4b27      	ldr	r3, [pc, #156]	; (8008928 <prvAddNewTaskToReadyList+0xc4>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2b01      	cmp	r3, #1
 800888e:	d110      	bne.n	80088b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008890:	f000 fc26 	bl	80090e0 <prvInitialiseTaskLists>
 8008894:	e00d      	b.n	80088b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008896:	4b26      	ldr	r3, [pc, #152]	; (8008930 <prvAddNewTaskToReadyList+0xcc>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d109      	bne.n	80088b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800889e:	4b23      	ldr	r3, [pc, #140]	; (800892c <prvAddNewTaskToReadyList+0xc8>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d802      	bhi.n	80088b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80088ac:	4a1f      	ldr	r2, [pc, #124]	; (800892c <prvAddNewTaskToReadyList+0xc8>)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80088b2:	4b20      	ldr	r3, [pc, #128]	; (8008934 <prvAddNewTaskToReadyList+0xd0>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	3301      	adds	r3, #1
 80088b8:	4a1e      	ldr	r2, [pc, #120]	; (8008934 <prvAddNewTaskToReadyList+0xd0>)
 80088ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80088bc:	4b1d      	ldr	r3, [pc, #116]	; (8008934 <prvAddNewTaskToReadyList+0xd0>)
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088c8:	4b1b      	ldr	r3, [pc, #108]	; (8008938 <prvAddNewTaskToReadyList+0xd4>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d903      	bls.n	80088d8 <prvAddNewTaskToReadyList+0x74>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088d4:	4a18      	ldr	r2, [pc, #96]	; (8008938 <prvAddNewTaskToReadyList+0xd4>)
 80088d6:	6013      	str	r3, [r2, #0]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088dc:	4613      	mov	r3, r2
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	4413      	add	r3, r2
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	4a15      	ldr	r2, [pc, #84]	; (800893c <prvAddNewTaskToReadyList+0xd8>)
 80088e6:	441a      	add	r2, r3
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	3304      	adds	r3, #4
 80088ec:	4619      	mov	r1, r3
 80088ee:	4610      	mov	r0, r2
 80088f0:	f7fe fd25 	bl	800733e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80088f4:	f001 fd4e 	bl	800a394 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80088f8:	4b0d      	ldr	r3, [pc, #52]	; (8008930 <prvAddNewTaskToReadyList+0xcc>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00e      	beq.n	800891e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008900:	4b0a      	ldr	r3, [pc, #40]	; (800892c <prvAddNewTaskToReadyList+0xc8>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800890a:	429a      	cmp	r2, r3
 800890c:	d207      	bcs.n	800891e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800890e:	4b0c      	ldr	r3, [pc, #48]	; (8008940 <prvAddNewTaskToReadyList+0xdc>)
 8008910:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008914:	601a      	str	r2, [r3, #0]
 8008916:	f3bf 8f4f 	dsb	sy
 800891a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800891e:	bf00      	nop
 8008920:	3708      	adds	r7, #8
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}
 8008926:	bf00      	nop
 8008928:	20001d20 	.word	0x20001d20
 800892c:	2000184c 	.word	0x2000184c
 8008930:	20001d2c 	.word	0x20001d2c
 8008934:	20001d3c 	.word	0x20001d3c
 8008938:	20001d28 	.word	0x20001d28
 800893c:	20001850 	.word	0x20001850
 8008940:	e000ed04 	.word	0xe000ed04

08008944 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008944:	b580      	push	{r7, lr}
 8008946:	b084      	sub	sp, #16
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800894c:	2300      	movs	r3, #0
 800894e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d017      	beq.n	8008986 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008956:	4b13      	ldr	r3, [pc, #76]	; (80089a4 <vTaskDelay+0x60>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d00a      	beq.n	8008974 <vTaskDelay+0x30>
	__asm volatile
 800895e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008962:	f383 8811 	msr	BASEPRI, r3
 8008966:	f3bf 8f6f 	isb	sy
 800896a:	f3bf 8f4f 	dsb	sy
 800896e:	60bb      	str	r3, [r7, #8]
}
 8008970:	bf00      	nop
 8008972:	e7fe      	b.n	8008972 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008974:	f000 f88a 	bl	8008a8c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008978:	2100      	movs	r1, #0
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f001 f80e 	bl	800999c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008980:	f000 f892 	bl	8008aa8 <xTaskResumeAll>
 8008984:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d107      	bne.n	800899c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800898c:	4b06      	ldr	r3, [pc, #24]	; (80089a8 <vTaskDelay+0x64>)
 800898e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008992:	601a      	str	r2, [r3, #0]
 8008994:	f3bf 8f4f 	dsb	sy
 8008998:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800899c:	bf00      	nop
 800899e:	3710      	adds	r7, #16
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd80      	pop	{r7, pc}
 80089a4:	20001d48 	.word	0x20001d48
 80089a8:	e000ed04 	.word	0xe000ed04

080089ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b08a      	sub	sp, #40	; 0x28
 80089b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80089b2:	2300      	movs	r3, #0
 80089b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80089b6:	2300      	movs	r3, #0
 80089b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80089ba:	463a      	mov	r2, r7
 80089bc:	1d39      	adds	r1, r7, #4
 80089be:	f107 0308 	add.w	r3, r7, #8
 80089c2:	4618      	mov	r0, r3
 80089c4:	f7fe fc5a 	bl	800727c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80089c8:	6839      	ldr	r1, [r7, #0]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	68ba      	ldr	r2, [r7, #8]
 80089ce:	9202      	str	r2, [sp, #8]
 80089d0:	9301      	str	r3, [sp, #4]
 80089d2:	2300      	movs	r3, #0
 80089d4:	9300      	str	r3, [sp, #0]
 80089d6:	2300      	movs	r3, #0
 80089d8:	460a      	mov	r2, r1
 80089da:	4924      	ldr	r1, [pc, #144]	; (8008a6c <vTaskStartScheduler+0xc0>)
 80089dc:	4824      	ldr	r0, [pc, #144]	; (8008a70 <vTaskStartScheduler+0xc4>)
 80089de:	f7ff fdf9 	bl	80085d4 <xTaskCreateStatic>
 80089e2:	4603      	mov	r3, r0
 80089e4:	4a23      	ldr	r2, [pc, #140]	; (8008a74 <vTaskStartScheduler+0xc8>)
 80089e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80089e8:	4b22      	ldr	r3, [pc, #136]	; (8008a74 <vTaskStartScheduler+0xc8>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d002      	beq.n	80089f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80089f0:	2301      	movs	r3, #1
 80089f2:	617b      	str	r3, [r7, #20]
 80089f4:	e001      	b.n	80089fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80089f6:	2300      	movs	r3, #0
 80089f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d102      	bne.n	8008a06 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008a00:	f001 f820 	bl	8009a44 <xTimerCreateTimerTask>
 8008a04:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d11b      	bne.n	8008a44 <vTaskStartScheduler+0x98>
	__asm volatile
 8008a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a10:	f383 8811 	msr	BASEPRI, r3
 8008a14:	f3bf 8f6f 	isb	sy
 8008a18:	f3bf 8f4f 	dsb	sy
 8008a1c:	613b      	str	r3, [r7, #16]
}
 8008a1e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008a20:	4b15      	ldr	r3, [pc, #84]	; (8008a78 <vTaskStartScheduler+0xcc>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	3354      	adds	r3, #84	; 0x54
 8008a26:	4a15      	ldr	r2, [pc, #84]	; (8008a7c <vTaskStartScheduler+0xd0>)
 8008a28:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008a2a:	4b15      	ldr	r3, [pc, #84]	; (8008a80 <vTaskStartScheduler+0xd4>)
 8008a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a30:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008a32:	4b14      	ldr	r3, [pc, #80]	; (8008a84 <vTaskStartScheduler+0xd8>)
 8008a34:	2201      	movs	r2, #1
 8008a36:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008a38:	4b13      	ldr	r3, [pc, #76]	; (8008a88 <vTaskStartScheduler+0xdc>)
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008a3e:	f001 fbd7 	bl	800a1f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008a42:	e00e      	b.n	8008a62 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a4a:	d10a      	bne.n	8008a62 <vTaskStartScheduler+0xb6>
	__asm volatile
 8008a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a50:	f383 8811 	msr	BASEPRI, r3
 8008a54:	f3bf 8f6f 	isb	sy
 8008a58:	f3bf 8f4f 	dsb	sy
 8008a5c:	60fb      	str	r3, [r7, #12]
}
 8008a5e:	bf00      	nop
 8008a60:	e7fe      	b.n	8008a60 <vTaskStartScheduler+0xb4>
}
 8008a62:	bf00      	nop
 8008a64:	3718      	adds	r7, #24
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	0800abec 	.word	0x0800abec
 8008a70:	080090b1 	.word	0x080090b1
 8008a74:	20001d44 	.word	0x20001d44
 8008a78:	2000184c 	.word	0x2000184c
 8008a7c:	20000064 	.word	0x20000064
 8008a80:	20001d40 	.word	0x20001d40
 8008a84:	20001d2c 	.word	0x20001d2c
 8008a88:	20001d24 	.word	0x20001d24

08008a8c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008a90:	4b04      	ldr	r3, [pc, #16]	; (8008aa4 <vTaskSuspendAll+0x18>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	3301      	adds	r3, #1
 8008a96:	4a03      	ldr	r2, [pc, #12]	; (8008aa4 <vTaskSuspendAll+0x18>)
 8008a98:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008a9a:	bf00      	nop
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr
 8008aa4:	20001d48 	.word	0x20001d48

08008aa8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b084      	sub	sp, #16
 8008aac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008ab6:	4b42      	ldr	r3, [pc, #264]	; (8008bc0 <xTaskResumeAll+0x118>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d10a      	bne.n	8008ad4 <xTaskResumeAll+0x2c>
	__asm volatile
 8008abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ac2:	f383 8811 	msr	BASEPRI, r3
 8008ac6:	f3bf 8f6f 	isb	sy
 8008aca:	f3bf 8f4f 	dsb	sy
 8008ace:	603b      	str	r3, [r7, #0]
}
 8008ad0:	bf00      	nop
 8008ad2:	e7fe      	b.n	8008ad2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008ad4:	f001 fc2e 	bl	800a334 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008ad8:	4b39      	ldr	r3, [pc, #228]	; (8008bc0 <xTaskResumeAll+0x118>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	3b01      	subs	r3, #1
 8008ade:	4a38      	ldr	r2, [pc, #224]	; (8008bc0 <xTaskResumeAll+0x118>)
 8008ae0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ae2:	4b37      	ldr	r3, [pc, #220]	; (8008bc0 <xTaskResumeAll+0x118>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d162      	bne.n	8008bb0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008aea:	4b36      	ldr	r3, [pc, #216]	; (8008bc4 <xTaskResumeAll+0x11c>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d05e      	beq.n	8008bb0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008af2:	e02f      	b.n	8008b54 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008af4:	4b34      	ldr	r3, [pc, #208]	; (8008bc8 <xTaskResumeAll+0x120>)
 8008af6:	68db      	ldr	r3, [r3, #12]
 8008af8:	68db      	ldr	r3, [r3, #12]
 8008afa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	3318      	adds	r3, #24
 8008b00:	4618      	mov	r0, r3
 8008b02:	f7fe fc79 	bl	80073f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	3304      	adds	r3, #4
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f7fe fc74 	bl	80073f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b14:	4b2d      	ldr	r3, [pc, #180]	; (8008bcc <xTaskResumeAll+0x124>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d903      	bls.n	8008b24 <xTaskResumeAll+0x7c>
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b20:	4a2a      	ldr	r2, [pc, #168]	; (8008bcc <xTaskResumeAll+0x124>)
 8008b22:	6013      	str	r3, [r2, #0]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b28:	4613      	mov	r3, r2
 8008b2a:	009b      	lsls	r3, r3, #2
 8008b2c:	4413      	add	r3, r2
 8008b2e:	009b      	lsls	r3, r3, #2
 8008b30:	4a27      	ldr	r2, [pc, #156]	; (8008bd0 <xTaskResumeAll+0x128>)
 8008b32:	441a      	add	r2, r3
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	3304      	adds	r3, #4
 8008b38:	4619      	mov	r1, r3
 8008b3a:	4610      	mov	r0, r2
 8008b3c:	f7fe fbff 	bl	800733e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b44:	4b23      	ldr	r3, [pc, #140]	; (8008bd4 <xTaskResumeAll+0x12c>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d302      	bcc.n	8008b54 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008b4e:	4b22      	ldr	r3, [pc, #136]	; (8008bd8 <xTaskResumeAll+0x130>)
 8008b50:	2201      	movs	r2, #1
 8008b52:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b54:	4b1c      	ldr	r3, [pc, #112]	; (8008bc8 <xTaskResumeAll+0x120>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d1cb      	bne.n	8008af4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d001      	beq.n	8008b66 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008b62:	f000 fb5f 	bl	8009224 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008b66:	4b1d      	ldr	r3, [pc, #116]	; (8008bdc <xTaskResumeAll+0x134>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d010      	beq.n	8008b94 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008b72:	f000 f847 	bl	8008c04 <xTaskIncrementTick>
 8008b76:	4603      	mov	r3, r0
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d002      	beq.n	8008b82 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008b7c:	4b16      	ldr	r3, [pc, #88]	; (8008bd8 <xTaskResumeAll+0x130>)
 8008b7e:	2201      	movs	r2, #1
 8008b80:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	3b01      	subs	r3, #1
 8008b86:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d1f1      	bne.n	8008b72 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008b8e:	4b13      	ldr	r3, [pc, #76]	; (8008bdc <xTaskResumeAll+0x134>)
 8008b90:	2200      	movs	r2, #0
 8008b92:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008b94:	4b10      	ldr	r3, [pc, #64]	; (8008bd8 <xTaskResumeAll+0x130>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d009      	beq.n	8008bb0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008ba0:	4b0f      	ldr	r3, [pc, #60]	; (8008be0 <xTaskResumeAll+0x138>)
 8008ba2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ba6:	601a      	str	r2, [r3, #0]
 8008ba8:	f3bf 8f4f 	dsb	sy
 8008bac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008bb0:	f001 fbf0 	bl	800a394 <vPortExitCritical>

	return xAlreadyYielded;
 8008bb4:	68bb      	ldr	r3, [r7, #8]
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop
 8008bc0:	20001d48 	.word	0x20001d48
 8008bc4:	20001d20 	.word	0x20001d20
 8008bc8:	20001ce0 	.word	0x20001ce0
 8008bcc:	20001d28 	.word	0x20001d28
 8008bd0:	20001850 	.word	0x20001850
 8008bd4:	2000184c 	.word	0x2000184c
 8008bd8:	20001d34 	.word	0x20001d34
 8008bdc:	20001d30 	.word	0x20001d30
 8008be0:	e000ed04 	.word	0xe000ed04

08008be4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008bea:	4b05      	ldr	r3, [pc, #20]	; (8008c00 <xTaskGetTickCount+0x1c>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008bf0:	687b      	ldr	r3, [r7, #4]
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	370c      	adds	r7, #12
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfc:	4770      	bx	lr
 8008bfe:	bf00      	nop
 8008c00:	20001d24 	.word	0x20001d24

08008c04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b086      	sub	sp, #24
 8008c08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c0e:	4b4f      	ldr	r3, [pc, #316]	; (8008d4c <xTaskIncrementTick+0x148>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	f040 808f 	bne.w	8008d36 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008c18:	4b4d      	ldr	r3, [pc, #308]	; (8008d50 <xTaskIncrementTick+0x14c>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008c20:	4a4b      	ldr	r2, [pc, #300]	; (8008d50 <xTaskIncrementTick+0x14c>)
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d120      	bne.n	8008c6e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008c2c:	4b49      	ldr	r3, [pc, #292]	; (8008d54 <xTaskIncrementTick+0x150>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d00a      	beq.n	8008c4c <xTaskIncrementTick+0x48>
	__asm volatile
 8008c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c3a:	f383 8811 	msr	BASEPRI, r3
 8008c3e:	f3bf 8f6f 	isb	sy
 8008c42:	f3bf 8f4f 	dsb	sy
 8008c46:	603b      	str	r3, [r7, #0]
}
 8008c48:	bf00      	nop
 8008c4a:	e7fe      	b.n	8008c4a <xTaskIncrementTick+0x46>
 8008c4c:	4b41      	ldr	r3, [pc, #260]	; (8008d54 <xTaskIncrementTick+0x150>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	60fb      	str	r3, [r7, #12]
 8008c52:	4b41      	ldr	r3, [pc, #260]	; (8008d58 <xTaskIncrementTick+0x154>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a3f      	ldr	r2, [pc, #252]	; (8008d54 <xTaskIncrementTick+0x150>)
 8008c58:	6013      	str	r3, [r2, #0]
 8008c5a:	4a3f      	ldr	r2, [pc, #252]	; (8008d58 <xTaskIncrementTick+0x154>)
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	6013      	str	r3, [r2, #0]
 8008c60:	4b3e      	ldr	r3, [pc, #248]	; (8008d5c <xTaskIncrementTick+0x158>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	3301      	adds	r3, #1
 8008c66:	4a3d      	ldr	r2, [pc, #244]	; (8008d5c <xTaskIncrementTick+0x158>)
 8008c68:	6013      	str	r3, [r2, #0]
 8008c6a:	f000 fadb 	bl	8009224 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c6e:	4b3c      	ldr	r3, [pc, #240]	; (8008d60 <xTaskIncrementTick+0x15c>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	693a      	ldr	r2, [r7, #16]
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d349      	bcc.n	8008d0c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c78:	4b36      	ldr	r3, [pc, #216]	; (8008d54 <xTaskIncrementTick+0x150>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d104      	bne.n	8008c8c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c82:	4b37      	ldr	r3, [pc, #220]	; (8008d60 <xTaskIncrementTick+0x15c>)
 8008c84:	f04f 32ff 	mov.w	r2, #4294967295
 8008c88:	601a      	str	r2, [r3, #0]
					break;
 8008c8a:	e03f      	b.n	8008d0c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c8c:	4b31      	ldr	r3, [pc, #196]	; (8008d54 <xTaskIncrementTick+0x150>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	68db      	ldr	r3, [r3, #12]
 8008c92:	68db      	ldr	r3, [r3, #12]
 8008c94:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008c9c:	693a      	ldr	r2, [r7, #16]
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d203      	bcs.n	8008cac <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008ca4:	4a2e      	ldr	r2, [pc, #184]	; (8008d60 <xTaskIncrementTick+0x15c>)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008caa:	e02f      	b.n	8008d0c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	3304      	adds	r3, #4
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f7fe fba1 	bl	80073f8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d004      	beq.n	8008cc8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	3318      	adds	r3, #24
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f7fe fb98 	bl	80073f8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ccc:	4b25      	ldr	r3, [pc, #148]	; (8008d64 <xTaskIncrementTick+0x160>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	d903      	bls.n	8008cdc <xTaskIncrementTick+0xd8>
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cd8:	4a22      	ldr	r2, [pc, #136]	; (8008d64 <xTaskIncrementTick+0x160>)
 8008cda:	6013      	str	r3, [r2, #0]
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ce0:	4613      	mov	r3, r2
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	4413      	add	r3, r2
 8008ce6:	009b      	lsls	r3, r3, #2
 8008ce8:	4a1f      	ldr	r2, [pc, #124]	; (8008d68 <xTaskIncrementTick+0x164>)
 8008cea:	441a      	add	r2, r3
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	3304      	adds	r3, #4
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	4610      	mov	r0, r2
 8008cf4:	f7fe fb23 	bl	800733e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cfc:	4b1b      	ldr	r3, [pc, #108]	; (8008d6c <xTaskIncrementTick+0x168>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d02:	429a      	cmp	r2, r3
 8008d04:	d3b8      	bcc.n	8008c78 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008d06:	2301      	movs	r3, #1
 8008d08:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d0a:	e7b5      	b.n	8008c78 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008d0c:	4b17      	ldr	r3, [pc, #92]	; (8008d6c <xTaskIncrementTick+0x168>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d12:	4915      	ldr	r1, [pc, #84]	; (8008d68 <xTaskIncrementTick+0x164>)
 8008d14:	4613      	mov	r3, r2
 8008d16:	009b      	lsls	r3, r3, #2
 8008d18:	4413      	add	r3, r2
 8008d1a:	009b      	lsls	r3, r3, #2
 8008d1c:	440b      	add	r3, r1
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d901      	bls.n	8008d28 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008d24:	2301      	movs	r3, #1
 8008d26:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008d28:	4b11      	ldr	r3, [pc, #68]	; (8008d70 <xTaskIncrementTick+0x16c>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d007      	beq.n	8008d40 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008d30:	2301      	movs	r3, #1
 8008d32:	617b      	str	r3, [r7, #20]
 8008d34:	e004      	b.n	8008d40 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008d36:	4b0f      	ldr	r3, [pc, #60]	; (8008d74 <xTaskIncrementTick+0x170>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	3301      	adds	r3, #1
 8008d3c:	4a0d      	ldr	r2, [pc, #52]	; (8008d74 <xTaskIncrementTick+0x170>)
 8008d3e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008d40:	697b      	ldr	r3, [r7, #20]
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3718      	adds	r7, #24
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}
 8008d4a:	bf00      	nop
 8008d4c:	20001d48 	.word	0x20001d48
 8008d50:	20001d24 	.word	0x20001d24
 8008d54:	20001cd8 	.word	0x20001cd8
 8008d58:	20001cdc 	.word	0x20001cdc
 8008d5c:	20001d38 	.word	0x20001d38
 8008d60:	20001d40 	.word	0x20001d40
 8008d64:	20001d28 	.word	0x20001d28
 8008d68:	20001850 	.word	0x20001850
 8008d6c:	2000184c 	.word	0x2000184c
 8008d70:	20001d34 	.word	0x20001d34
 8008d74:	20001d30 	.word	0x20001d30

08008d78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b085      	sub	sp, #20
 8008d7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008d7e:	4b2a      	ldr	r3, [pc, #168]	; (8008e28 <vTaskSwitchContext+0xb0>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d003      	beq.n	8008d8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008d86:	4b29      	ldr	r3, [pc, #164]	; (8008e2c <vTaskSwitchContext+0xb4>)
 8008d88:	2201      	movs	r2, #1
 8008d8a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008d8c:	e046      	b.n	8008e1c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8008d8e:	4b27      	ldr	r3, [pc, #156]	; (8008e2c <vTaskSwitchContext+0xb4>)
 8008d90:	2200      	movs	r2, #0
 8008d92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d94:	4b26      	ldr	r3, [pc, #152]	; (8008e30 <vTaskSwitchContext+0xb8>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	60fb      	str	r3, [r7, #12]
 8008d9a:	e010      	b.n	8008dbe <vTaskSwitchContext+0x46>
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d10a      	bne.n	8008db8 <vTaskSwitchContext+0x40>
	__asm volatile
 8008da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da6:	f383 8811 	msr	BASEPRI, r3
 8008daa:	f3bf 8f6f 	isb	sy
 8008dae:	f3bf 8f4f 	dsb	sy
 8008db2:	607b      	str	r3, [r7, #4]
}
 8008db4:	bf00      	nop
 8008db6:	e7fe      	b.n	8008db6 <vTaskSwitchContext+0x3e>
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	60fb      	str	r3, [r7, #12]
 8008dbe:	491d      	ldr	r1, [pc, #116]	; (8008e34 <vTaskSwitchContext+0xbc>)
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	4613      	mov	r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	4413      	add	r3, r2
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	440b      	add	r3, r1
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d0e4      	beq.n	8008d9c <vTaskSwitchContext+0x24>
 8008dd2:	68fa      	ldr	r2, [r7, #12]
 8008dd4:	4613      	mov	r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	4413      	add	r3, r2
 8008dda:	009b      	lsls	r3, r3, #2
 8008ddc:	4a15      	ldr	r2, [pc, #84]	; (8008e34 <vTaskSwitchContext+0xbc>)
 8008dde:	4413      	add	r3, r2
 8008de0:	60bb      	str	r3, [r7, #8]
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	685b      	ldr	r3, [r3, #4]
 8008de6:	685a      	ldr	r2, [r3, #4]
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	605a      	str	r2, [r3, #4]
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	685a      	ldr	r2, [r3, #4]
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	3308      	adds	r3, #8
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d104      	bne.n	8008e02 <vTaskSwitchContext+0x8a>
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	685a      	ldr	r2, [r3, #4]
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	605a      	str	r2, [r3, #4]
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	68db      	ldr	r3, [r3, #12]
 8008e08:	4a0b      	ldr	r2, [pc, #44]	; (8008e38 <vTaskSwitchContext+0xc0>)
 8008e0a:	6013      	str	r3, [r2, #0]
 8008e0c:	4a08      	ldr	r2, [pc, #32]	; (8008e30 <vTaskSwitchContext+0xb8>)
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008e12:	4b09      	ldr	r3, [pc, #36]	; (8008e38 <vTaskSwitchContext+0xc0>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	3354      	adds	r3, #84	; 0x54
 8008e18:	4a08      	ldr	r2, [pc, #32]	; (8008e3c <vTaskSwitchContext+0xc4>)
 8008e1a:	6013      	str	r3, [r2, #0]
}
 8008e1c:	bf00      	nop
 8008e1e:	3714      	adds	r7, #20
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr
 8008e28:	20001d48 	.word	0x20001d48
 8008e2c:	20001d34 	.word	0x20001d34
 8008e30:	20001d28 	.word	0x20001d28
 8008e34:	20001850 	.word	0x20001850
 8008e38:	2000184c 	.word	0x2000184c
 8008e3c:	20000064 	.word	0x20000064

08008e40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b084      	sub	sp, #16
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d10a      	bne.n	8008e66 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e54:	f383 8811 	msr	BASEPRI, r3
 8008e58:	f3bf 8f6f 	isb	sy
 8008e5c:	f3bf 8f4f 	dsb	sy
 8008e60:	60fb      	str	r3, [r7, #12]
}
 8008e62:	bf00      	nop
 8008e64:	e7fe      	b.n	8008e64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e66:	4b07      	ldr	r3, [pc, #28]	; (8008e84 <vTaskPlaceOnEventList+0x44>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	3318      	adds	r3, #24
 8008e6c:	4619      	mov	r1, r3
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f7fe fa89 	bl	8007386 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e74:	2101      	movs	r1, #1
 8008e76:	6838      	ldr	r0, [r7, #0]
 8008e78:	f000 fd90 	bl	800999c <prvAddCurrentTaskToDelayedList>
}
 8008e7c:	bf00      	nop
 8008e7e:	3710      	adds	r7, #16
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}
 8008e84:	2000184c 	.word	0x2000184c

08008e88 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b086      	sub	sp, #24
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	60f8      	str	r0, [r7, #12]
 8008e90:	60b9      	str	r1, [r7, #8]
 8008e92:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d10a      	bne.n	8008eb0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e9e:	f383 8811 	msr	BASEPRI, r3
 8008ea2:	f3bf 8f6f 	isb	sy
 8008ea6:	f3bf 8f4f 	dsb	sy
 8008eaa:	617b      	str	r3, [r7, #20]
}
 8008eac:	bf00      	nop
 8008eae:	e7fe      	b.n	8008eae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008eb0:	4b0a      	ldr	r3, [pc, #40]	; (8008edc <vTaskPlaceOnEventListRestricted+0x54>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	3318      	adds	r3, #24
 8008eb6:	4619      	mov	r1, r3
 8008eb8:	68f8      	ldr	r0, [r7, #12]
 8008eba:	f7fe fa40 	bl	800733e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d002      	beq.n	8008eca <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8008ec8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008eca:	6879      	ldr	r1, [r7, #4]
 8008ecc:	68b8      	ldr	r0, [r7, #8]
 8008ece:	f000 fd65 	bl	800999c <prvAddCurrentTaskToDelayedList>
	}
 8008ed2:	bf00      	nop
 8008ed4:	3718      	adds	r7, #24
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
 8008eda:	bf00      	nop
 8008edc:	2000184c 	.word	0x2000184c

08008ee0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b086      	sub	sp, #24
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	68db      	ldr	r3, [r3, #12]
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d10a      	bne.n	8008f0c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008efa:	f383 8811 	msr	BASEPRI, r3
 8008efe:	f3bf 8f6f 	isb	sy
 8008f02:	f3bf 8f4f 	dsb	sy
 8008f06:	60fb      	str	r3, [r7, #12]
}
 8008f08:	bf00      	nop
 8008f0a:	e7fe      	b.n	8008f0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	3318      	adds	r3, #24
 8008f10:	4618      	mov	r0, r3
 8008f12:	f7fe fa71 	bl	80073f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f16:	4b1e      	ldr	r3, [pc, #120]	; (8008f90 <xTaskRemoveFromEventList+0xb0>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d11d      	bne.n	8008f5a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	3304      	adds	r3, #4
 8008f22:	4618      	mov	r0, r3
 8008f24:	f7fe fa68 	bl	80073f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f2c:	4b19      	ldr	r3, [pc, #100]	; (8008f94 <xTaskRemoveFromEventList+0xb4>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	429a      	cmp	r2, r3
 8008f32:	d903      	bls.n	8008f3c <xTaskRemoveFromEventList+0x5c>
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f38:	4a16      	ldr	r2, [pc, #88]	; (8008f94 <xTaskRemoveFromEventList+0xb4>)
 8008f3a:	6013      	str	r3, [r2, #0]
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f40:	4613      	mov	r3, r2
 8008f42:	009b      	lsls	r3, r3, #2
 8008f44:	4413      	add	r3, r2
 8008f46:	009b      	lsls	r3, r3, #2
 8008f48:	4a13      	ldr	r2, [pc, #76]	; (8008f98 <xTaskRemoveFromEventList+0xb8>)
 8008f4a:	441a      	add	r2, r3
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	3304      	adds	r3, #4
 8008f50:	4619      	mov	r1, r3
 8008f52:	4610      	mov	r0, r2
 8008f54:	f7fe f9f3 	bl	800733e <vListInsertEnd>
 8008f58:	e005      	b.n	8008f66 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008f5a:	693b      	ldr	r3, [r7, #16]
 8008f5c:	3318      	adds	r3, #24
 8008f5e:	4619      	mov	r1, r3
 8008f60:	480e      	ldr	r0, [pc, #56]	; (8008f9c <xTaskRemoveFromEventList+0xbc>)
 8008f62:	f7fe f9ec 	bl	800733e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f6a:	4b0d      	ldr	r3, [pc, #52]	; (8008fa0 <xTaskRemoveFromEventList+0xc0>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f70:	429a      	cmp	r2, r3
 8008f72:	d905      	bls.n	8008f80 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008f74:	2301      	movs	r3, #1
 8008f76:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008f78:	4b0a      	ldr	r3, [pc, #40]	; (8008fa4 <xTaskRemoveFromEventList+0xc4>)
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	601a      	str	r2, [r3, #0]
 8008f7e:	e001      	b.n	8008f84 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008f80:	2300      	movs	r3, #0
 8008f82:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008f84:	697b      	ldr	r3, [r7, #20]
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3718      	adds	r7, #24
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	bd80      	pop	{r7, pc}
 8008f8e:	bf00      	nop
 8008f90:	20001d48 	.word	0x20001d48
 8008f94:	20001d28 	.word	0x20001d28
 8008f98:	20001850 	.word	0x20001850
 8008f9c:	20001ce0 	.word	0x20001ce0
 8008fa0:	2000184c 	.word	0x2000184c
 8008fa4:	20001d34 	.word	0x20001d34

08008fa8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008fb0:	4b06      	ldr	r3, [pc, #24]	; (8008fcc <vTaskInternalSetTimeOutState+0x24>)
 8008fb2:	681a      	ldr	r2, [r3, #0]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008fb8:	4b05      	ldr	r3, [pc, #20]	; (8008fd0 <vTaskInternalSetTimeOutState+0x28>)
 8008fba:	681a      	ldr	r2, [r3, #0]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	605a      	str	r2, [r3, #4]
}
 8008fc0:	bf00      	nop
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr
 8008fcc:	20001d38 	.word	0x20001d38
 8008fd0:	20001d24 	.word	0x20001d24

08008fd4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b088      	sub	sp, #32
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
 8008fdc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d10a      	bne.n	8008ffa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fe8:	f383 8811 	msr	BASEPRI, r3
 8008fec:	f3bf 8f6f 	isb	sy
 8008ff0:	f3bf 8f4f 	dsb	sy
 8008ff4:	613b      	str	r3, [r7, #16]
}
 8008ff6:	bf00      	nop
 8008ff8:	e7fe      	b.n	8008ff8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d10a      	bne.n	8009016 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009004:	f383 8811 	msr	BASEPRI, r3
 8009008:	f3bf 8f6f 	isb	sy
 800900c:	f3bf 8f4f 	dsb	sy
 8009010:	60fb      	str	r3, [r7, #12]
}
 8009012:	bf00      	nop
 8009014:	e7fe      	b.n	8009014 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009016:	f001 f98d 	bl	800a334 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800901a:	4b1d      	ldr	r3, [pc, #116]	; (8009090 <xTaskCheckForTimeOut+0xbc>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	69ba      	ldr	r2, [r7, #24]
 8009026:	1ad3      	subs	r3, r2, r3
 8009028:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009032:	d102      	bne.n	800903a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009034:	2300      	movs	r3, #0
 8009036:	61fb      	str	r3, [r7, #28]
 8009038:	e023      	b.n	8009082 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681a      	ldr	r2, [r3, #0]
 800903e:	4b15      	ldr	r3, [pc, #84]	; (8009094 <xTaskCheckForTimeOut+0xc0>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	429a      	cmp	r2, r3
 8009044:	d007      	beq.n	8009056 <xTaskCheckForTimeOut+0x82>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	685b      	ldr	r3, [r3, #4]
 800904a:	69ba      	ldr	r2, [r7, #24]
 800904c:	429a      	cmp	r2, r3
 800904e:	d302      	bcc.n	8009056 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009050:	2301      	movs	r3, #1
 8009052:	61fb      	str	r3, [r7, #28]
 8009054:	e015      	b.n	8009082 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	429a      	cmp	r2, r3
 800905e:	d20b      	bcs.n	8009078 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	681a      	ldr	r2, [r3, #0]
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	1ad2      	subs	r2, r2, r3
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	f7ff ff9b 	bl	8008fa8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009072:	2300      	movs	r3, #0
 8009074:	61fb      	str	r3, [r7, #28]
 8009076:	e004      	b.n	8009082 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	2200      	movs	r2, #0
 800907c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800907e:	2301      	movs	r3, #1
 8009080:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009082:	f001 f987 	bl	800a394 <vPortExitCritical>

	return xReturn;
 8009086:	69fb      	ldr	r3, [r7, #28]
}
 8009088:	4618      	mov	r0, r3
 800908a:	3720      	adds	r7, #32
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}
 8009090:	20001d24 	.word	0x20001d24
 8009094:	20001d38 	.word	0x20001d38

08009098 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009098:	b480      	push	{r7}
 800909a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800909c:	4b03      	ldr	r3, [pc, #12]	; (80090ac <vTaskMissedYield+0x14>)
 800909e:	2201      	movs	r2, #1
 80090a0:	601a      	str	r2, [r3, #0]
}
 80090a2:	bf00      	nop
 80090a4:	46bd      	mov	sp, r7
 80090a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090aa:	4770      	bx	lr
 80090ac:	20001d34 	.word	0x20001d34

080090b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b082      	sub	sp, #8
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80090b8:	f000 f852 	bl	8009160 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80090bc:	4b06      	ldr	r3, [pc, #24]	; (80090d8 <prvIdleTask+0x28>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d9f9      	bls.n	80090b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80090c4:	4b05      	ldr	r3, [pc, #20]	; (80090dc <prvIdleTask+0x2c>)
 80090c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090ca:	601a      	str	r2, [r3, #0]
 80090cc:	f3bf 8f4f 	dsb	sy
 80090d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80090d4:	e7f0      	b.n	80090b8 <prvIdleTask+0x8>
 80090d6:	bf00      	nop
 80090d8:	20001850 	.word	0x20001850
 80090dc:	e000ed04 	.word	0xe000ed04

080090e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b082      	sub	sp, #8
 80090e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090e6:	2300      	movs	r3, #0
 80090e8:	607b      	str	r3, [r7, #4]
 80090ea:	e00c      	b.n	8009106 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80090ec:	687a      	ldr	r2, [r7, #4]
 80090ee:	4613      	mov	r3, r2
 80090f0:	009b      	lsls	r3, r3, #2
 80090f2:	4413      	add	r3, r2
 80090f4:	009b      	lsls	r3, r3, #2
 80090f6:	4a12      	ldr	r2, [pc, #72]	; (8009140 <prvInitialiseTaskLists+0x60>)
 80090f8:	4413      	add	r3, r2
 80090fa:	4618      	mov	r0, r3
 80090fc:	f7fe f8f2 	bl	80072e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	3301      	adds	r3, #1
 8009104:	607b      	str	r3, [r7, #4]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2b37      	cmp	r3, #55	; 0x37
 800910a:	d9ef      	bls.n	80090ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800910c:	480d      	ldr	r0, [pc, #52]	; (8009144 <prvInitialiseTaskLists+0x64>)
 800910e:	f7fe f8e9 	bl	80072e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009112:	480d      	ldr	r0, [pc, #52]	; (8009148 <prvInitialiseTaskLists+0x68>)
 8009114:	f7fe f8e6 	bl	80072e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009118:	480c      	ldr	r0, [pc, #48]	; (800914c <prvInitialiseTaskLists+0x6c>)
 800911a:	f7fe f8e3 	bl	80072e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800911e:	480c      	ldr	r0, [pc, #48]	; (8009150 <prvInitialiseTaskLists+0x70>)
 8009120:	f7fe f8e0 	bl	80072e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009124:	480b      	ldr	r0, [pc, #44]	; (8009154 <prvInitialiseTaskLists+0x74>)
 8009126:	f7fe f8dd 	bl	80072e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800912a:	4b0b      	ldr	r3, [pc, #44]	; (8009158 <prvInitialiseTaskLists+0x78>)
 800912c:	4a05      	ldr	r2, [pc, #20]	; (8009144 <prvInitialiseTaskLists+0x64>)
 800912e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009130:	4b0a      	ldr	r3, [pc, #40]	; (800915c <prvInitialiseTaskLists+0x7c>)
 8009132:	4a05      	ldr	r2, [pc, #20]	; (8009148 <prvInitialiseTaskLists+0x68>)
 8009134:	601a      	str	r2, [r3, #0]
}
 8009136:	bf00      	nop
 8009138:	3708      	adds	r7, #8
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
 800913e:	bf00      	nop
 8009140:	20001850 	.word	0x20001850
 8009144:	20001cb0 	.word	0x20001cb0
 8009148:	20001cc4 	.word	0x20001cc4
 800914c:	20001ce0 	.word	0x20001ce0
 8009150:	20001cf4 	.word	0x20001cf4
 8009154:	20001d0c 	.word	0x20001d0c
 8009158:	20001cd8 	.word	0x20001cd8
 800915c:	20001cdc 	.word	0x20001cdc

08009160 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b082      	sub	sp, #8
 8009164:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009166:	e019      	b.n	800919c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009168:	f001 f8e4 	bl	800a334 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800916c:	4b10      	ldr	r3, [pc, #64]	; (80091b0 <prvCheckTasksWaitingTermination+0x50>)
 800916e:	68db      	ldr	r3, [r3, #12]
 8009170:	68db      	ldr	r3, [r3, #12]
 8009172:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	3304      	adds	r3, #4
 8009178:	4618      	mov	r0, r3
 800917a:	f7fe f93d 	bl	80073f8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800917e:	4b0d      	ldr	r3, [pc, #52]	; (80091b4 <prvCheckTasksWaitingTermination+0x54>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	3b01      	subs	r3, #1
 8009184:	4a0b      	ldr	r2, [pc, #44]	; (80091b4 <prvCheckTasksWaitingTermination+0x54>)
 8009186:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009188:	4b0b      	ldr	r3, [pc, #44]	; (80091b8 <prvCheckTasksWaitingTermination+0x58>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	3b01      	subs	r3, #1
 800918e:	4a0a      	ldr	r2, [pc, #40]	; (80091b8 <prvCheckTasksWaitingTermination+0x58>)
 8009190:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009192:	f001 f8ff 	bl	800a394 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f000 f810 	bl	80091bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800919c:	4b06      	ldr	r3, [pc, #24]	; (80091b8 <prvCheckTasksWaitingTermination+0x58>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d1e1      	bne.n	8009168 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80091a4:	bf00      	nop
 80091a6:	bf00      	nop
 80091a8:	3708      	adds	r7, #8
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	20001cf4 	.word	0x20001cf4
 80091b4:	20001d20 	.word	0x20001d20
 80091b8:	20001d08 	.word	0x20001d08

080091bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b084      	sub	sp, #16
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	3354      	adds	r3, #84	; 0x54
 80091c8:	4618      	mov	r0, r3
 80091ca:	f001 fbc7 	bl	800a95c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d108      	bne.n	80091ea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091dc:	4618      	mov	r0, r3
 80091de:	f001 fa97 	bl	800a710 <vPortFree>
				vPortFree( pxTCB );
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f001 fa94 	bl	800a710 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80091e8:	e018      	b.n	800921c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	d103      	bne.n	80091fc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f001 fa8b 	bl	800a710 <vPortFree>
	}
 80091fa:	e00f      	b.n	800921c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8009202:	2b02      	cmp	r3, #2
 8009204:	d00a      	beq.n	800921c <prvDeleteTCB+0x60>
	__asm volatile
 8009206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800920a:	f383 8811 	msr	BASEPRI, r3
 800920e:	f3bf 8f6f 	isb	sy
 8009212:	f3bf 8f4f 	dsb	sy
 8009216:	60fb      	str	r3, [r7, #12]
}
 8009218:	bf00      	nop
 800921a:	e7fe      	b.n	800921a <prvDeleteTCB+0x5e>
	}
 800921c:	bf00      	nop
 800921e:	3710      	adds	r7, #16
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009224:	b480      	push	{r7}
 8009226:	b083      	sub	sp, #12
 8009228:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800922a:	4b0c      	ldr	r3, [pc, #48]	; (800925c <prvResetNextTaskUnblockTime+0x38>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d104      	bne.n	800923e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009234:	4b0a      	ldr	r3, [pc, #40]	; (8009260 <prvResetNextTaskUnblockTime+0x3c>)
 8009236:	f04f 32ff 	mov.w	r2, #4294967295
 800923a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800923c:	e008      	b.n	8009250 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800923e:	4b07      	ldr	r3, [pc, #28]	; (800925c <prvResetNextTaskUnblockTime+0x38>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	68db      	ldr	r3, [r3, #12]
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	4a04      	ldr	r2, [pc, #16]	; (8009260 <prvResetNextTaskUnblockTime+0x3c>)
 800924e:	6013      	str	r3, [r2, #0]
}
 8009250:	bf00      	nop
 8009252:	370c      	adds	r7, #12
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr
 800925c:	20001cd8 	.word	0x20001cd8
 8009260:	20001d40 	.word	0x20001d40

08009264 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009264:	b480      	push	{r7}
 8009266:	b083      	sub	sp, #12
 8009268:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800926a:	4b05      	ldr	r3, [pc, #20]	; (8009280 <xTaskGetCurrentTaskHandle+0x1c>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009270:	687b      	ldr	r3, [r7, #4]
	}
 8009272:	4618      	mov	r0, r3
 8009274:	370c      	adds	r7, #12
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr
 800927e:	bf00      	nop
 8009280:	2000184c 	.word	0x2000184c

08009284 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009284:	b480      	push	{r7}
 8009286:	b083      	sub	sp, #12
 8009288:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800928a:	4b0b      	ldr	r3, [pc, #44]	; (80092b8 <xTaskGetSchedulerState+0x34>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d102      	bne.n	8009298 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009292:	2301      	movs	r3, #1
 8009294:	607b      	str	r3, [r7, #4]
 8009296:	e008      	b.n	80092aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009298:	4b08      	ldr	r3, [pc, #32]	; (80092bc <xTaskGetSchedulerState+0x38>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d102      	bne.n	80092a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80092a0:	2302      	movs	r3, #2
 80092a2:	607b      	str	r3, [r7, #4]
 80092a4:	e001      	b.n	80092aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80092a6:	2300      	movs	r3, #0
 80092a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80092aa:	687b      	ldr	r3, [r7, #4]
	}
 80092ac:	4618      	mov	r0, r3
 80092ae:	370c      	adds	r7, #12
 80092b0:	46bd      	mov	sp, r7
 80092b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b6:	4770      	bx	lr
 80092b8:	20001d2c 	.word	0x20001d2c
 80092bc:	20001d48 	.word	0x20001d48

080092c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b084      	sub	sp, #16
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80092cc:	2300      	movs	r3, #0
 80092ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d051      	beq.n	800937a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092da:	4b2a      	ldr	r3, [pc, #168]	; (8009384 <xTaskPriorityInherit+0xc4>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d241      	bcs.n	8009368 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	699b      	ldr	r3, [r3, #24]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	db06      	blt.n	80092fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092ec:	4b25      	ldr	r3, [pc, #148]	; (8009384 <xTaskPriorityInherit+0xc4>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	6959      	ldr	r1, [r3, #20]
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009302:	4613      	mov	r3, r2
 8009304:	009b      	lsls	r3, r3, #2
 8009306:	4413      	add	r3, r2
 8009308:	009b      	lsls	r3, r3, #2
 800930a:	4a1f      	ldr	r2, [pc, #124]	; (8009388 <xTaskPriorityInherit+0xc8>)
 800930c:	4413      	add	r3, r2
 800930e:	4299      	cmp	r1, r3
 8009310:	d122      	bne.n	8009358 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	3304      	adds	r3, #4
 8009316:	4618      	mov	r0, r3
 8009318:	f7fe f86e 	bl	80073f8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800931c:	4b19      	ldr	r3, [pc, #100]	; (8009384 <xTaskPriorityInherit+0xc4>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009326:	68bb      	ldr	r3, [r7, #8]
 8009328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800932a:	4b18      	ldr	r3, [pc, #96]	; (800938c <xTaskPriorityInherit+0xcc>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	429a      	cmp	r2, r3
 8009330:	d903      	bls.n	800933a <xTaskPriorityInherit+0x7a>
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009336:	4a15      	ldr	r2, [pc, #84]	; (800938c <xTaskPriorityInherit+0xcc>)
 8009338:	6013      	str	r3, [r2, #0]
 800933a:	68bb      	ldr	r3, [r7, #8]
 800933c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800933e:	4613      	mov	r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	4413      	add	r3, r2
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	4a10      	ldr	r2, [pc, #64]	; (8009388 <xTaskPriorityInherit+0xc8>)
 8009348:	441a      	add	r2, r3
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	3304      	adds	r3, #4
 800934e:	4619      	mov	r1, r3
 8009350:	4610      	mov	r0, r2
 8009352:	f7fd fff4 	bl	800733e <vListInsertEnd>
 8009356:	e004      	b.n	8009362 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009358:	4b0a      	ldr	r3, [pc, #40]	; (8009384 <xTaskPriorityInherit+0xc4>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009362:	2301      	movs	r3, #1
 8009364:	60fb      	str	r3, [r7, #12]
 8009366:	e008      	b.n	800937a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800936c:	4b05      	ldr	r3, [pc, #20]	; (8009384 <xTaskPriorityInherit+0xc4>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009372:	429a      	cmp	r2, r3
 8009374:	d201      	bcs.n	800937a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009376:	2301      	movs	r3, #1
 8009378:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800937a:	68fb      	ldr	r3, [r7, #12]
	}
 800937c:	4618      	mov	r0, r3
 800937e:	3710      	adds	r7, #16
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}
 8009384:	2000184c 	.word	0x2000184c
 8009388:	20001850 	.word	0x20001850
 800938c:	20001d28 	.word	0x20001d28

08009390 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009390:	b580      	push	{r7, lr}
 8009392:	b086      	sub	sp, #24
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800939c:	2300      	movs	r3, #0
 800939e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d056      	beq.n	8009454 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80093a6:	4b2e      	ldr	r3, [pc, #184]	; (8009460 <xTaskPriorityDisinherit+0xd0>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	693a      	ldr	r2, [r7, #16]
 80093ac:	429a      	cmp	r2, r3
 80093ae:	d00a      	beq.n	80093c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80093b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b4:	f383 8811 	msr	BASEPRI, r3
 80093b8:	f3bf 8f6f 	isb	sy
 80093bc:	f3bf 8f4f 	dsb	sy
 80093c0:	60fb      	str	r3, [r7, #12]
}
 80093c2:	bf00      	nop
 80093c4:	e7fe      	b.n	80093c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d10a      	bne.n	80093e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80093ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093d2:	f383 8811 	msr	BASEPRI, r3
 80093d6:	f3bf 8f6f 	isb	sy
 80093da:	f3bf 8f4f 	dsb	sy
 80093de:	60bb      	str	r3, [r7, #8]
}
 80093e0:	bf00      	nop
 80093e2:	e7fe      	b.n	80093e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093e8:	1e5a      	subs	r2, r3, #1
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093f2:	693b      	ldr	r3, [r7, #16]
 80093f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d02c      	beq.n	8009454 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d128      	bne.n	8009454 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	3304      	adds	r3, #4
 8009406:	4618      	mov	r0, r3
 8009408:	f7fd fff6 	bl	80073f8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009418:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009420:	693b      	ldr	r3, [r7, #16]
 8009422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009424:	4b0f      	ldr	r3, [pc, #60]	; (8009464 <xTaskPriorityDisinherit+0xd4>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	429a      	cmp	r2, r3
 800942a:	d903      	bls.n	8009434 <xTaskPriorityDisinherit+0xa4>
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009430:	4a0c      	ldr	r2, [pc, #48]	; (8009464 <xTaskPriorityDisinherit+0xd4>)
 8009432:	6013      	str	r3, [r2, #0]
 8009434:	693b      	ldr	r3, [r7, #16]
 8009436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009438:	4613      	mov	r3, r2
 800943a:	009b      	lsls	r3, r3, #2
 800943c:	4413      	add	r3, r2
 800943e:	009b      	lsls	r3, r3, #2
 8009440:	4a09      	ldr	r2, [pc, #36]	; (8009468 <xTaskPriorityDisinherit+0xd8>)
 8009442:	441a      	add	r2, r3
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	3304      	adds	r3, #4
 8009448:	4619      	mov	r1, r3
 800944a:	4610      	mov	r0, r2
 800944c:	f7fd ff77 	bl	800733e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009450:	2301      	movs	r3, #1
 8009452:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009454:	697b      	ldr	r3, [r7, #20]
	}
 8009456:	4618      	mov	r0, r3
 8009458:	3718      	adds	r7, #24
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	2000184c 	.word	0x2000184c
 8009464:	20001d28 	.word	0x20001d28
 8009468:	20001850 	.word	0x20001850

0800946c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800946c:	b580      	push	{r7, lr}
 800946e:	b088      	sub	sp, #32
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800947a:	2301      	movs	r3, #1
 800947c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d06a      	beq.n	800955a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009484:	69bb      	ldr	r3, [r7, #24]
 8009486:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009488:	2b00      	cmp	r3, #0
 800948a:	d10a      	bne.n	80094a2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800948c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009490:	f383 8811 	msr	BASEPRI, r3
 8009494:	f3bf 8f6f 	isb	sy
 8009498:	f3bf 8f4f 	dsb	sy
 800949c:	60fb      	str	r3, [r7, #12]
}
 800949e:	bf00      	nop
 80094a0:	e7fe      	b.n	80094a0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80094a2:	69bb      	ldr	r3, [r7, #24]
 80094a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094a6:	683a      	ldr	r2, [r7, #0]
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d902      	bls.n	80094b2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	61fb      	str	r3, [r7, #28]
 80094b0:	e002      	b.n	80094b8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80094b2:	69bb      	ldr	r3, [r7, #24]
 80094b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094b6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80094b8:	69bb      	ldr	r3, [r7, #24]
 80094ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094bc:	69fa      	ldr	r2, [r7, #28]
 80094be:	429a      	cmp	r2, r3
 80094c0:	d04b      	beq.n	800955a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80094c2:	69bb      	ldr	r3, [r7, #24]
 80094c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094c6:	697a      	ldr	r2, [r7, #20]
 80094c8:	429a      	cmp	r2, r3
 80094ca:	d146      	bne.n	800955a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80094cc:	4b25      	ldr	r3, [pc, #148]	; (8009564 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	69ba      	ldr	r2, [r7, #24]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d10a      	bne.n	80094ec <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80094d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094da:	f383 8811 	msr	BASEPRI, r3
 80094de:	f3bf 8f6f 	isb	sy
 80094e2:	f3bf 8f4f 	dsb	sy
 80094e6:	60bb      	str	r3, [r7, #8]
}
 80094e8:	bf00      	nop
 80094ea:	e7fe      	b.n	80094ea <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80094ec:	69bb      	ldr	r3, [r7, #24]
 80094ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094f0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80094f2:	69bb      	ldr	r3, [r7, #24]
 80094f4:	69fa      	ldr	r2, [r7, #28]
 80094f6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80094f8:	69bb      	ldr	r3, [r7, #24]
 80094fa:	699b      	ldr	r3, [r3, #24]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	db04      	blt.n	800950a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009506:	69bb      	ldr	r3, [r7, #24]
 8009508:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800950a:	69bb      	ldr	r3, [r7, #24]
 800950c:	6959      	ldr	r1, [r3, #20]
 800950e:	693a      	ldr	r2, [r7, #16]
 8009510:	4613      	mov	r3, r2
 8009512:	009b      	lsls	r3, r3, #2
 8009514:	4413      	add	r3, r2
 8009516:	009b      	lsls	r3, r3, #2
 8009518:	4a13      	ldr	r2, [pc, #76]	; (8009568 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800951a:	4413      	add	r3, r2
 800951c:	4299      	cmp	r1, r3
 800951e:	d11c      	bne.n	800955a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009520:	69bb      	ldr	r3, [r7, #24]
 8009522:	3304      	adds	r3, #4
 8009524:	4618      	mov	r0, r3
 8009526:	f7fd ff67 	bl	80073f8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800952a:	69bb      	ldr	r3, [r7, #24]
 800952c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800952e:	4b0f      	ldr	r3, [pc, #60]	; (800956c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	429a      	cmp	r2, r3
 8009534:	d903      	bls.n	800953e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8009536:	69bb      	ldr	r3, [r7, #24]
 8009538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800953a:	4a0c      	ldr	r2, [pc, #48]	; (800956c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800953c:	6013      	str	r3, [r2, #0]
 800953e:	69bb      	ldr	r3, [r7, #24]
 8009540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009542:	4613      	mov	r3, r2
 8009544:	009b      	lsls	r3, r3, #2
 8009546:	4413      	add	r3, r2
 8009548:	009b      	lsls	r3, r3, #2
 800954a:	4a07      	ldr	r2, [pc, #28]	; (8009568 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800954c:	441a      	add	r2, r3
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	3304      	adds	r3, #4
 8009552:	4619      	mov	r1, r3
 8009554:	4610      	mov	r0, r2
 8009556:	f7fd fef2 	bl	800733e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800955a:	bf00      	nop
 800955c:	3720      	adds	r7, #32
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
 8009562:	bf00      	nop
 8009564:	2000184c 	.word	0x2000184c
 8009568:	20001850 	.word	0x20001850
 800956c:	20001d28 	.word	0x20001d28

08009570 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009570:	b480      	push	{r7}
 8009572:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009574:	4b07      	ldr	r3, [pc, #28]	; (8009594 <pvTaskIncrementMutexHeldCount+0x24>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d004      	beq.n	8009586 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800957c:	4b05      	ldr	r3, [pc, #20]	; (8009594 <pvTaskIncrementMutexHeldCount+0x24>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009582:	3201      	adds	r2, #1
 8009584:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8009586:	4b03      	ldr	r3, [pc, #12]	; (8009594 <pvTaskIncrementMutexHeldCount+0x24>)
 8009588:	681b      	ldr	r3, [r3, #0]
	}
 800958a:	4618      	mov	r0, r3
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr
 8009594:	2000184c 	.word	0x2000184c

08009598 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8009598:	b580      	push	{r7, lr}
 800959a:	b086      	sub	sp, #24
 800959c:	af00      	add	r7, sp, #0
 800959e:	60f8      	str	r0, [r7, #12]
 80095a0:	60b9      	str	r1, [r7, #8]
 80095a2:	607a      	str	r2, [r7, #4]
 80095a4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80095a6:	f000 fec5 	bl	800a334 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80095aa:	4b29      	ldr	r3, [pc, #164]	; (8009650 <xTaskNotifyWait+0xb8>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 80095b2:	b2db      	uxtb	r3, r3
 80095b4:	2b02      	cmp	r3, #2
 80095b6:	d01c      	beq.n	80095f2 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80095b8:	4b25      	ldr	r3, [pc, #148]	; (8009650 <xTaskNotifyWait+0xb8>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 80095c0:	68fa      	ldr	r2, [r7, #12]
 80095c2:	43d2      	mvns	r2, r2
 80095c4:	400a      	ands	r2, r1
 80095c6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80095ca:	4b21      	ldr	r3, [pc, #132]	; (8009650 <xTaskNotifyWait+0xb8>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	2201      	movs	r2, #1
 80095d0:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d00b      	beq.n	80095f2 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80095da:	2101      	movs	r1, #1
 80095dc:	6838      	ldr	r0, [r7, #0]
 80095de:	f000 f9dd 	bl	800999c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80095e2:	4b1c      	ldr	r3, [pc, #112]	; (8009654 <xTaskNotifyWait+0xbc>)
 80095e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095e8:	601a      	str	r2, [r3, #0]
 80095ea:	f3bf 8f4f 	dsb	sy
 80095ee:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80095f2:	f000 fecf 	bl	800a394 <vPortExitCritical>

		taskENTER_CRITICAL();
 80095f6:	f000 fe9d 	bl	800a334 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d005      	beq.n	800960c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8009600:	4b13      	ldr	r3, [pc, #76]	; (8009650 <xTaskNotifyWait+0xb8>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800960c:	4b10      	ldr	r3, [pc, #64]	; (8009650 <xTaskNotifyWait+0xb8>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8009614:	b2db      	uxtb	r3, r3
 8009616:	2b02      	cmp	r3, #2
 8009618:	d002      	beq.n	8009620 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800961a:	2300      	movs	r3, #0
 800961c:	617b      	str	r3, [r7, #20]
 800961e:	e00a      	b.n	8009636 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8009620:	4b0b      	ldr	r3, [pc, #44]	; (8009650 <xTaskNotifyWait+0xb8>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 8009628:	68ba      	ldr	r2, [r7, #8]
 800962a:	43d2      	mvns	r2, r2
 800962c:	400a      	ands	r2, r1
 800962e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				xReturn = pdTRUE;
 8009632:	2301      	movs	r3, #1
 8009634:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009636:	4b06      	ldr	r3, [pc, #24]	; (8009650 <xTaskNotifyWait+0xb8>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	2200      	movs	r2, #0
 800963c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
		}
		taskEXIT_CRITICAL();
 8009640:	f000 fea8 	bl	800a394 <vPortExitCritical>

		return xReturn;
 8009644:	697b      	ldr	r3, [r7, #20]
	}
 8009646:	4618      	mov	r0, r3
 8009648:	3718      	adds	r7, #24
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}
 800964e:	bf00      	nop
 8009650:	2000184c 	.word	0x2000184c
 8009654:	e000ed04 	.word	0xe000ed04

08009658 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8009658:	b580      	push	{r7, lr}
 800965a:	b08a      	sub	sp, #40	; 0x28
 800965c:	af00      	add	r7, sp, #0
 800965e:	60f8      	str	r0, [r7, #12]
 8009660:	60b9      	str	r1, [r7, #8]
 8009662:	603b      	str	r3, [r7, #0]
 8009664:	4613      	mov	r3, r2
 8009666:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8009668:	2301      	movs	r3, #1
 800966a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d10a      	bne.n	8009688 <xTaskGenericNotify+0x30>
	__asm volatile
 8009672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009676:	f383 8811 	msr	BASEPRI, r3
 800967a:	f3bf 8f6f 	isb	sy
 800967e:	f3bf 8f4f 	dsb	sy
 8009682:	61bb      	str	r3, [r7, #24]
}
 8009684:	bf00      	nop
 8009686:	e7fe      	b.n	8009686 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800968c:	f000 fe52 	bl	800a334 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d004      	beq.n	80096a0 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009696:	6a3b      	ldr	r3, [r7, #32]
 8009698:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80096a0:	6a3b      	ldr	r3, [r7, #32]
 80096a2:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 80096a6:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80096a8:	6a3b      	ldr	r3, [r7, #32]
 80096aa:	2202      	movs	r2, #2
 80096ac:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

			switch( eAction )
 80096b0:	79fb      	ldrb	r3, [r7, #7]
 80096b2:	2b04      	cmp	r3, #4
 80096b4:	d82d      	bhi.n	8009712 <xTaskGenericNotify+0xba>
 80096b6:	a201      	add	r2, pc, #4	; (adr r2, 80096bc <xTaskGenericNotify+0x64>)
 80096b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096bc:	08009735 	.word	0x08009735
 80096c0:	080096d1 	.word	0x080096d1
 80096c4:	080096e3 	.word	0x080096e3
 80096c8:	080096f3 	.word	0x080096f3
 80096cc:	080096fd 	.word	0x080096fd
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80096d0:	6a3b      	ldr	r3, [r7, #32]
 80096d2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	431a      	orrs	r2, r3
 80096da:	6a3b      	ldr	r3, [r7, #32]
 80096dc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 80096e0:	e02b      	b.n	800973a <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80096e2:	6a3b      	ldr	r3, [r7, #32]
 80096e4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80096e8:	1c5a      	adds	r2, r3, #1
 80096ea:	6a3b      	ldr	r3, [r7, #32]
 80096ec:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 80096f0:	e023      	b.n	800973a <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80096f2:	6a3b      	ldr	r3, [r7, #32]
 80096f4:	68ba      	ldr	r2, [r7, #8]
 80096f6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 80096fa:	e01e      	b.n	800973a <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80096fc:	7ffb      	ldrb	r3, [r7, #31]
 80096fe:	2b02      	cmp	r3, #2
 8009700:	d004      	beq.n	800970c <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009702:	6a3b      	ldr	r3, [r7, #32]
 8009704:	68ba      	ldr	r2, [r7, #8]
 8009706:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800970a:	e016      	b.n	800973a <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800970c:	2300      	movs	r3, #0
 800970e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8009710:	e013      	b.n	800973a <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009712:	6a3b      	ldr	r3, [r7, #32]
 8009714:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800971c:	d00c      	beq.n	8009738 <xTaskGenericNotify+0xe0>
	__asm volatile
 800971e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009722:	f383 8811 	msr	BASEPRI, r3
 8009726:	f3bf 8f6f 	isb	sy
 800972a:	f3bf 8f4f 	dsb	sy
 800972e:	617b      	str	r3, [r7, #20]
}
 8009730:	bf00      	nop
 8009732:	e7fe      	b.n	8009732 <xTaskGenericNotify+0xda>
					break;
 8009734:	bf00      	nop
 8009736:	e000      	b.n	800973a <xTaskGenericNotify+0xe2>

					break;
 8009738:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800973a:	7ffb      	ldrb	r3, [r7, #31]
 800973c:	2b01      	cmp	r3, #1
 800973e:	d13a      	bne.n	80097b6 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009740:	6a3b      	ldr	r3, [r7, #32]
 8009742:	3304      	adds	r3, #4
 8009744:	4618      	mov	r0, r3
 8009746:	f7fd fe57 	bl	80073f8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800974a:	6a3b      	ldr	r3, [r7, #32]
 800974c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800974e:	4b1d      	ldr	r3, [pc, #116]	; (80097c4 <xTaskGenericNotify+0x16c>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	429a      	cmp	r2, r3
 8009754:	d903      	bls.n	800975e <xTaskGenericNotify+0x106>
 8009756:	6a3b      	ldr	r3, [r7, #32]
 8009758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800975a:	4a1a      	ldr	r2, [pc, #104]	; (80097c4 <xTaskGenericNotify+0x16c>)
 800975c:	6013      	str	r3, [r2, #0]
 800975e:	6a3b      	ldr	r3, [r7, #32]
 8009760:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009762:	4613      	mov	r3, r2
 8009764:	009b      	lsls	r3, r3, #2
 8009766:	4413      	add	r3, r2
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	4a17      	ldr	r2, [pc, #92]	; (80097c8 <xTaskGenericNotify+0x170>)
 800976c:	441a      	add	r2, r3
 800976e:	6a3b      	ldr	r3, [r7, #32]
 8009770:	3304      	adds	r3, #4
 8009772:	4619      	mov	r1, r3
 8009774:	4610      	mov	r0, r2
 8009776:	f7fd fde2 	bl	800733e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800977a:	6a3b      	ldr	r3, [r7, #32]
 800977c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800977e:	2b00      	cmp	r3, #0
 8009780:	d00a      	beq.n	8009798 <xTaskGenericNotify+0x140>
	__asm volatile
 8009782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009786:	f383 8811 	msr	BASEPRI, r3
 800978a:	f3bf 8f6f 	isb	sy
 800978e:	f3bf 8f4f 	dsb	sy
 8009792:	613b      	str	r3, [r7, #16]
}
 8009794:	bf00      	nop
 8009796:	e7fe      	b.n	8009796 <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009798:	6a3b      	ldr	r3, [r7, #32]
 800979a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800979c:	4b0b      	ldr	r3, [pc, #44]	; (80097cc <xTaskGenericNotify+0x174>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d907      	bls.n	80097b6 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80097a6:	4b0a      	ldr	r3, [pc, #40]	; (80097d0 <xTaskGenericNotify+0x178>)
 80097a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097ac:	601a      	str	r2, [r3, #0]
 80097ae:	f3bf 8f4f 	dsb	sy
 80097b2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80097b6:	f000 fded 	bl	800a394 <vPortExitCritical>

		return xReturn;
 80097ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80097bc:	4618      	mov	r0, r3
 80097be:	3728      	adds	r7, #40	; 0x28
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	20001d28 	.word	0x20001d28
 80097c8:	20001850 	.word	0x20001850
 80097cc:	2000184c 	.word	0x2000184c
 80097d0:	e000ed04 	.word	0xe000ed04

080097d4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b08e      	sub	sp, #56	; 0x38
 80097d8:	af00      	add	r7, sp, #0
 80097da:	60f8      	str	r0, [r7, #12]
 80097dc:	60b9      	str	r1, [r7, #8]
 80097de:	603b      	str	r3, [r7, #0]
 80097e0:	4613      	mov	r3, r2
 80097e2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80097e4:	2301      	movs	r3, #1
 80097e6:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d10a      	bne.n	8009804 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 80097ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f2:	f383 8811 	msr	BASEPRI, r3
 80097f6:	f3bf 8f6f 	isb	sy
 80097fa:	f3bf 8f4f 	dsb	sy
 80097fe:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009800:	bf00      	nop
 8009802:	e7fe      	b.n	8009802 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009804:	f000 fe78 	bl	800a4f8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800980c:	f3ef 8211 	mrs	r2, BASEPRI
 8009810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009814:	f383 8811 	msr	BASEPRI, r3
 8009818:	f3bf 8f6f 	isb	sy
 800981c:	f3bf 8f4f 	dsb	sy
 8009820:	623a      	str	r2, [r7, #32]
 8009822:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8009824:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009826:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d004      	beq.n	8009838 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800982e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009830:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800983a:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800983e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009844:	2202      	movs	r2, #2
 8009846:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

			switch( eAction )
 800984a:	79fb      	ldrb	r3, [r7, #7]
 800984c:	2b04      	cmp	r3, #4
 800984e:	d82f      	bhi.n	80098b0 <xTaskGenericNotifyFromISR+0xdc>
 8009850:	a201      	add	r2, pc, #4	; (adr r2, 8009858 <xTaskGenericNotifyFromISR+0x84>)
 8009852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009856:	bf00      	nop
 8009858:	080098d3 	.word	0x080098d3
 800985c:	0800986d 	.word	0x0800986d
 8009860:	0800987f 	.word	0x0800987f
 8009864:	0800988f 	.word	0x0800988f
 8009868:	08009899 	.word	0x08009899
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800986c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800986e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	431a      	orrs	r2, r3
 8009876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009878:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800987c:	e02c      	b.n	80098d8 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800987e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009880:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009884:	1c5a      	adds	r2, r3, #1
 8009886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009888:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800988c:	e024      	b.n	80098d8 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800988e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009890:	68ba      	ldr	r2, [r7, #8]
 8009892:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 8009896:	e01f      	b.n	80098d8 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009898:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800989c:	2b02      	cmp	r3, #2
 800989e:	d004      	beq.n	80098aa <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80098a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098a2:	68ba      	ldr	r2, [r7, #8]
 80098a4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80098a8:	e016      	b.n	80098d8 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 80098aa:	2300      	movs	r3, #0
 80098ac:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80098ae:	e013      	b.n	80098d8 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80098b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098b2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80098b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098ba:	d00c      	beq.n	80098d6 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 80098bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098c0:	f383 8811 	msr	BASEPRI, r3
 80098c4:	f3bf 8f6f 	isb	sy
 80098c8:	f3bf 8f4f 	dsb	sy
 80098cc:	61bb      	str	r3, [r7, #24]
}
 80098ce:	bf00      	nop
 80098d0:	e7fe      	b.n	80098d0 <xTaskGenericNotifyFromISR+0xfc>
					break;
 80098d2:	bf00      	nop
 80098d4:	e000      	b.n	80098d8 <xTaskGenericNotifyFromISR+0x104>
					break;
 80098d6:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80098d8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80098dc:	2b01      	cmp	r3, #1
 80098de:	d146      	bne.n	800996e <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80098e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00a      	beq.n	80098fe <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 80098e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ec:	f383 8811 	msr	BASEPRI, r3
 80098f0:	f3bf 8f6f 	isb	sy
 80098f4:	f3bf 8f4f 	dsb	sy
 80098f8:	617b      	str	r3, [r7, #20]
}
 80098fa:	bf00      	nop
 80098fc:	e7fe      	b.n	80098fc <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098fe:	4b21      	ldr	r3, [pc, #132]	; (8009984 <xTaskGenericNotifyFromISR+0x1b0>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d11d      	bne.n	8009942 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009908:	3304      	adds	r3, #4
 800990a:	4618      	mov	r0, r3
 800990c:	f7fd fd74 	bl	80073f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009914:	4b1c      	ldr	r3, [pc, #112]	; (8009988 <xTaskGenericNotifyFromISR+0x1b4>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	429a      	cmp	r2, r3
 800991a:	d903      	bls.n	8009924 <xTaskGenericNotifyFromISR+0x150>
 800991c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800991e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009920:	4a19      	ldr	r2, [pc, #100]	; (8009988 <xTaskGenericNotifyFromISR+0x1b4>)
 8009922:	6013      	str	r3, [r2, #0]
 8009924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009928:	4613      	mov	r3, r2
 800992a:	009b      	lsls	r3, r3, #2
 800992c:	4413      	add	r3, r2
 800992e:	009b      	lsls	r3, r3, #2
 8009930:	4a16      	ldr	r2, [pc, #88]	; (800998c <xTaskGenericNotifyFromISR+0x1b8>)
 8009932:	441a      	add	r2, r3
 8009934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009936:	3304      	adds	r3, #4
 8009938:	4619      	mov	r1, r3
 800993a:	4610      	mov	r0, r2
 800993c:	f7fd fcff 	bl	800733e <vListInsertEnd>
 8009940:	e005      	b.n	800994e <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009944:	3318      	adds	r3, #24
 8009946:	4619      	mov	r1, r3
 8009948:	4811      	ldr	r0, [pc, #68]	; (8009990 <xTaskGenericNotifyFromISR+0x1bc>)
 800994a:	f7fd fcf8 	bl	800733e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800994e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009952:	4b10      	ldr	r3, [pc, #64]	; (8009994 <xTaskGenericNotifyFromISR+0x1c0>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009958:	429a      	cmp	r2, r3
 800995a:	d908      	bls.n	800996e <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800995c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800995e:	2b00      	cmp	r3, #0
 8009960:	d002      	beq.n	8009968 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009962:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009964:	2201      	movs	r2, #1
 8009966:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009968:	4b0b      	ldr	r3, [pc, #44]	; (8009998 <xTaskGenericNotifyFromISR+0x1c4>)
 800996a:	2201      	movs	r2, #1
 800996c:	601a      	str	r2, [r3, #0]
 800996e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009970:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009972:	693b      	ldr	r3, [r7, #16]
 8009974:	f383 8811 	msr	BASEPRI, r3
}
 8009978:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800997a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800997c:	4618      	mov	r0, r3
 800997e:	3738      	adds	r7, #56	; 0x38
 8009980:	46bd      	mov	sp, r7
 8009982:	bd80      	pop	{r7, pc}
 8009984:	20001d48 	.word	0x20001d48
 8009988:	20001d28 	.word	0x20001d28
 800998c:	20001850 	.word	0x20001850
 8009990:	20001ce0 	.word	0x20001ce0
 8009994:	2000184c 	.word	0x2000184c
 8009998:	20001d34 	.word	0x20001d34

0800999c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b084      	sub	sp, #16
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
 80099a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80099a6:	4b21      	ldr	r3, [pc, #132]	; (8009a2c <prvAddCurrentTaskToDelayedList+0x90>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099ac:	4b20      	ldr	r3, [pc, #128]	; (8009a30 <prvAddCurrentTaskToDelayedList+0x94>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	3304      	adds	r3, #4
 80099b2:	4618      	mov	r0, r3
 80099b4:	f7fd fd20 	bl	80073f8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099be:	d10a      	bne.n	80099d6 <prvAddCurrentTaskToDelayedList+0x3a>
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d007      	beq.n	80099d6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80099c6:	4b1a      	ldr	r3, [pc, #104]	; (8009a30 <prvAddCurrentTaskToDelayedList+0x94>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	3304      	adds	r3, #4
 80099cc:	4619      	mov	r1, r3
 80099ce:	4819      	ldr	r0, [pc, #100]	; (8009a34 <prvAddCurrentTaskToDelayedList+0x98>)
 80099d0:	f7fd fcb5 	bl	800733e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80099d4:	e026      	b.n	8009a24 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80099d6:	68fa      	ldr	r2, [r7, #12]
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	4413      	add	r3, r2
 80099dc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80099de:	4b14      	ldr	r3, [pc, #80]	; (8009a30 <prvAddCurrentTaskToDelayedList+0x94>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	68ba      	ldr	r2, [r7, #8]
 80099e4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80099e6:	68ba      	ldr	r2, [r7, #8]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d209      	bcs.n	8009a02 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80099ee:	4b12      	ldr	r3, [pc, #72]	; (8009a38 <prvAddCurrentTaskToDelayedList+0x9c>)
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	4b0f      	ldr	r3, [pc, #60]	; (8009a30 <prvAddCurrentTaskToDelayedList+0x94>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	3304      	adds	r3, #4
 80099f8:	4619      	mov	r1, r3
 80099fa:	4610      	mov	r0, r2
 80099fc:	f7fd fcc3 	bl	8007386 <vListInsert>
}
 8009a00:	e010      	b.n	8009a24 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a02:	4b0e      	ldr	r3, [pc, #56]	; (8009a3c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	4b0a      	ldr	r3, [pc, #40]	; (8009a30 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	3304      	adds	r3, #4
 8009a0c:	4619      	mov	r1, r3
 8009a0e:	4610      	mov	r0, r2
 8009a10:	f7fd fcb9 	bl	8007386 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009a14:	4b0a      	ldr	r3, [pc, #40]	; (8009a40 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	68ba      	ldr	r2, [r7, #8]
 8009a1a:	429a      	cmp	r2, r3
 8009a1c:	d202      	bcs.n	8009a24 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009a1e:	4a08      	ldr	r2, [pc, #32]	; (8009a40 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	6013      	str	r3, [r2, #0]
}
 8009a24:	bf00      	nop
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	20001d24 	.word	0x20001d24
 8009a30:	2000184c 	.word	0x2000184c
 8009a34:	20001d0c 	.word	0x20001d0c
 8009a38:	20001cdc 	.word	0x20001cdc
 8009a3c:	20001cd8 	.word	0x20001cd8
 8009a40:	20001d40 	.word	0x20001d40

08009a44 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b08a      	sub	sp, #40	; 0x28
 8009a48:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009a4e:	f000 fb07 	bl	800a060 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009a52:	4b1c      	ldr	r3, [pc, #112]	; (8009ac4 <xTimerCreateTimerTask+0x80>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d021      	beq.n	8009a9e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009a62:	1d3a      	adds	r2, r7, #4
 8009a64:	f107 0108 	add.w	r1, r7, #8
 8009a68:	f107 030c 	add.w	r3, r7, #12
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f7fd fc1f 	bl	80072b0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009a72:	6879      	ldr	r1, [r7, #4]
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	68fa      	ldr	r2, [r7, #12]
 8009a78:	9202      	str	r2, [sp, #8]
 8009a7a:	9301      	str	r3, [sp, #4]
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	9300      	str	r3, [sp, #0]
 8009a80:	2300      	movs	r3, #0
 8009a82:	460a      	mov	r2, r1
 8009a84:	4910      	ldr	r1, [pc, #64]	; (8009ac8 <xTimerCreateTimerTask+0x84>)
 8009a86:	4811      	ldr	r0, [pc, #68]	; (8009acc <xTimerCreateTimerTask+0x88>)
 8009a88:	f7fe fda4 	bl	80085d4 <xTaskCreateStatic>
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	4a10      	ldr	r2, [pc, #64]	; (8009ad0 <xTimerCreateTimerTask+0x8c>)
 8009a90:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009a92:	4b0f      	ldr	r3, [pc, #60]	; (8009ad0 <xTimerCreateTimerTask+0x8c>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d001      	beq.n	8009a9e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d10a      	bne.n	8009aba <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aa8:	f383 8811 	msr	BASEPRI, r3
 8009aac:	f3bf 8f6f 	isb	sy
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	613b      	str	r3, [r7, #16]
}
 8009ab6:	bf00      	nop
 8009ab8:	e7fe      	b.n	8009ab8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009aba:	697b      	ldr	r3, [r7, #20]
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3718      	adds	r7, #24
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}
 8009ac4:	20001d7c 	.word	0x20001d7c
 8009ac8:	0800abf4 	.word	0x0800abf4
 8009acc:	08009c09 	.word	0x08009c09
 8009ad0:	20001d80 	.word	0x20001d80

08009ad4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b08a      	sub	sp, #40	; 0x28
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	60b9      	str	r1, [r7, #8]
 8009ade:	607a      	str	r2, [r7, #4]
 8009ae0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d10a      	bne.n	8009b02 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009af0:	f383 8811 	msr	BASEPRI, r3
 8009af4:	f3bf 8f6f 	isb	sy
 8009af8:	f3bf 8f4f 	dsb	sy
 8009afc:	623b      	str	r3, [r7, #32]
}
 8009afe:	bf00      	nop
 8009b00:	e7fe      	b.n	8009b00 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009b02:	4b1a      	ldr	r3, [pc, #104]	; (8009b6c <xTimerGenericCommand+0x98>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d02a      	beq.n	8009b60 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	2b05      	cmp	r3, #5
 8009b1a:	dc18      	bgt.n	8009b4e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009b1c:	f7ff fbb2 	bl	8009284 <xTaskGetSchedulerState>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	d109      	bne.n	8009b3a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009b26:	4b11      	ldr	r3, [pc, #68]	; (8009b6c <xTimerGenericCommand+0x98>)
 8009b28:	6818      	ldr	r0, [r3, #0]
 8009b2a:	f107 0110 	add.w	r1, r7, #16
 8009b2e:	2300      	movs	r3, #0
 8009b30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b32:	f7fd fee9 	bl	8007908 <xQueueGenericSend>
 8009b36:	6278      	str	r0, [r7, #36]	; 0x24
 8009b38:	e012      	b.n	8009b60 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009b3a:	4b0c      	ldr	r3, [pc, #48]	; (8009b6c <xTimerGenericCommand+0x98>)
 8009b3c:	6818      	ldr	r0, [r3, #0]
 8009b3e:	f107 0110 	add.w	r1, r7, #16
 8009b42:	2300      	movs	r3, #0
 8009b44:	2200      	movs	r2, #0
 8009b46:	f7fd fedf 	bl	8007908 <xQueueGenericSend>
 8009b4a:	6278      	str	r0, [r7, #36]	; 0x24
 8009b4c:	e008      	b.n	8009b60 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009b4e:	4b07      	ldr	r3, [pc, #28]	; (8009b6c <xTimerGenericCommand+0x98>)
 8009b50:	6818      	ldr	r0, [r3, #0]
 8009b52:	f107 0110 	add.w	r1, r7, #16
 8009b56:	2300      	movs	r3, #0
 8009b58:	683a      	ldr	r2, [r7, #0]
 8009b5a:	f7fd ffd3 	bl	8007b04 <xQueueGenericSendFromISR>
 8009b5e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	3728      	adds	r7, #40	; 0x28
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}
 8009b6a:	bf00      	nop
 8009b6c:	20001d7c 	.word	0x20001d7c

08009b70 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b088      	sub	sp, #32
 8009b74:	af02      	add	r7, sp, #8
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b7a:	4b22      	ldr	r3, [pc, #136]	; (8009c04 <prvProcessExpiredTimer+0x94>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	68db      	ldr	r3, [r3, #12]
 8009b80:	68db      	ldr	r3, [r3, #12]
 8009b82:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	3304      	adds	r3, #4
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f7fd fc35 	bl	80073f8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b94:	f003 0304 	and.w	r3, r3, #4
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d022      	beq.n	8009be2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	699a      	ldr	r2, [r3, #24]
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	18d1      	adds	r1, r2, r3
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	683a      	ldr	r2, [r7, #0]
 8009ba8:	6978      	ldr	r0, [r7, #20]
 8009baa:	f000 f8d1 	bl	8009d50 <prvInsertTimerInActiveList>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d01f      	beq.n	8009bf4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	9300      	str	r3, [sp, #0]
 8009bb8:	2300      	movs	r3, #0
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	2100      	movs	r1, #0
 8009bbe:	6978      	ldr	r0, [r7, #20]
 8009bc0:	f7ff ff88 	bl	8009ad4 <xTimerGenericCommand>
 8009bc4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d113      	bne.n	8009bf4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bd0:	f383 8811 	msr	BASEPRI, r3
 8009bd4:	f3bf 8f6f 	isb	sy
 8009bd8:	f3bf 8f4f 	dsb	sy
 8009bdc:	60fb      	str	r3, [r7, #12]
}
 8009bde:	bf00      	nop
 8009be0:	e7fe      	b.n	8009be0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009be8:	f023 0301 	bic.w	r3, r3, #1
 8009bec:	b2da      	uxtb	r2, r3
 8009bee:	697b      	ldr	r3, [r7, #20]
 8009bf0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	6a1b      	ldr	r3, [r3, #32]
 8009bf8:	6978      	ldr	r0, [r7, #20]
 8009bfa:	4798      	blx	r3
}
 8009bfc:	bf00      	nop
 8009bfe:	3718      	adds	r7, #24
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	20001d74 	.word	0x20001d74

08009c08 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b084      	sub	sp, #16
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009c10:	f107 0308 	add.w	r3, r7, #8
 8009c14:	4618      	mov	r0, r3
 8009c16:	f000 f857 	bl	8009cc8 <prvGetNextExpireTime>
 8009c1a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	4619      	mov	r1, r3
 8009c20:	68f8      	ldr	r0, [r7, #12]
 8009c22:	f000 f803 	bl	8009c2c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009c26:	f000 f8d5 	bl	8009dd4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009c2a:	e7f1      	b.n	8009c10 <prvTimerTask+0x8>

08009c2c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b084      	sub	sp, #16
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
 8009c34:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009c36:	f7fe ff29 	bl	8008a8c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009c3a:	f107 0308 	add.w	r3, r7, #8
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f000 f866 	bl	8009d10 <prvSampleTimeNow>
 8009c44:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d130      	bne.n	8009cae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d10a      	bne.n	8009c68 <prvProcessTimerOrBlockTask+0x3c>
 8009c52:	687a      	ldr	r2, [r7, #4]
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d806      	bhi.n	8009c68 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009c5a:	f7fe ff25 	bl	8008aa8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009c5e:	68f9      	ldr	r1, [r7, #12]
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f7ff ff85 	bl	8009b70 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009c66:	e024      	b.n	8009cb2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d008      	beq.n	8009c80 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009c6e:	4b13      	ldr	r3, [pc, #76]	; (8009cbc <prvProcessTimerOrBlockTask+0x90>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d101      	bne.n	8009c7c <prvProcessTimerOrBlockTask+0x50>
 8009c78:	2301      	movs	r3, #1
 8009c7a:	e000      	b.n	8009c7e <prvProcessTimerOrBlockTask+0x52>
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009c80:	4b0f      	ldr	r3, [pc, #60]	; (8009cc0 <prvProcessTimerOrBlockTask+0x94>)
 8009c82:	6818      	ldr	r0, [r3, #0]
 8009c84:	687a      	ldr	r2, [r7, #4]
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	1ad3      	subs	r3, r2, r3
 8009c8a:	683a      	ldr	r2, [r7, #0]
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	f7fe fc6d 	bl	800856c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009c92:	f7fe ff09 	bl	8008aa8 <xTaskResumeAll>
 8009c96:	4603      	mov	r3, r0
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d10a      	bne.n	8009cb2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009c9c:	4b09      	ldr	r3, [pc, #36]	; (8009cc4 <prvProcessTimerOrBlockTask+0x98>)
 8009c9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ca2:	601a      	str	r2, [r3, #0]
 8009ca4:	f3bf 8f4f 	dsb	sy
 8009ca8:	f3bf 8f6f 	isb	sy
}
 8009cac:	e001      	b.n	8009cb2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009cae:	f7fe fefb 	bl	8008aa8 <xTaskResumeAll>
}
 8009cb2:	bf00      	nop
 8009cb4:	3710      	adds	r7, #16
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	20001d78 	.word	0x20001d78
 8009cc0:	20001d7c 	.word	0x20001d7c
 8009cc4:	e000ed04 	.word	0xe000ed04

08009cc8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b085      	sub	sp, #20
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009cd0:	4b0e      	ldr	r3, [pc, #56]	; (8009d0c <prvGetNextExpireTime+0x44>)
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d101      	bne.n	8009cde <prvGetNextExpireTime+0x16>
 8009cda:	2201      	movs	r2, #1
 8009cdc:	e000      	b.n	8009ce0 <prvGetNextExpireTime+0x18>
 8009cde:	2200      	movs	r2, #0
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d105      	bne.n	8009cf8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009cec:	4b07      	ldr	r3, [pc, #28]	; (8009d0c <prvGetNextExpireTime+0x44>)
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	68db      	ldr	r3, [r3, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	60fb      	str	r3, [r7, #12]
 8009cf6:	e001      	b.n	8009cfc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3714      	adds	r7, #20
 8009d02:	46bd      	mov	sp, r7
 8009d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d08:	4770      	bx	lr
 8009d0a:	bf00      	nop
 8009d0c:	20001d74 	.word	0x20001d74

08009d10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b084      	sub	sp, #16
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009d18:	f7fe ff64 	bl	8008be4 <xTaskGetTickCount>
 8009d1c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009d1e:	4b0b      	ldr	r3, [pc, #44]	; (8009d4c <prvSampleTimeNow+0x3c>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	68fa      	ldr	r2, [r7, #12]
 8009d24:	429a      	cmp	r2, r3
 8009d26:	d205      	bcs.n	8009d34 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009d28:	f000 f936 	bl	8009f98 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2201      	movs	r2, #1
 8009d30:	601a      	str	r2, [r3, #0]
 8009d32:	e002      	b.n	8009d3a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2200      	movs	r2, #0
 8009d38:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009d3a:	4a04      	ldr	r2, [pc, #16]	; (8009d4c <prvSampleTimeNow+0x3c>)
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009d40:	68fb      	ldr	r3, [r7, #12]
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3710      	adds	r7, #16
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	bf00      	nop
 8009d4c:	20001d84 	.word	0x20001d84

08009d50 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b086      	sub	sp, #24
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	607a      	str	r2, [r7, #4]
 8009d5c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009d5e:	2300      	movs	r3, #0
 8009d60:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	68ba      	ldr	r2, [r7, #8]
 8009d66:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009d6e:	68ba      	ldr	r2, [r7, #8]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d812      	bhi.n	8009d9c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d76:	687a      	ldr	r2, [r7, #4]
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	1ad2      	subs	r2, r2, r3
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	699b      	ldr	r3, [r3, #24]
 8009d80:	429a      	cmp	r2, r3
 8009d82:	d302      	bcc.n	8009d8a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009d84:	2301      	movs	r3, #1
 8009d86:	617b      	str	r3, [r7, #20]
 8009d88:	e01b      	b.n	8009dc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009d8a:	4b10      	ldr	r3, [pc, #64]	; (8009dcc <prvInsertTimerInActiveList+0x7c>)
 8009d8c:	681a      	ldr	r2, [r3, #0]
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	3304      	adds	r3, #4
 8009d92:	4619      	mov	r1, r3
 8009d94:	4610      	mov	r0, r2
 8009d96:	f7fd faf6 	bl	8007386 <vListInsert>
 8009d9a:	e012      	b.n	8009dc2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	429a      	cmp	r2, r3
 8009da2:	d206      	bcs.n	8009db2 <prvInsertTimerInActiveList+0x62>
 8009da4:	68ba      	ldr	r2, [r7, #8]
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d302      	bcc.n	8009db2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009dac:	2301      	movs	r3, #1
 8009dae:	617b      	str	r3, [r7, #20]
 8009db0:	e007      	b.n	8009dc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009db2:	4b07      	ldr	r3, [pc, #28]	; (8009dd0 <prvInsertTimerInActiveList+0x80>)
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	3304      	adds	r3, #4
 8009dba:	4619      	mov	r1, r3
 8009dbc:	4610      	mov	r0, r2
 8009dbe:	f7fd fae2 	bl	8007386 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009dc2:	697b      	ldr	r3, [r7, #20]
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3718      	adds	r7, #24
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}
 8009dcc:	20001d78 	.word	0x20001d78
 8009dd0:	20001d74 	.word	0x20001d74

08009dd4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b08e      	sub	sp, #56	; 0x38
 8009dd8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009dda:	e0ca      	b.n	8009f72 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	da18      	bge.n	8009e14 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009de2:	1d3b      	adds	r3, r7, #4
 8009de4:	3304      	adds	r3, #4
 8009de6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d10a      	bne.n	8009e04 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009df2:	f383 8811 	msr	BASEPRI, r3
 8009df6:	f3bf 8f6f 	isb	sy
 8009dfa:	f3bf 8f4f 	dsb	sy
 8009dfe:	61fb      	str	r3, [r7, #28]
}
 8009e00:	bf00      	nop
 8009e02:	e7fe      	b.n	8009e02 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e0a:	6850      	ldr	r0, [r2, #4]
 8009e0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e0e:	6892      	ldr	r2, [r2, #8]
 8009e10:	4611      	mov	r1, r2
 8009e12:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	f2c0 80ab 	blt.w	8009f72 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e22:	695b      	ldr	r3, [r3, #20]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d004      	beq.n	8009e32 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e2a:	3304      	adds	r3, #4
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f7fd fae3 	bl	80073f8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009e32:	463b      	mov	r3, r7
 8009e34:	4618      	mov	r0, r3
 8009e36:	f7ff ff6b 	bl	8009d10 <prvSampleTimeNow>
 8009e3a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2b09      	cmp	r3, #9
 8009e40:	f200 8096 	bhi.w	8009f70 <prvProcessReceivedCommands+0x19c>
 8009e44:	a201      	add	r2, pc, #4	; (adr r2, 8009e4c <prvProcessReceivedCommands+0x78>)
 8009e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e4a:	bf00      	nop
 8009e4c:	08009e75 	.word	0x08009e75
 8009e50:	08009e75 	.word	0x08009e75
 8009e54:	08009e75 	.word	0x08009e75
 8009e58:	08009ee9 	.word	0x08009ee9
 8009e5c:	08009efd 	.word	0x08009efd
 8009e60:	08009f47 	.word	0x08009f47
 8009e64:	08009e75 	.word	0x08009e75
 8009e68:	08009e75 	.word	0x08009e75
 8009e6c:	08009ee9 	.word	0x08009ee9
 8009e70:	08009efd 	.word	0x08009efd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e7a:	f043 0301 	orr.w	r3, r3, #1
 8009e7e:	b2da      	uxtb	r2, r3
 8009e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009e86:	68ba      	ldr	r2, [r7, #8]
 8009e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e8a:	699b      	ldr	r3, [r3, #24]
 8009e8c:	18d1      	adds	r1, r2, r3
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e94:	f7ff ff5c 	bl	8009d50 <prvInsertTimerInActiveList>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d069      	beq.n	8009f72 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ea0:	6a1b      	ldr	r3, [r3, #32]
 8009ea2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ea4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ea8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009eac:	f003 0304 	and.w	r3, r3, #4
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d05e      	beq.n	8009f72 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009eb4:	68ba      	ldr	r2, [r7, #8]
 8009eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb8:	699b      	ldr	r3, [r3, #24]
 8009eba:	441a      	add	r2, r3
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	9300      	str	r3, [sp, #0]
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	2100      	movs	r1, #0
 8009ec4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ec6:	f7ff fe05 	bl	8009ad4 <xTimerGenericCommand>
 8009eca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009ecc:	6a3b      	ldr	r3, [r7, #32]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d14f      	bne.n	8009f72 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed6:	f383 8811 	msr	BASEPRI, r3
 8009eda:	f3bf 8f6f 	isb	sy
 8009ede:	f3bf 8f4f 	dsb	sy
 8009ee2:	61bb      	str	r3, [r7, #24]
}
 8009ee4:	bf00      	nop
 8009ee6:	e7fe      	b.n	8009ee6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009eee:	f023 0301 	bic.w	r3, r3, #1
 8009ef2:	b2da      	uxtb	r2, r3
 8009ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ef6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009efa:	e03a      	b.n	8009f72 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009efe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f02:	f043 0301 	orr.w	r3, r3, #1
 8009f06:	b2da      	uxtb	r2, r3
 8009f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009f0e:	68ba      	ldr	r2, [r7, #8]
 8009f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f12:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f16:	699b      	ldr	r3, [r3, #24]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d10a      	bne.n	8009f32 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f20:	f383 8811 	msr	BASEPRI, r3
 8009f24:	f3bf 8f6f 	isb	sy
 8009f28:	f3bf 8f4f 	dsb	sy
 8009f2c:	617b      	str	r3, [r7, #20]
}
 8009f2e:	bf00      	nop
 8009f30:	e7fe      	b.n	8009f30 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f34:	699a      	ldr	r2, [r3, #24]
 8009f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f38:	18d1      	adds	r1, r2, r3
 8009f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f40:	f7ff ff06 	bl	8009d50 <prvInsertTimerInActiveList>
					break;
 8009f44:	e015      	b.n	8009f72 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f4c:	f003 0302 	and.w	r3, r3, #2
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d103      	bne.n	8009f5c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009f54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f56:	f000 fbdb 	bl	800a710 <vPortFree>
 8009f5a:	e00a      	b.n	8009f72 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f5e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f62:	f023 0301 	bic.w	r3, r3, #1
 8009f66:	b2da      	uxtb	r2, r3
 8009f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009f6e:	e000      	b.n	8009f72 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8009f70:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f72:	4b08      	ldr	r3, [pc, #32]	; (8009f94 <prvProcessReceivedCommands+0x1c0>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	1d39      	adds	r1, r7, #4
 8009f78:	2200      	movs	r2, #0
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f7fd feea 	bl	8007d54 <xQueueReceive>
 8009f80:	4603      	mov	r3, r0
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	f47f af2a 	bne.w	8009ddc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009f88:	bf00      	nop
 8009f8a:	bf00      	nop
 8009f8c:	3730      	adds	r7, #48	; 0x30
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}
 8009f92:	bf00      	nop
 8009f94:	20001d7c 	.word	0x20001d7c

08009f98 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b088      	sub	sp, #32
 8009f9c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009f9e:	e048      	b.n	800a032 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009fa0:	4b2d      	ldr	r3, [pc, #180]	; (800a058 <prvSwitchTimerLists+0xc0>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	68db      	ldr	r3, [r3, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009faa:	4b2b      	ldr	r3, [pc, #172]	; (800a058 <prvSwitchTimerLists+0xc0>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	68db      	ldr	r3, [r3, #12]
 8009fb0:	68db      	ldr	r3, [r3, #12]
 8009fb2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	3304      	adds	r3, #4
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f7fd fa1d 	bl	80073f8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	6a1b      	ldr	r3, [r3, #32]
 8009fc2:	68f8      	ldr	r0, [r7, #12]
 8009fc4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009fcc:	f003 0304 	and.w	r3, r3, #4
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d02e      	beq.n	800a032 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	699b      	ldr	r3, [r3, #24]
 8009fd8:	693a      	ldr	r2, [r7, #16]
 8009fda:	4413      	add	r3, r2
 8009fdc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009fde:	68ba      	ldr	r2, [r7, #8]
 8009fe0:	693b      	ldr	r3, [r7, #16]
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d90e      	bls.n	800a004 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	68ba      	ldr	r2, [r7, #8]
 8009fea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	68fa      	ldr	r2, [r7, #12]
 8009ff0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009ff2:	4b19      	ldr	r3, [pc, #100]	; (800a058 <prvSwitchTimerLists+0xc0>)
 8009ff4:	681a      	ldr	r2, [r3, #0]
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	3304      	adds	r3, #4
 8009ffa:	4619      	mov	r1, r3
 8009ffc:	4610      	mov	r0, r2
 8009ffe:	f7fd f9c2 	bl	8007386 <vListInsert>
 800a002:	e016      	b.n	800a032 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a004:	2300      	movs	r3, #0
 800a006:	9300      	str	r3, [sp, #0]
 800a008:	2300      	movs	r3, #0
 800a00a:	693a      	ldr	r2, [r7, #16]
 800a00c:	2100      	movs	r1, #0
 800a00e:	68f8      	ldr	r0, [r7, #12]
 800a010:	f7ff fd60 	bl	8009ad4 <xTimerGenericCommand>
 800a014:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d10a      	bne.n	800a032 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a01c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a020:	f383 8811 	msr	BASEPRI, r3
 800a024:	f3bf 8f6f 	isb	sy
 800a028:	f3bf 8f4f 	dsb	sy
 800a02c:	603b      	str	r3, [r7, #0]
}
 800a02e:	bf00      	nop
 800a030:	e7fe      	b.n	800a030 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a032:	4b09      	ldr	r3, [pc, #36]	; (800a058 <prvSwitchTimerLists+0xc0>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d1b1      	bne.n	8009fa0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a03c:	4b06      	ldr	r3, [pc, #24]	; (800a058 <prvSwitchTimerLists+0xc0>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a042:	4b06      	ldr	r3, [pc, #24]	; (800a05c <prvSwitchTimerLists+0xc4>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4a04      	ldr	r2, [pc, #16]	; (800a058 <prvSwitchTimerLists+0xc0>)
 800a048:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a04a:	4a04      	ldr	r2, [pc, #16]	; (800a05c <prvSwitchTimerLists+0xc4>)
 800a04c:	697b      	ldr	r3, [r7, #20]
 800a04e:	6013      	str	r3, [r2, #0]
}
 800a050:	bf00      	nop
 800a052:	3718      	adds	r7, #24
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}
 800a058:	20001d74 	.word	0x20001d74
 800a05c:	20001d78 	.word	0x20001d78

0800a060 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b082      	sub	sp, #8
 800a064:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a066:	f000 f965 	bl	800a334 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a06a:	4b15      	ldr	r3, [pc, #84]	; (800a0c0 <prvCheckForValidListAndQueue+0x60>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d120      	bne.n	800a0b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a072:	4814      	ldr	r0, [pc, #80]	; (800a0c4 <prvCheckForValidListAndQueue+0x64>)
 800a074:	f7fd f936 	bl	80072e4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a078:	4813      	ldr	r0, [pc, #76]	; (800a0c8 <prvCheckForValidListAndQueue+0x68>)
 800a07a:	f7fd f933 	bl	80072e4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a07e:	4b13      	ldr	r3, [pc, #76]	; (800a0cc <prvCheckForValidListAndQueue+0x6c>)
 800a080:	4a10      	ldr	r2, [pc, #64]	; (800a0c4 <prvCheckForValidListAndQueue+0x64>)
 800a082:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a084:	4b12      	ldr	r3, [pc, #72]	; (800a0d0 <prvCheckForValidListAndQueue+0x70>)
 800a086:	4a10      	ldr	r2, [pc, #64]	; (800a0c8 <prvCheckForValidListAndQueue+0x68>)
 800a088:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a08a:	2300      	movs	r3, #0
 800a08c:	9300      	str	r3, [sp, #0]
 800a08e:	4b11      	ldr	r3, [pc, #68]	; (800a0d4 <prvCheckForValidListAndQueue+0x74>)
 800a090:	4a11      	ldr	r2, [pc, #68]	; (800a0d8 <prvCheckForValidListAndQueue+0x78>)
 800a092:	2110      	movs	r1, #16
 800a094:	2014      	movs	r0, #20
 800a096:	f7fd fa41 	bl	800751c <xQueueGenericCreateStatic>
 800a09a:	4603      	mov	r3, r0
 800a09c:	4a08      	ldr	r2, [pc, #32]	; (800a0c0 <prvCheckForValidListAndQueue+0x60>)
 800a09e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a0a0:	4b07      	ldr	r3, [pc, #28]	; (800a0c0 <prvCheckForValidListAndQueue+0x60>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d005      	beq.n	800a0b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a0a8:	4b05      	ldr	r3, [pc, #20]	; (800a0c0 <prvCheckForValidListAndQueue+0x60>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	490b      	ldr	r1, [pc, #44]	; (800a0dc <prvCheckForValidListAndQueue+0x7c>)
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f7fe fa08 	bl	80084c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a0b4:	f000 f96e 	bl	800a394 <vPortExitCritical>
}
 800a0b8:	bf00      	nop
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}
 800a0be:	bf00      	nop
 800a0c0:	20001d7c 	.word	0x20001d7c
 800a0c4:	20001d4c 	.word	0x20001d4c
 800a0c8:	20001d60 	.word	0x20001d60
 800a0cc:	20001d74 	.word	0x20001d74
 800a0d0:	20001d78 	.word	0x20001d78
 800a0d4:	20001ec8 	.word	0x20001ec8
 800a0d8:	20001d88 	.word	0x20001d88
 800a0dc:	0800abfc 	.word	0x0800abfc

0800a0e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a0e0:	b480      	push	{r7}
 800a0e2:	b085      	sub	sp, #20
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	60f8      	str	r0, [r7, #12]
 800a0e8:	60b9      	str	r1, [r7, #8]
 800a0ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	3b04      	subs	r3, #4
 800a0f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a0f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	3b04      	subs	r3, #4
 800a0fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	f023 0201 	bic.w	r2, r3, #1
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	3b04      	subs	r3, #4
 800a10e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a110:	4a0c      	ldr	r2, [pc, #48]	; (800a144 <pxPortInitialiseStack+0x64>)
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	3b14      	subs	r3, #20
 800a11a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a11c:	687a      	ldr	r2, [r7, #4]
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	3b04      	subs	r3, #4
 800a126:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	f06f 0202 	mvn.w	r2, #2
 800a12e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	3b20      	subs	r3, #32
 800a134:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a136:	68fb      	ldr	r3, [r7, #12]
}
 800a138:	4618      	mov	r0, r3
 800a13a:	3714      	adds	r7, #20
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr
 800a144:	0800a149 	.word	0x0800a149

0800a148 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a148:	b480      	push	{r7}
 800a14a:	b085      	sub	sp, #20
 800a14c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a14e:	2300      	movs	r3, #0
 800a150:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a152:	4b12      	ldr	r3, [pc, #72]	; (800a19c <prvTaskExitError+0x54>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a15a:	d00a      	beq.n	800a172 <prvTaskExitError+0x2a>
	__asm volatile
 800a15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a160:	f383 8811 	msr	BASEPRI, r3
 800a164:	f3bf 8f6f 	isb	sy
 800a168:	f3bf 8f4f 	dsb	sy
 800a16c:	60fb      	str	r3, [r7, #12]
}
 800a16e:	bf00      	nop
 800a170:	e7fe      	b.n	800a170 <prvTaskExitError+0x28>
	__asm volatile
 800a172:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a176:	f383 8811 	msr	BASEPRI, r3
 800a17a:	f3bf 8f6f 	isb	sy
 800a17e:	f3bf 8f4f 	dsb	sy
 800a182:	60bb      	str	r3, [r7, #8]
}
 800a184:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a186:	bf00      	nop
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d0fc      	beq.n	800a188 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a18e:	bf00      	nop
 800a190:	bf00      	nop
 800a192:	3714      	adds	r7, #20
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr
 800a19c:	20000014 	.word	0x20000014

0800a1a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a1a0:	4b07      	ldr	r3, [pc, #28]	; (800a1c0 <pxCurrentTCBConst2>)
 800a1a2:	6819      	ldr	r1, [r3, #0]
 800a1a4:	6808      	ldr	r0, [r1, #0]
 800a1a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1aa:	f380 8809 	msr	PSP, r0
 800a1ae:	f3bf 8f6f 	isb	sy
 800a1b2:	f04f 0000 	mov.w	r0, #0
 800a1b6:	f380 8811 	msr	BASEPRI, r0
 800a1ba:	4770      	bx	lr
 800a1bc:	f3af 8000 	nop.w

0800a1c0 <pxCurrentTCBConst2>:
 800a1c0:	2000184c 	.word	0x2000184c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a1c4:	bf00      	nop
 800a1c6:	bf00      	nop

0800a1c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a1c8:	4808      	ldr	r0, [pc, #32]	; (800a1ec <prvPortStartFirstTask+0x24>)
 800a1ca:	6800      	ldr	r0, [r0, #0]
 800a1cc:	6800      	ldr	r0, [r0, #0]
 800a1ce:	f380 8808 	msr	MSP, r0
 800a1d2:	f04f 0000 	mov.w	r0, #0
 800a1d6:	f380 8814 	msr	CONTROL, r0
 800a1da:	b662      	cpsie	i
 800a1dc:	b661      	cpsie	f
 800a1de:	f3bf 8f4f 	dsb	sy
 800a1e2:	f3bf 8f6f 	isb	sy
 800a1e6:	df00      	svc	0
 800a1e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a1ea:	bf00      	nop
 800a1ec:	e000ed08 	.word	0xe000ed08

0800a1f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b086      	sub	sp, #24
 800a1f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a1f6:	4b46      	ldr	r3, [pc, #280]	; (800a310 <xPortStartScheduler+0x120>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	4a46      	ldr	r2, [pc, #280]	; (800a314 <xPortStartScheduler+0x124>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d10a      	bne.n	800a216 <xPortStartScheduler+0x26>
	__asm volatile
 800a200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a204:	f383 8811 	msr	BASEPRI, r3
 800a208:	f3bf 8f6f 	isb	sy
 800a20c:	f3bf 8f4f 	dsb	sy
 800a210:	613b      	str	r3, [r7, #16]
}
 800a212:	bf00      	nop
 800a214:	e7fe      	b.n	800a214 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a216:	4b3e      	ldr	r3, [pc, #248]	; (800a310 <xPortStartScheduler+0x120>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4a3f      	ldr	r2, [pc, #252]	; (800a318 <xPortStartScheduler+0x128>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d10a      	bne.n	800a236 <xPortStartScheduler+0x46>
	__asm volatile
 800a220:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a224:	f383 8811 	msr	BASEPRI, r3
 800a228:	f3bf 8f6f 	isb	sy
 800a22c:	f3bf 8f4f 	dsb	sy
 800a230:	60fb      	str	r3, [r7, #12]
}
 800a232:	bf00      	nop
 800a234:	e7fe      	b.n	800a234 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a236:	4b39      	ldr	r3, [pc, #228]	; (800a31c <xPortStartScheduler+0x12c>)
 800a238:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	781b      	ldrb	r3, [r3, #0]
 800a23e:	b2db      	uxtb	r3, r3
 800a240:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a242:	697b      	ldr	r3, [r7, #20]
 800a244:	22ff      	movs	r2, #255	; 0xff
 800a246:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	781b      	ldrb	r3, [r3, #0]
 800a24c:	b2db      	uxtb	r3, r3
 800a24e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a250:	78fb      	ldrb	r3, [r7, #3]
 800a252:	b2db      	uxtb	r3, r3
 800a254:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a258:	b2da      	uxtb	r2, r3
 800a25a:	4b31      	ldr	r3, [pc, #196]	; (800a320 <xPortStartScheduler+0x130>)
 800a25c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a25e:	4b31      	ldr	r3, [pc, #196]	; (800a324 <xPortStartScheduler+0x134>)
 800a260:	2207      	movs	r2, #7
 800a262:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a264:	e009      	b.n	800a27a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a266:	4b2f      	ldr	r3, [pc, #188]	; (800a324 <xPortStartScheduler+0x134>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	3b01      	subs	r3, #1
 800a26c:	4a2d      	ldr	r2, [pc, #180]	; (800a324 <xPortStartScheduler+0x134>)
 800a26e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a270:	78fb      	ldrb	r3, [r7, #3]
 800a272:	b2db      	uxtb	r3, r3
 800a274:	005b      	lsls	r3, r3, #1
 800a276:	b2db      	uxtb	r3, r3
 800a278:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a27a:	78fb      	ldrb	r3, [r7, #3]
 800a27c:	b2db      	uxtb	r3, r3
 800a27e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a282:	2b80      	cmp	r3, #128	; 0x80
 800a284:	d0ef      	beq.n	800a266 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a286:	4b27      	ldr	r3, [pc, #156]	; (800a324 <xPortStartScheduler+0x134>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f1c3 0307 	rsb	r3, r3, #7
 800a28e:	2b04      	cmp	r3, #4
 800a290:	d00a      	beq.n	800a2a8 <xPortStartScheduler+0xb8>
	__asm volatile
 800a292:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a296:	f383 8811 	msr	BASEPRI, r3
 800a29a:	f3bf 8f6f 	isb	sy
 800a29e:	f3bf 8f4f 	dsb	sy
 800a2a2:	60bb      	str	r3, [r7, #8]
}
 800a2a4:	bf00      	nop
 800a2a6:	e7fe      	b.n	800a2a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a2a8:	4b1e      	ldr	r3, [pc, #120]	; (800a324 <xPortStartScheduler+0x134>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	021b      	lsls	r3, r3, #8
 800a2ae:	4a1d      	ldr	r2, [pc, #116]	; (800a324 <xPortStartScheduler+0x134>)
 800a2b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a2b2:	4b1c      	ldr	r3, [pc, #112]	; (800a324 <xPortStartScheduler+0x134>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a2ba:	4a1a      	ldr	r2, [pc, #104]	; (800a324 <xPortStartScheduler+0x134>)
 800a2bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	b2da      	uxtb	r2, r3
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a2c6:	4b18      	ldr	r3, [pc, #96]	; (800a328 <xPortStartScheduler+0x138>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	4a17      	ldr	r2, [pc, #92]	; (800a328 <xPortStartScheduler+0x138>)
 800a2cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a2d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a2d2:	4b15      	ldr	r3, [pc, #84]	; (800a328 <xPortStartScheduler+0x138>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	4a14      	ldr	r2, [pc, #80]	; (800a328 <xPortStartScheduler+0x138>)
 800a2d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a2dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a2de:	f000 f8dd 	bl	800a49c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a2e2:	4b12      	ldr	r3, [pc, #72]	; (800a32c <xPortStartScheduler+0x13c>)
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a2e8:	f000 f8fc 	bl	800a4e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a2ec:	4b10      	ldr	r3, [pc, #64]	; (800a330 <xPortStartScheduler+0x140>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a0f      	ldr	r2, [pc, #60]	; (800a330 <xPortStartScheduler+0x140>)
 800a2f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a2f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a2f8:	f7ff ff66 	bl	800a1c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a2fc:	f7fe fd3c 	bl	8008d78 <vTaskSwitchContext>
	prvTaskExitError();
 800a300:	f7ff ff22 	bl	800a148 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a304:	2300      	movs	r3, #0
}
 800a306:	4618      	mov	r0, r3
 800a308:	3718      	adds	r7, #24
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}
 800a30e:	bf00      	nop
 800a310:	e000ed00 	.word	0xe000ed00
 800a314:	410fc271 	.word	0x410fc271
 800a318:	410fc270 	.word	0x410fc270
 800a31c:	e000e400 	.word	0xe000e400
 800a320:	20001f18 	.word	0x20001f18
 800a324:	20001f1c 	.word	0x20001f1c
 800a328:	e000ed20 	.word	0xe000ed20
 800a32c:	20000014 	.word	0x20000014
 800a330:	e000ef34 	.word	0xe000ef34

0800a334 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a334:	b480      	push	{r7}
 800a336:	b083      	sub	sp, #12
 800a338:	af00      	add	r7, sp, #0
	__asm volatile
 800a33a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a33e:	f383 8811 	msr	BASEPRI, r3
 800a342:	f3bf 8f6f 	isb	sy
 800a346:	f3bf 8f4f 	dsb	sy
 800a34a:	607b      	str	r3, [r7, #4]
}
 800a34c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a34e:	4b0f      	ldr	r3, [pc, #60]	; (800a38c <vPortEnterCritical+0x58>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	3301      	adds	r3, #1
 800a354:	4a0d      	ldr	r2, [pc, #52]	; (800a38c <vPortEnterCritical+0x58>)
 800a356:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a358:	4b0c      	ldr	r3, [pc, #48]	; (800a38c <vPortEnterCritical+0x58>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	2b01      	cmp	r3, #1
 800a35e:	d10f      	bne.n	800a380 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a360:	4b0b      	ldr	r3, [pc, #44]	; (800a390 <vPortEnterCritical+0x5c>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	b2db      	uxtb	r3, r3
 800a366:	2b00      	cmp	r3, #0
 800a368:	d00a      	beq.n	800a380 <vPortEnterCritical+0x4c>
	__asm volatile
 800a36a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a36e:	f383 8811 	msr	BASEPRI, r3
 800a372:	f3bf 8f6f 	isb	sy
 800a376:	f3bf 8f4f 	dsb	sy
 800a37a:	603b      	str	r3, [r7, #0]
}
 800a37c:	bf00      	nop
 800a37e:	e7fe      	b.n	800a37e <vPortEnterCritical+0x4a>
	}
}
 800a380:	bf00      	nop
 800a382:	370c      	adds	r7, #12
 800a384:	46bd      	mov	sp, r7
 800a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38a:	4770      	bx	lr
 800a38c:	20000014 	.word	0x20000014
 800a390:	e000ed04 	.word	0xe000ed04

0800a394 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a394:	b480      	push	{r7}
 800a396:	b083      	sub	sp, #12
 800a398:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a39a:	4b12      	ldr	r3, [pc, #72]	; (800a3e4 <vPortExitCritical+0x50>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d10a      	bne.n	800a3b8 <vPortExitCritical+0x24>
	__asm volatile
 800a3a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3a6:	f383 8811 	msr	BASEPRI, r3
 800a3aa:	f3bf 8f6f 	isb	sy
 800a3ae:	f3bf 8f4f 	dsb	sy
 800a3b2:	607b      	str	r3, [r7, #4]
}
 800a3b4:	bf00      	nop
 800a3b6:	e7fe      	b.n	800a3b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a3b8:	4b0a      	ldr	r3, [pc, #40]	; (800a3e4 <vPortExitCritical+0x50>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	3b01      	subs	r3, #1
 800a3be:	4a09      	ldr	r2, [pc, #36]	; (800a3e4 <vPortExitCritical+0x50>)
 800a3c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a3c2:	4b08      	ldr	r3, [pc, #32]	; (800a3e4 <vPortExitCritical+0x50>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d105      	bne.n	800a3d6 <vPortExitCritical+0x42>
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	f383 8811 	msr	BASEPRI, r3
}
 800a3d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a3d6:	bf00      	nop
 800a3d8:	370c      	adds	r7, #12
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e0:	4770      	bx	lr
 800a3e2:	bf00      	nop
 800a3e4:	20000014 	.word	0x20000014
	...

0800a3f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a3f0:	f3ef 8009 	mrs	r0, PSP
 800a3f4:	f3bf 8f6f 	isb	sy
 800a3f8:	4b15      	ldr	r3, [pc, #84]	; (800a450 <pxCurrentTCBConst>)
 800a3fa:	681a      	ldr	r2, [r3, #0]
 800a3fc:	f01e 0f10 	tst.w	lr, #16
 800a400:	bf08      	it	eq
 800a402:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a406:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a40a:	6010      	str	r0, [r2, #0]
 800a40c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a410:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a414:	f380 8811 	msr	BASEPRI, r0
 800a418:	f3bf 8f4f 	dsb	sy
 800a41c:	f3bf 8f6f 	isb	sy
 800a420:	f7fe fcaa 	bl	8008d78 <vTaskSwitchContext>
 800a424:	f04f 0000 	mov.w	r0, #0
 800a428:	f380 8811 	msr	BASEPRI, r0
 800a42c:	bc09      	pop	{r0, r3}
 800a42e:	6819      	ldr	r1, [r3, #0]
 800a430:	6808      	ldr	r0, [r1, #0]
 800a432:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a436:	f01e 0f10 	tst.w	lr, #16
 800a43a:	bf08      	it	eq
 800a43c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a440:	f380 8809 	msr	PSP, r0
 800a444:	f3bf 8f6f 	isb	sy
 800a448:	4770      	bx	lr
 800a44a:	bf00      	nop
 800a44c:	f3af 8000 	nop.w

0800a450 <pxCurrentTCBConst>:
 800a450:	2000184c 	.word	0x2000184c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a454:	bf00      	nop
 800a456:	bf00      	nop

0800a458 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b082      	sub	sp, #8
 800a45c:	af00      	add	r7, sp, #0
	__asm volatile
 800a45e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a462:	f383 8811 	msr	BASEPRI, r3
 800a466:	f3bf 8f6f 	isb	sy
 800a46a:	f3bf 8f4f 	dsb	sy
 800a46e:	607b      	str	r3, [r7, #4]
}
 800a470:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a472:	f7fe fbc7 	bl	8008c04 <xTaskIncrementTick>
 800a476:	4603      	mov	r3, r0
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d003      	beq.n	800a484 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a47c:	4b06      	ldr	r3, [pc, #24]	; (800a498 <xPortSysTickHandler+0x40>)
 800a47e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a482:	601a      	str	r2, [r3, #0]
 800a484:	2300      	movs	r3, #0
 800a486:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	f383 8811 	msr	BASEPRI, r3
}
 800a48e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a490:	bf00      	nop
 800a492:	3708      	adds	r7, #8
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}
 800a498:	e000ed04 	.word	0xe000ed04

0800a49c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a49c:	b480      	push	{r7}
 800a49e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a4a0:	4b0b      	ldr	r3, [pc, #44]	; (800a4d0 <vPortSetupTimerInterrupt+0x34>)
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a4a6:	4b0b      	ldr	r3, [pc, #44]	; (800a4d4 <vPortSetupTimerInterrupt+0x38>)
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a4ac:	4b0a      	ldr	r3, [pc, #40]	; (800a4d8 <vPortSetupTimerInterrupt+0x3c>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	4a0a      	ldr	r2, [pc, #40]	; (800a4dc <vPortSetupTimerInterrupt+0x40>)
 800a4b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a4b6:	099b      	lsrs	r3, r3, #6
 800a4b8:	4a09      	ldr	r2, [pc, #36]	; (800a4e0 <vPortSetupTimerInterrupt+0x44>)
 800a4ba:	3b01      	subs	r3, #1
 800a4bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a4be:	4b04      	ldr	r3, [pc, #16]	; (800a4d0 <vPortSetupTimerInterrupt+0x34>)
 800a4c0:	2207      	movs	r2, #7
 800a4c2:	601a      	str	r2, [r3, #0]
}
 800a4c4:	bf00      	nop
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4cc:	4770      	bx	lr
 800a4ce:	bf00      	nop
 800a4d0:	e000e010 	.word	0xe000e010
 800a4d4:	e000e018 	.word	0xe000e018
 800a4d8:	20000008 	.word	0x20000008
 800a4dc:	10624dd3 	.word	0x10624dd3
 800a4e0:	e000e014 	.word	0xe000e014

0800a4e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a4e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a4f4 <vPortEnableVFP+0x10>
 800a4e8:	6801      	ldr	r1, [r0, #0]
 800a4ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a4ee:	6001      	str	r1, [r0, #0]
 800a4f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a4f2:	bf00      	nop
 800a4f4:	e000ed88 	.word	0xe000ed88

0800a4f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b085      	sub	sp, #20
 800a4fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a4fe:	f3ef 8305 	mrs	r3, IPSR
 800a502:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	2b0f      	cmp	r3, #15
 800a508:	d914      	bls.n	800a534 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a50a:	4a17      	ldr	r2, [pc, #92]	; (800a568 <vPortValidateInterruptPriority+0x70>)
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	4413      	add	r3, r2
 800a510:	781b      	ldrb	r3, [r3, #0]
 800a512:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a514:	4b15      	ldr	r3, [pc, #84]	; (800a56c <vPortValidateInterruptPriority+0x74>)
 800a516:	781b      	ldrb	r3, [r3, #0]
 800a518:	7afa      	ldrb	r2, [r7, #11]
 800a51a:	429a      	cmp	r2, r3
 800a51c:	d20a      	bcs.n	800a534 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a51e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a522:	f383 8811 	msr	BASEPRI, r3
 800a526:	f3bf 8f6f 	isb	sy
 800a52a:	f3bf 8f4f 	dsb	sy
 800a52e:	607b      	str	r3, [r7, #4]
}
 800a530:	bf00      	nop
 800a532:	e7fe      	b.n	800a532 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a534:	4b0e      	ldr	r3, [pc, #56]	; (800a570 <vPortValidateInterruptPriority+0x78>)
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a53c:	4b0d      	ldr	r3, [pc, #52]	; (800a574 <vPortValidateInterruptPriority+0x7c>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	429a      	cmp	r2, r3
 800a542:	d90a      	bls.n	800a55a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a544:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a548:	f383 8811 	msr	BASEPRI, r3
 800a54c:	f3bf 8f6f 	isb	sy
 800a550:	f3bf 8f4f 	dsb	sy
 800a554:	603b      	str	r3, [r7, #0]
}
 800a556:	bf00      	nop
 800a558:	e7fe      	b.n	800a558 <vPortValidateInterruptPriority+0x60>
	}
 800a55a:	bf00      	nop
 800a55c:	3714      	adds	r7, #20
 800a55e:	46bd      	mov	sp, r7
 800a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a564:	4770      	bx	lr
 800a566:	bf00      	nop
 800a568:	e000e3f0 	.word	0xe000e3f0
 800a56c:	20001f18 	.word	0x20001f18
 800a570:	e000ed0c 	.word	0xe000ed0c
 800a574:	20001f1c 	.word	0x20001f1c

0800a578 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b08a      	sub	sp, #40	; 0x28
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a580:	2300      	movs	r3, #0
 800a582:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a584:	f7fe fa82 	bl	8008a8c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a588:	4b5b      	ldr	r3, [pc, #364]	; (800a6f8 <pvPortMalloc+0x180>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d101      	bne.n	800a594 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a590:	f000 f920 	bl	800a7d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a594:	4b59      	ldr	r3, [pc, #356]	; (800a6fc <pvPortMalloc+0x184>)
 800a596:	681a      	ldr	r2, [r3, #0]
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	4013      	ands	r3, r2
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	f040 8093 	bne.w	800a6c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d01d      	beq.n	800a5e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a5a8:	2208      	movs	r2, #8
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	4413      	add	r3, r2
 800a5ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f003 0307 	and.w	r3, r3, #7
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d014      	beq.n	800a5e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f023 0307 	bic.w	r3, r3, #7
 800a5c0:	3308      	adds	r3, #8
 800a5c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f003 0307 	and.w	r3, r3, #7
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00a      	beq.n	800a5e4 <pvPortMalloc+0x6c>
	__asm volatile
 800a5ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5d2:	f383 8811 	msr	BASEPRI, r3
 800a5d6:	f3bf 8f6f 	isb	sy
 800a5da:	f3bf 8f4f 	dsb	sy
 800a5de:	617b      	str	r3, [r7, #20]
}
 800a5e0:	bf00      	nop
 800a5e2:	e7fe      	b.n	800a5e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d06e      	beq.n	800a6c8 <pvPortMalloc+0x150>
 800a5ea:	4b45      	ldr	r3, [pc, #276]	; (800a700 <pvPortMalloc+0x188>)
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	687a      	ldr	r2, [r7, #4]
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d869      	bhi.n	800a6c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a5f4:	4b43      	ldr	r3, [pc, #268]	; (800a704 <pvPortMalloc+0x18c>)
 800a5f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a5f8:	4b42      	ldr	r3, [pc, #264]	; (800a704 <pvPortMalloc+0x18c>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a5fe:	e004      	b.n	800a60a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a602:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a60a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60c:	685b      	ldr	r3, [r3, #4]
 800a60e:	687a      	ldr	r2, [r7, #4]
 800a610:	429a      	cmp	r2, r3
 800a612:	d903      	bls.n	800a61c <pvPortMalloc+0xa4>
 800a614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d1f1      	bne.n	800a600 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a61c:	4b36      	ldr	r3, [pc, #216]	; (800a6f8 <pvPortMalloc+0x180>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a622:	429a      	cmp	r2, r3
 800a624:	d050      	beq.n	800a6c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a626:	6a3b      	ldr	r3, [r7, #32]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	2208      	movs	r2, #8
 800a62c:	4413      	add	r3, r2
 800a62e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a632:	681a      	ldr	r2, [r3, #0]
 800a634:	6a3b      	ldr	r3, [r7, #32]
 800a636:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a63a:	685a      	ldr	r2, [r3, #4]
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	1ad2      	subs	r2, r2, r3
 800a640:	2308      	movs	r3, #8
 800a642:	005b      	lsls	r3, r3, #1
 800a644:	429a      	cmp	r2, r3
 800a646:	d91f      	bls.n	800a688 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	4413      	add	r3, r2
 800a64e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a650:	69bb      	ldr	r3, [r7, #24]
 800a652:	f003 0307 	and.w	r3, r3, #7
 800a656:	2b00      	cmp	r3, #0
 800a658:	d00a      	beq.n	800a670 <pvPortMalloc+0xf8>
	__asm volatile
 800a65a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a65e:	f383 8811 	msr	BASEPRI, r3
 800a662:	f3bf 8f6f 	isb	sy
 800a666:	f3bf 8f4f 	dsb	sy
 800a66a:	613b      	str	r3, [r7, #16]
}
 800a66c:	bf00      	nop
 800a66e:	e7fe      	b.n	800a66e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a672:	685a      	ldr	r2, [r3, #4]
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	1ad2      	subs	r2, r2, r3
 800a678:	69bb      	ldr	r3, [r7, #24]
 800a67a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a67c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a67e:	687a      	ldr	r2, [r7, #4]
 800a680:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a682:	69b8      	ldr	r0, [r7, #24]
 800a684:	f000 f908 	bl	800a898 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a688:	4b1d      	ldr	r3, [pc, #116]	; (800a700 <pvPortMalloc+0x188>)
 800a68a:	681a      	ldr	r2, [r3, #0]
 800a68c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a68e:	685b      	ldr	r3, [r3, #4]
 800a690:	1ad3      	subs	r3, r2, r3
 800a692:	4a1b      	ldr	r2, [pc, #108]	; (800a700 <pvPortMalloc+0x188>)
 800a694:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a696:	4b1a      	ldr	r3, [pc, #104]	; (800a700 <pvPortMalloc+0x188>)
 800a698:	681a      	ldr	r2, [r3, #0]
 800a69a:	4b1b      	ldr	r3, [pc, #108]	; (800a708 <pvPortMalloc+0x190>)
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	429a      	cmp	r2, r3
 800a6a0:	d203      	bcs.n	800a6aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a6a2:	4b17      	ldr	r3, [pc, #92]	; (800a700 <pvPortMalloc+0x188>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	4a18      	ldr	r2, [pc, #96]	; (800a708 <pvPortMalloc+0x190>)
 800a6a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a6aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6ac:	685a      	ldr	r2, [r3, #4]
 800a6ae:	4b13      	ldr	r3, [pc, #76]	; (800a6fc <pvPortMalloc+0x184>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	431a      	orrs	r2, r3
 800a6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a6b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a6be:	4b13      	ldr	r3, [pc, #76]	; (800a70c <pvPortMalloc+0x194>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	3301      	adds	r3, #1
 800a6c4:	4a11      	ldr	r2, [pc, #68]	; (800a70c <pvPortMalloc+0x194>)
 800a6c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a6c8:	f7fe f9ee 	bl	8008aa8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a6cc:	69fb      	ldr	r3, [r7, #28]
 800a6ce:	f003 0307 	and.w	r3, r3, #7
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d00a      	beq.n	800a6ec <pvPortMalloc+0x174>
	__asm volatile
 800a6d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6da:	f383 8811 	msr	BASEPRI, r3
 800a6de:	f3bf 8f6f 	isb	sy
 800a6e2:	f3bf 8f4f 	dsb	sy
 800a6e6:	60fb      	str	r3, [r7, #12]
}
 800a6e8:	bf00      	nop
 800a6ea:	e7fe      	b.n	800a6ea <pvPortMalloc+0x172>
	return pvReturn;
 800a6ec:	69fb      	ldr	r3, [r7, #28]
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3728      	adds	r7, #40	; 0x28
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}
 800a6f6:	bf00      	nop
 800a6f8:	20005b28 	.word	0x20005b28
 800a6fc:	20005b3c 	.word	0x20005b3c
 800a700:	20005b2c 	.word	0x20005b2c
 800a704:	20005b20 	.word	0x20005b20
 800a708:	20005b30 	.word	0x20005b30
 800a70c:	20005b34 	.word	0x20005b34

0800a710 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b086      	sub	sp, #24
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d04d      	beq.n	800a7be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a722:	2308      	movs	r3, #8
 800a724:	425b      	negs	r3, r3
 800a726:	697a      	ldr	r2, [r7, #20]
 800a728:	4413      	add	r3, r2
 800a72a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a730:	693b      	ldr	r3, [r7, #16]
 800a732:	685a      	ldr	r2, [r3, #4]
 800a734:	4b24      	ldr	r3, [pc, #144]	; (800a7c8 <vPortFree+0xb8>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4013      	ands	r3, r2
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d10a      	bne.n	800a754 <vPortFree+0x44>
	__asm volatile
 800a73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a742:	f383 8811 	msr	BASEPRI, r3
 800a746:	f3bf 8f6f 	isb	sy
 800a74a:	f3bf 8f4f 	dsb	sy
 800a74e:	60fb      	str	r3, [r7, #12]
}
 800a750:	bf00      	nop
 800a752:	e7fe      	b.n	800a752 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a754:	693b      	ldr	r3, [r7, #16]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d00a      	beq.n	800a772 <vPortFree+0x62>
	__asm volatile
 800a75c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a760:	f383 8811 	msr	BASEPRI, r3
 800a764:	f3bf 8f6f 	isb	sy
 800a768:	f3bf 8f4f 	dsb	sy
 800a76c:	60bb      	str	r3, [r7, #8]
}
 800a76e:	bf00      	nop
 800a770:	e7fe      	b.n	800a770 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	685a      	ldr	r2, [r3, #4]
 800a776:	4b14      	ldr	r3, [pc, #80]	; (800a7c8 <vPortFree+0xb8>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	4013      	ands	r3, r2
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d01e      	beq.n	800a7be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d11a      	bne.n	800a7be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	685a      	ldr	r2, [r3, #4]
 800a78c:	4b0e      	ldr	r3, [pc, #56]	; (800a7c8 <vPortFree+0xb8>)
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	43db      	mvns	r3, r3
 800a792:	401a      	ands	r2, r3
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a798:	f7fe f978 	bl	8008a8c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	685a      	ldr	r2, [r3, #4]
 800a7a0:	4b0a      	ldr	r3, [pc, #40]	; (800a7cc <vPortFree+0xbc>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	4413      	add	r3, r2
 800a7a6:	4a09      	ldr	r2, [pc, #36]	; (800a7cc <vPortFree+0xbc>)
 800a7a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a7aa:	6938      	ldr	r0, [r7, #16]
 800a7ac:	f000 f874 	bl	800a898 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a7b0:	4b07      	ldr	r3, [pc, #28]	; (800a7d0 <vPortFree+0xc0>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	3301      	adds	r3, #1
 800a7b6:	4a06      	ldr	r2, [pc, #24]	; (800a7d0 <vPortFree+0xc0>)
 800a7b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a7ba:	f7fe f975 	bl	8008aa8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a7be:	bf00      	nop
 800a7c0:	3718      	adds	r7, #24
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}
 800a7c6:	bf00      	nop
 800a7c8:	20005b3c 	.word	0x20005b3c
 800a7cc:	20005b2c 	.word	0x20005b2c
 800a7d0:	20005b38 	.word	0x20005b38

0800a7d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b085      	sub	sp, #20
 800a7d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a7da:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a7de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a7e0:	4b27      	ldr	r3, [pc, #156]	; (800a880 <prvHeapInit+0xac>)
 800a7e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	f003 0307 	and.w	r3, r3, #7
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d00c      	beq.n	800a808 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	3307      	adds	r3, #7
 800a7f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f023 0307 	bic.w	r3, r3, #7
 800a7fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a7fc:	68ba      	ldr	r2, [r7, #8]
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	1ad3      	subs	r3, r2, r3
 800a802:	4a1f      	ldr	r2, [pc, #124]	; (800a880 <prvHeapInit+0xac>)
 800a804:	4413      	add	r3, r2
 800a806:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a80c:	4a1d      	ldr	r2, [pc, #116]	; (800a884 <prvHeapInit+0xb0>)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a812:	4b1c      	ldr	r3, [pc, #112]	; (800a884 <prvHeapInit+0xb0>)
 800a814:	2200      	movs	r2, #0
 800a816:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	68ba      	ldr	r2, [r7, #8]
 800a81c:	4413      	add	r3, r2
 800a81e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a820:	2208      	movs	r2, #8
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	1a9b      	subs	r3, r3, r2
 800a826:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	f023 0307 	bic.w	r3, r3, #7
 800a82e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	4a15      	ldr	r2, [pc, #84]	; (800a888 <prvHeapInit+0xb4>)
 800a834:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a836:	4b14      	ldr	r3, [pc, #80]	; (800a888 <prvHeapInit+0xb4>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	2200      	movs	r2, #0
 800a83c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a83e:	4b12      	ldr	r3, [pc, #72]	; (800a888 <prvHeapInit+0xb4>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	2200      	movs	r2, #0
 800a844:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	68fa      	ldr	r2, [r7, #12]
 800a84e:	1ad2      	subs	r2, r2, r3
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a854:	4b0c      	ldr	r3, [pc, #48]	; (800a888 <prvHeapInit+0xb4>)
 800a856:	681a      	ldr	r2, [r3, #0]
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	685b      	ldr	r3, [r3, #4]
 800a860:	4a0a      	ldr	r2, [pc, #40]	; (800a88c <prvHeapInit+0xb8>)
 800a862:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	685b      	ldr	r3, [r3, #4]
 800a868:	4a09      	ldr	r2, [pc, #36]	; (800a890 <prvHeapInit+0xbc>)
 800a86a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a86c:	4b09      	ldr	r3, [pc, #36]	; (800a894 <prvHeapInit+0xc0>)
 800a86e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a872:	601a      	str	r2, [r3, #0]
}
 800a874:	bf00      	nop
 800a876:	3714      	adds	r7, #20
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr
 800a880:	20001f20 	.word	0x20001f20
 800a884:	20005b20 	.word	0x20005b20
 800a888:	20005b28 	.word	0x20005b28
 800a88c:	20005b30 	.word	0x20005b30
 800a890:	20005b2c 	.word	0x20005b2c
 800a894:	20005b3c 	.word	0x20005b3c

0800a898 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a898:	b480      	push	{r7}
 800a89a:	b085      	sub	sp, #20
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a8a0:	4b28      	ldr	r3, [pc, #160]	; (800a944 <prvInsertBlockIntoFreeList+0xac>)
 800a8a2:	60fb      	str	r3, [r7, #12]
 800a8a4:	e002      	b.n	800a8ac <prvInsertBlockIntoFreeList+0x14>
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	60fb      	str	r3, [r7, #12]
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	687a      	ldr	r2, [r7, #4]
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d8f7      	bhi.n	800a8a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	68ba      	ldr	r2, [r7, #8]
 800a8c0:	4413      	add	r3, r2
 800a8c2:	687a      	ldr	r2, [r7, #4]
 800a8c4:	429a      	cmp	r2, r3
 800a8c6:	d108      	bne.n	800a8da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	685a      	ldr	r2, [r3, #4]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	685b      	ldr	r3, [r3, #4]
 800a8d0:	441a      	add	r2, r3
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	68ba      	ldr	r2, [r7, #8]
 800a8e4:	441a      	add	r2, r3
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d118      	bne.n	800a920 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681a      	ldr	r2, [r3, #0]
 800a8f2:	4b15      	ldr	r3, [pc, #84]	; (800a948 <prvInsertBlockIntoFreeList+0xb0>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	429a      	cmp	r2, r3
 800a8f8:	d00d      	beq.n	800a916 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	685a      	ldr	r2, [r3, #4]
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	685b      	ldr	r3, [r3, #4]
 800a904:	441a      	add	r2, r3
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	681a      	ldr	r2, [r3, #0]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	601a      	str	r2, [r3, #0]
 800a914:	e008      	b.n	800a928 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a916:	4b0c      	ldr	r3, [pc, #48]	; (800a948 <prvInsertBlockIntoFreeList+0xb0>)
 800a918:	681a      	ldr	r2, [r3, #0]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	601a      	str	r2, [r3, #0]
 800a91e:	e003      	b.n	800a928 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	681a      	ldr	r2, [r3, #0]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a928:	68fa      	ldr	r2, [r7, #12]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	429a      	cmp	r2, r3
 800a92e:	d002      	beq.n	800a936 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	687a      	ldr	r2, [r7, #4]
 800a934:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a936:	bf00      	nop
 800a938:	3714      	adds	r7, #20
 800a93a:	46bd      	mov	sp, r7
 800a93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a940:	4770      	bx	lr
 800a942:	bf00      	nop
 800a944:	20005b20 	.word	0x20005b20
 800a948:	20005b28 	.word	0x20005b28

0800a94c <memset>:
 800a94c:	4402      	add	r2, r0
 800a94e:	4603      	mov	r3, r0
 800a950:	4293      	cmp	r3, r2
 800a952:	d100      	bne.n	800a956 <memset+0xa>
 800a954:	4770      	bx	lr
 800a956:	f803 1b01 	strb.w	r1, [r3], #1
 800a95a:	e7f9      	b.n	800a950 <memset+0x4>

0800a95c <_reclaim_reent>:
 800a95c:	4b29      	ldr	r3, [pc, #164]	; (800aa04 <_reclaim_reent+0xa8>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4283      	cmp	r3, r0
 800a962:	b570      	push	{r4, r5, r6, lr}
 800a964:	4604      	mov	r4, r0
 800a966:	d04b      	beq.n	800aa00 <_reclaim_reent+0xa4>
 800a968:	69c3      	ldr	r3, [r0, #28]
 800a96a:	b143      	cbz	r3, 800a97e <_reclaim_reent+0x22>
 800a96c:	68db      	ldr	r3, [r3, #12]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d144      	bne.n	800a9fc <_reclaim_reent+0xa0>
 800a972:	69e3      	ldr	r3, [r4, #28]
 800a974:	6819      	ldr	r1, [r3, #0]
 800a976:	b111      	cbz	r1, 800a97e <_reclaim_reent+0x22>
 800a978:	4620      	mov	r0, r4
 800a97a:	f000 f879 	bl	800aa70 <_free_r>
 800a97e:	6961      	ldr	r1, [r4, #20]
 800a980:	b111      	cbz	r1, 800a988 <_reclaim_reent+0x2c>
 800a982:	4620      	mov	r0, r4
 800a984:	f000 f874 	bl	800aa70 <_free_r>
 800a988:	69e1      	ldr	r1, [r4, #28]
 800a98a:	b111      	cbz	r1, 800a992 <_reclaim_reent+0x36>
 800a98c:	4620      	mov	r0, r4
 800a98e:	f000 f86f 	bl	800aa70 <_free_r>
 800a992:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a994:	b111      	cbz	r1, 800a99c <_reclaim_reent+0x40>
 800a996:	4620      	mov	r0, r4
 800a998:	f000 f86a 	bl	800aa70 <_free_r>
 800a99c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a99e:	b111      	cbz	r1, 800a9a6 <_reclaim_reent+0x4a>
 800a9a0:	4620      	mov	r0, r4
 800a9a2:	f000 f865 	bl	800aa70 <_free_r>
 800a9a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a9a8:	b111      	cbz	r1, 800a9b0 <_reclaim_reent+0x54>
 800a9aa:	4620      	mov	r0, r4
 800a9ac:	f000 f860 	bl	800aa70 <_free_r>
 800a9b0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a9b2:	b111      	cbz	r1, 800a9ba <_reclaim_reent+0x5e>
 800a9b4:	4620      	mov	r0, r4
 800a9b6:	f000 f85b 	bl	800aa70 <_free_r>
 800a9ba:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a9bc:	b111      	cbz	r1, 800a9c4 <_reclaim_reent+0x68>
 800a9be:	4620      	mov	r0, r4
 800a9c0:	f000 f856 	bl	800aa70 <_free_r>
 800a9c4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800a9c6:	b111      	cbz	r1, 800a9ce <_reclaim_reent+0x72>
 800a9c8:	4620      	mov	r0, r4
 800a9ca:	f000 f851 	bl	800aa70 <_free_r>
 800a9ce:	6a23      	ldr	r3, [r4, #32]
 800a9d0:	b1b3      	cbz	r3, 800aa00 <_reclaim_reent+0xa4>
 800a9d2:	4620      	mov	r0, r4
 800a9d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a9d8:	4718      	bx	r3
 800a9da:	5949      	ldr	r1, [r1, r5]
 800a9dc:	b941      	cbnz	r1, 800a9f0 <_reclaim_reent+0x94>
 800a9de:	3504      	adds	r5, #4
 800a9e0:	69e3      	ldr	r3, [r4, #28]
 800a9e2:	2d80      	cmp	r5, #128	; 0x80
 800a9e4:	68d9      	ldr	r1, [r3, #12]
 800a9e6:	d1f8      	bne.n	800a9da <_reclaim_reent+0x7e>
 800a9e8:	4620      	mov	r0, r4
 800a9ea:	f000 f841 	bl	800aa70 <_free_r>
 800a9ee:	e7c0      	b.n	800a972 <_reclaim_reent+0x16>
 800a9f0:	680e      	ldr	r6, [r1, #0]
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	f000 f83c 	bl	800aa70 <_free_r>
 800a9f8:	4631      	mov	r1, r6
 800a9fa:	e7ef      	b.n	800a9dc <_reclaim_reent+0x80>
 800a9fc:	2500      	movs	r5, #0
 800a9fe:	e7ef      	b.n	800a9e0 <_reclaim_reent+0x84>
 800aa00:	bd70      	pop	{r4, r5, r6, pc}
 800aa02:	bf00      	nop
 800aa04:	20000064 	.word	0x20000064

0800aa08 <__libc_init_array>:
 800aa08:	b570      	push	{r4, r5, r6, lr}
 800aa0a:	4d0d      	ldr	r5, [pc, #52]	; (800aa40 <__libc_init_array+0x38>)
 800aa0c:	4c0d      	ldr	r4, [pc, #52]	; (800aa44 <__libc_init_array+0x3c>)
 800aa0e:	1b64      	subs	r4, r4, r5
 800aa10:	10a4      	asrs	r4, r4, #2
 800aa12:	2600      	movs	r6, #0
 800aa14:	42a6      	cmp	r6, r4
 800aa16:	d109      	bne.n	800aa2c <__libc_init_array+0x24>
 800aa18:	4d0b      	ldr	r5, [pc, #44]	; (800aa48 <__libc_init_array+0x40>)
 800aa1a:	4c0c      	ldr	r4, [pc, #48]	; (800aa4c <__libc_init_array+0x44>)
 800aa1c:	f000 f880 	bl	800ab20 <_init>
 800aa20:	1b64      	subs	r4, r4, r5
 800aa22:	10a4      	asrs	r4, r4, #2
 800aa24:	2600      	movs	r6, #0
 800aa26:	42a6      	cmp	r6, r4
 800aa28:	d105      	bne.n	800aa36 <__libc_init_array+0x2e>
 800aa2a:	bd70      	pop	{r4, r5, r6, pc}
 800aa2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa30:	4798      	blx	r3
 800aa32:	3601      	adds	r6, #1
 800aa34:	e7ee      	b.n	800aa14 <__libc_init_array+0xc>
 800aa36:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa3a:	4798      	blx	r3
 800aa3c:	3601      	adds	r6, #1
 800aa3e:	e7f2      	b.n	800aa26 <__libc_init_array+0x1e>
 800aa40:	0800ad18 	.word	0x0800ad18
 800aa44:	0800ad18 	.word	0x0800ad18
 800aa48:	0800ad18 	.word	0x0800ad18
 800aa4c:	0800ad1c 	.word	0x0800ad1c

0800aa50 <__retarget_lock_acquire_recursive>:
 800aa50:	4770      	bx	lr

0800aa52 <__retarget_lock_release_recursive>:
 800aa52:	4770      	bx	lr

0800aa54 <memcpy>:
 800aa54:	440a      	add	r2, r1
 800aa56:	4291      	cmp	r1, r2
 800aa58:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa5c:	d100      	bne.n	800aa60 <memcpy+0xc>
 800aa5e:	4770      	bx	lr
 800aa60:	b510      	push	{r4, lr}
 800aa62:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa66:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa6a:	4291      	cmp	r1, r2
 800aa6c:	d1f9      	bne.n	800aa62 <memcpy+0xe>
 800aa6e:	bd10      	pop	{r4, pc}

0800aa70 <_free_r>:
 800aa70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa72:	2900      	cmp	r1, #0
 800aa74:	d044      	beq.n	800ab00 <_free_r+0x90>
 800aa76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa7a:	9001      	str	r0, [sp, #4]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	f1a1 0404 	sub.w	r4, r1, #4
 800aa82:	bfb8      	it	lt
 800aa84:	18e4      	addlt	r4, r4, r3
 800aa86:	f000 f83f 	bl	800ab08 <__malloc_lock>
 800aa8a:	4a1e      	ldr	r2, [pc, #120]	; (800ab04 <_free_r+0x94>)
 800aa8c:	9801      	ldr	r0, [sp, #4]
 800aa8e:	6813      	ldr	r3, [r2, #0]
 800aa90:	b933      	cbnz	r3, 800aaa0 <_free_r+0x30>
 800aa92:	6063      	str	r3, [r4, #4]
 800aa94:	6014      	str	r4, [r2, #0]
 800aa96:	b003      	add	sp, #12
 800aa98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa9c:	f000 b83a 	b.w	800ab14 <__malloc_unlock>
 800aaa0:	42a3      	cmp	r3, r4
 800aaa2:	d908      	bls.n	800aab6 <_free_r+0x46>
 800aaa4:	6825      	ldr	r5, [r4, #0]
 800aaa6:	1961      	adds	r1, r4, r5
 800aaa8:	428b      	cmp	r3, r1
 800aaaa:	bf01      	itttt	eq
 800aaac:	6819      	ldreq	r1, [r3, #0]
 800aaae:	685b      	ldreq	r3, [r3, #4]
 800aab0:	1949      	addeq	r1, r1, r5
 800aab2:	6021      	streq	r1, [r4, #0]
 800aab4:	e7ed      	b.n	800aa92 <_free_r+0x22>
 800aab6:	461a      	mov	r2, r3
 800aab8:	685b      	ldr	r3, [r3, #4]
 800aaba:	b10b      	cbz	r3, 800aac0 <_free_r+0x50>
 800aabc:	42a3      	cmp	r3, r4
 800aabe:	d9fa      	bls.n	800aab6 <_free_r+0x46>
 800aac0:	6811      	ldr	r1, [r2, #0]
 800aac2:	1855      	adds	r5, r2, r1
 800aac4:	42a5      	cmp	r5, r4
 800aac6:	d10b      	bne.n	800aae0 <_free_r+0x70>
 800aac8:	6824      	ldr	r4, [r4, #0]
 800aaca:	4421      	add	r1, r4
 800aacc:	1854      	adds	r4, r2, r1
 800aace:	42a3      	cmp	r3, r4
 800aad0:	6011      	str	r1, [r2, #0]
 800aad2:	d1e0      	bne.n	800aa96 <_free_r+0x26>
 800aad4:	681c      	ldr	r4, [r3, #0]
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	6053      	str	r3, [r2, #4]
 800aada:	440c      	add	r4, r1
 800aadc:	6014      	str	r4, [r2, #0]
 800aade:	e7da      	b.n	800aa96 <_free_r+0x26>
 800aae0:	d902      	bls.n	800aae8 <_free_r+0x78>
 800aae2:	230c      	movs	r3, #12
 800aae4:	6003      	str	r3, [r0, #0]
 800aae6:	e7d6      	b.n	800aa96 <_free_r+0x26>
 800aae8:	6825      	ldr	r5, [r4, #0]
 800aaea:	1961      	adds	r1, r4, r5
 800aaec:	428b      	cmp	r3, r1
 800aaee:	bf04      	itt	eq
 800aaf0:	6819      	ldreq	r1, [r3, #0]
 800aaf2:	685b      	ldreq	r3, [r3, #4]
 800aaf4:	6063      	str	r3, [r4, #4]
 800aaf6:	bf04      	itt	eq
 800aaf8:	1949      	addeq	r1, r1, r5
 800aafa:	6021      	streq	r1, [r4, #0]
 800aafc:	6054      	str	r4, [r2, #4]
 800aafe:	e7ca      	b.n	800aa96 <_free_r+0x26>
 800ab00:	b003      	add	sp, #12
 800ab02:	bd30      	pop	{r4, r5, pc}
 800ab04:	20005c7c 	.word	0x20005c7c

0800ab08 <__malloc_lock>:
 800ab08:	4801      	ldr	r0, [pc, #4]	; (800ab10 <__malloc_lock+0x8>)
 800ab0a:	f7ff bfa1 	b.w	800aa50 <__retarget_lock_acquire_recursive>
 800ab0e:	bf00      	nop
 800ab10:	20005c78 	.word	0x20005c78

0800ab14 <__malloc_unlock>:
 800ab14:	4801      	ldr	r0, [pc, #4]	; (800ab1c <__malloc_unlock+0x8>)
 800ab16:	f7ff bf9c 	b.w	800aa52 <__retarget_lock_release_recursive>
 800ab1a:	bf00      	nop
 800ab1c:	20005c78 	.word	0x20005c78

0800ab20 <_init>:
 800ab20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab22:	bf00      	nop
 800ab24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab26:	bc08      	pop	{r3}
 800ab28:	469e      	mov	lr, r3
 800ab2a:	4770      	bx	lr

0800ab2c <_fini>:
 800ab2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab2e:	bf00      	nop
 800ab30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab32:	bc08      	pop	{r3}
 800ab34:	469e      	mov	lr, r3
 800ab36:	4770      	bx	lr
