INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev3/HDMI_rev3.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev3/HDMI_rev3.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev3/HDMI_rev3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev3/HDMI_rev3.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev3/HDMI_rev3.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev3/HDMI_rev3.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev3/HDMI_rev3.srcs/sources_1/new/HDMI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev3/HDMI_rev3.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev3/HDMI_rev3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev3/HDMI_rev3.srcs/sim_1/new/HDMI_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top_tb
