

================================================================
== Vitis HLS Report for 'conv1_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Fri Nov  3 02:31:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.325 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   520258|   520258|  5.203 ms|  5.203 ms|  520258|  520258|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUT_ROW_COL  |   520256|   520256|        75|         51|         51|  10200|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 51, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 51, D = 76, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 75 74 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 75 
74 --> 76 
75 --> 74 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 78 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 79 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 80 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 81 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten307 = alloca i32 1"   --->   Operation 82 'alloca' 'indvar_flatten307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten307"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %o"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body104"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.51>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%r_5 = load i4 %r"   --->   Operation 92 'load' 'r_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [src/conv1.cpp:38]   --->   Operation 93 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%o_2 = load i4 %o" [src/conv1.cpp:35]   --->   Operation 94 'load' 'o_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%indvar_flatten307_load = load i14 %indvar_flatten307" [src/conv1.cpp:35]   --->   Operation 95 'load' 'indvar_flatten307_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %o_2" [src/conv1.cpp:35]   --->   Operation 96 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.23ns)   --->   "%mul_ln35 = mul i9 %zext_ln35, i9 22" [src/conv1.cpp:35]   --->   Operation 97 'mul' 'mul_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln35, i32 6, i32 8" [src/conv1.cpp:35]   --->   Operation 98 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%udiv_ln1_cast = zext i3 %tmp_185" [src/conv1.cpp:35]   --->   Operation 99 'zext' 'udiv_ln1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.65ns)   --->   "%empty = mul i10 %udiv_ln1_cast, i10 81" [src/conv1.cpp:35]   --->   Operation 100 'mul' 'empty' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%empty_233 = trunc i10 %empty" [src/conv1.cpp:35]   --->   Operation 101 'trunc' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.83ns)   --->   "%icmp_ln35 = icmp_eq  i14 %indvar_flatten307_load, i14 10200" [src/conv1.cpp:35]   --->   Operation 102 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.83ns)   --->   "%add_ln35_1 = add i14 %indvar_flatten307_load, i14 1" [src/conv1.cpp:35]   --->   Operation 103 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc141, void %BH.i.preheader.exitStub" [src/conv1.cpp:35]   --->   Operation 104 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [src/conv1.cpp:39]   --->   Operation 105 'load' 'col_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.79ns)   --->   "%add_ln35 = add i4 %o_2, i4 1" [src/conv1.cpp:35]   --->   Operation 106 'add' 'add_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.79ns)   --->   "%icmp_ln38 = icmp_eq  i11 %indvar_flatten_load, i11 1275" [src/conv1.cpp:38]   --->   Operation 107 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.39ns)   --->   "%select_ln35 = select i1 %icmp_ln38, i4 0, i4 %r_5" [src/conv1.cpp:35]   --->   Operation 108 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.39ns)   --->   "%select_ln35_1 = select i1 %icmp_ln38, i4 %add_ln35, i4 %o_2" [src/conv1.cpp:35]   --->   Operation 109 'select' 'select_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %select_ln35_1" [src/conv1.cpp:38]   --->   Operation 110 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%empty_321 = trunc i4 %select_ln35_1" [src/conv1.cpp:35]   --->   Operation 111 'trunc' 'empty_321' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_296_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_321, i4 0" [src/conv1.cpp:38]   --->   Operation 112 'bitconcatenate' 'tmp_296_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln38 = sub i7 %tmp_296_cast, i7 %zext_ln38_1" [src/conv1.cpp:38]   --->   Operation 113 'sub' 'sub_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln38, i1 1" [src/conv1.cpp:35]   --->   Operation 114 'xor' 'xor_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.76ns)   --->   "%icmp_ln39 = icmp_eq  i8 %col_load, i8 255" [src/conv1.cpp:39]   --->   Operation 115 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln39, i1 %xor_ln35" [src/conv1.cpp:35]   --->   Operation 116 'and' 'and_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.79ns)   --->   "%indvars_iv_next1028_dup = add i4 %select_ln35, i4 1" [src/conv1.cpp:35]   --->   Operation 117 'add' 'indvars_iv_next1028_dup' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%or_ln38 = or i1 %and_ln35, i1 %icmp_ln38" [src/conv1.cpp:38]   --->   Operation 118 'or' 'or_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %or_ln38, i8 0, i8 %col_load" [src/conv1.cpp:38]   --->   Operation 119 'select' 'select_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.39ns)   --->   "%select_ln38_9 = select i1 %and_ln35, i4 %indvars_iv_next1028_dup, i4 %select_ln35" [src/conv1.cpp:38]   --->   Operation 120 'select' 'select_ln38_9' <Predicate = (!icmp_ln35)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i4 %select_ln38_9" [src/conv1.cpp:38]   --->   Operation 121 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln38_27 = add i7 %sub_ln38, i7 %zext_ln38_2" [src/conv1.cpp:38]   --->   Operation 122 'add' 'add_ln38_27' <Predicate = (!icmp_ln35)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %select_ln38" [src/conv1.cpp:39]   --->   Operation 123 'zext' 'zext_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i8 %select_ln38" [src/conv1.cpp:39]   --->   Operation 124 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_196 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln38_27, i7 %trunc_ln39" [src/conv1.cpp:38]   --->   Operation 125 'bitconcatenate' 'tmp_196' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_298_cast = zext i14 %tmp_196" [src/conv1.cpp:38]   --->   Operation 126 'zext' 'tmp_298_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %tmp_298_cast" [src/conv1.cpp:38]   --->   Operation 127 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %tmp_298_cast" [src/conv1.cpp:38]   --->   Operation 128 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln38, i32 7" [src/conv1.cpp:39]   --->   Operation 129 'bitselect' 'tmp_197' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.77ns)   --->   "%add_ln53_5 = add i7 %trunc_ln39, i7 1" [src/conv1.cpp:53]   --->   Operation 130 'add' 'add_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_198 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln38_27, i7 %add_ln53_5" [src/conv1.cpp:38]   --->   Operation 131 'bitconcatenate' 'tmp_198' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_299_cast = zext i14 %tmp_198" [src/conv1.cpp:38]   --->   Operation 132 'zext' 'tmp_299_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %tmp_299_cast" [src/conv1.cpp:38]   --->   Operation 133 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %tmp_299_cast" [src/conv1.cpp:38]   --->   Operation 134 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.76ns)   --->   "%add_ln51_1 = add i9 %zext_ln39, i9 2" [src/conv1.cpp:51]   --->   Operation 135 'add' 'add_ln51_1' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [13/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 136 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.76ns)   --->   "%add_ln53_224 = add i8 %select_ln38, i8 3" [src/conv1.cpp:53]   --->   Operation 137 'add' 'add_ln53_224' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 138 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 139 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 139 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 140 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 140 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 141 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 141 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.01032, void %V32.i.i24.i.i103.case.11033" [src/conv1.cpp:56]   --->   Operation 142 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.79ns)   --->   "%add_ln38 = add i11 %indvar_flatten_load, i11 1" [src/conv1.cpp:38]   --->   Operation 143 'add' 'add_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.38ns)   --->   "%select_ln38_18 = select i1 %icmp_ln38, i11 1, i11 %add_ln38" [src/conv1.cpp:38]   --->   Operation 144 'select' 'select_ln38_18' <Predicate = (!icmp_ln35)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln39 = store i14 %add_ln35_1, i14 %indvar_flatten307" [src/conv1.cpp:39]   --->   Operation 145 'store' 'store_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_2 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln39 = store i4 %select_ln35_1, i4 %o" [src/conv1.cpp:39]   --->   Operation 146 'store' 'store_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_2 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln39 = store i11 %select_ln38_18, i11 %indvar_flatten" [src/conv1.cpp:39]   --->   Operation 147 'store' 'store_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_2 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln39 = store i4 %select_ln38_9, i4 %r" [src/conv1.cpp:39]   --->   Operation 148 'store' 'store_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_2 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln39 = store i8 %add_ln53_224, i8 %col" [src/conv1.cpp:39]   --->   Operation 149 'store' 'store_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body104" [src/conv1.cpp:39]   --->   Operation 150 'br' 'br_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.88>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %add_ln35" [src/conv1.cpp:35]   --->   Operation 151 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.23ns)   --->   "%mul_ln35_1 = mul i9 %zext_ln35_1, i9 22" [src/conv1.cpp:35]   --->   Operation 152 'mul' 'mul_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln35_1, i32 6, i32 8" [src/conv1.cpp:35]   --->   Operation 153 'partselect' 'tmp_186' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%udiv_ln35_mid1_cast = zext i3 %tmp_186" [src/conv1.cpp:35]   --->   Operation 154 'zext' 'udiv_ln35_mid1_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.65ns)   --->   "%empty_322 = mul i10 %udiv_ln35_mid1_cast, i10 81" [src/conv1.cpp:35]   --->   Operation 155 'mul' 'empty_322' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%empty_323 = trunc i10 %empty_322" [src/conv1.cpp:35]   --->   Operation 156 'trunc' 'empty_323' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.76ns)   --->   "%add_ln51 = add i8 %select_ln38, i8 1" [src/conv1.cpp:51]   --->   Operation 157 'add' 'add_ln51' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln51, i32 7" [src/conv1.cpp:53]   --->   Operation 158 'bitselect' 'tmp_199' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.77ns)   --->   "%add_ln53_222 = add i7 %trunc_ln39, i7 2" [src/conv1.cpp:53]   --->   Operation 159 'add' 'add_ln53_222' <Predicate = (!icmp_ln35)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_201 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln38_27, i7 %add_ln53_222" [src/conv1.cpp:38]   --->   Operation 160 'bitconcatenate' 'tmp_201' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_301_cast = zext i14 %tmp_201" [src/conv1.cpp:38]   --->   Operation 161 'zext' 'tmp_301_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %tmp_301_cast" [src/conv1.cpp:38]   --->   Operation 162 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %tmp_301_cast" [src/conv1.cpp:38]   --->   Operation 163 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 164 [12/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 164 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.76ns)   --->   "%add_ln53_223 = add i9 %zext_ln39, i9 3" [src/conv1.cpp:53]   --->   Operation 165 'add' 'add_ln53_223' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [13/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 166 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 167 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 168 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 168 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 169 [1/1] (0.42ns)   --->   "%tmp_184 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618, i1 %tmp_197" [src/conv1.cpp:56]   --->   Operation 169 'mux' 'tmp_184' <Predicate = (!icmp_ln35)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 170 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 171 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 171 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 172 [1/1] (0.42ns)   --->   "%tmp_275 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124, i1 %tmp_199" [src/conv1.cpp:56]   --->   Operation 172 'mux' 'tmp_275' <Predicate = (!icmp_ln35)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 173 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 174 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 174 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01114, void %V32.i.i24.i.i103.1.case.11115" [src/conv1.cpp:56]   --->   Operation 175 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.11>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %select_ln38_9" [src/conv1.cpp:53]   --->   Operation 176 'zext' 'zext_ln53' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (1.65ns)   --->   "%mul_ln53_243 = mul i11 %zext_ln53, i11 88" [src/conv1.cpp:53]   --->   Operation 177 'mul' 'mul_ln53_243' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [12/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 178 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln53_22 = zext i8 %add_ln51" [src/conv1.cpp:53]   --->   Operation 179 'zext' 'zext_ln53_22' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (2.11ns)   --->   "%mul_ln53_251 = mul i17 %zext_ln53_22, i17 373" [src/conv1.cpp:53]   --->   Operation 180 'mul' 'mul_ln53_251' <Predicate = (!icmp_ln35)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln53_251, i32 15, i32 16" [src/conv1.cpp:53]   --->   Operation 181 'partselect' 'trunc_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.76ns)   --->   "%add_ln53_221 = add i8 %select_ln38, i8 2" [src/conv1.cpp:53]   --->   Operation 182 'add' 'add_ln53_221' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln53_221, i32 7" [src/conv1.cpp:53]   --->   Operation 183 'bitselect' 'tmp_202' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 184 [11/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 184 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [12/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 185 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 186 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_4 : Operation 187 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 187 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_4 : Operation 188 [1/1] (0.42ns)   --->   "%tmp_285 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68, i1 %tmp_202" [src/conv1.cpp:56]   --->   Operation 188 'mux' 'tmp_285' <Predicate = (!icmp_ln35)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 189 [11/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 189 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [10/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 190 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln53_33 = zext i9 %add_ln51_1" [src/conv1.cpp:53]   --->   Operation 191 'zext' 'zext_ln53_33' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (2.14ns)   --->   "%mul_ln53_252 = mul i19 %zext_ln53_33, i19 745" [src/conv1.cpp:53]   --->   Operation 192 'mul' 'mul_ln53_252' <Predicate = (!icmp_ln35)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln53_4 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln53_252, i32 16, i32 17" [src/conv1.cpp:53]   --->   Operation 193 'partselect' 'trunc_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 194 [11/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 194 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln53_44 = zext i9 %add_ln53_223" [src/conv1.cpp:53]   --->   Operation 195 'zext' 'zext_ln53_44' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (2.14ns)   --->   "%mul_ln53_253 = mul i19 %zext_ln53_44, i19 745" [src/conv1.cpp:53]   --->   Operation 196 'mul' 'mul_ln53_253' <Predicate = (!icmp_ln35)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln53_6 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln53_253, i32 16, i32 17" [src/conv1.cpp:53]   --->   Operation 197 'partselect' 'trunc_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.76ns)   --->   "%add_ln51_2 = add i9 %zext_ln39, i9 4" [src/conv1.cpp:51]   --->   Operation 198 'add' 'add_ln51_2' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [13/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 199 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.83>
ST_6 : Operation 200 [1/1] (0.79ns)   --->   "%indvars_iv_next1028 = add i4 %r_5, i4 1"   --->   Operation 200 'add' 'indvars_iv_next1028' <Predicate = (!icmp_ln38 & !and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_10)   --->   "%select_ln35_83 = select i1 %icmp_ln38, i4 1, i4 %indvars_iv_next1028" [src/conv1.cpp:35]   --->   Operation 201 'select' 'select_ln35_83' <Predicate = (!icmp_ln35 & !and_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.79ns)   --->   "%indvars_iv_next1028_mid1 = add i4 %select_ln35, i4 2" [src/conv1.cpp:35]   --->   Operation 202 'add' 'indvars_iv_next1028_mid1' <Predicate = (!icmp_ln35 & and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln38_10 = select i1 %and_ln35, i4 %indvars_iv_next1028_mid1, i4 %select_ln35_83" [src/conv1.cpp:38]   --->   Operation 203 'select' 'select_ln38_10' <Predicate = (!icmp_ln35)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i4 %select_ln38_10" [src/conv1.cpp:53]   --->   Operation 204 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (1.65ns)   --->   "%mul_ln53_244 = mul i11 %zext_ln53_1, i11 88" [src/conv1.cpp:53]   --->   Operation 205 'mul' 'mul_ln53_244' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [10/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 206 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [9/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 207 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [10/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 208 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [12/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 209 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln53_55 = zext i9 %add_ln51_2" [src/conv1.cpp:53]   --->   Operation 210 'zext' 'zext_ln53_55' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (2.14ns)   --->   "%mul_ln53_254 = mul i19 %zext_ln53_55, i19 745" [src/conv1.cpp:53]   --->   Operation 211 'mul' 'mul_ln53_254' <Predicate = (!icmp_ln35)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln53_8 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln53_254, i32 16, i32 17" [src/conv1.cpp:53]   --->   Operation 212 'partselect' 'trunc_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.76ns)   --->   "%add_ln51_3 = add i9 %zext_ln39, i9 5" [src/conv1.cpp:51]   --->   Operation 213 'add' 'add_ln51_3' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [13/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 214 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.14>
ST_7 : Operation 215 [12/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 215 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i8 %select_ln38" [src/conv1.cpp:39]   --->   Operation 216 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (2.11ns)   --->   "%mul_ln39 = mul i17 %zext_ln39_1, i17 373" [src/conv1.cpp:39]   --->   Operation 217 'mul' 'mul_ln39' <Predicate = (!icmp_ln35)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln39, i32 15, i32 16" [src/conv1.cpp:39]   --->   Operation 218 'partselect' 'trunc_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 219 [9/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 219 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [8/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 220 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [9/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 221 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [11/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 222 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [12/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 223 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln53_66 = zext i9 %add_ln51_3" [src/conv1.cpp:53]   --->   Operation 224 'zext' 'zext_ln53_66' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (2.14ns)   --->   "%mul_ln53_255 = mul i19 %zext_ln53_66, i19 745" [src/conv1.cpp:53]   --->   Operation 225 'mul' 'mul_ln53_255' <Predicate = (!icmp_ln35)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln53_s = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln53_255, i32 16, i32 17" [src/conv1.cpp:53]   --->   Operation 226 'partselect' 'trunc_ln53_s' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.90>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %r_5" [src/conv1.cpp:38]   --->   Operation 227 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.79ns)   --->   "%empty_314 = add i5 %zext_ln38, i5 2" [src/conv1.cpp:38]   --->   Operation 228 'add' 'empty_314' <Predicate = (!icmp_ln38 & !and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_11)   --->   "%select_ln35_84 = select i1 %icmp_ln38, i5 2, i5 %empty_314" [src/conv1.cpp:35]   --->   Operation 229 'select' 'select_ln35_84' <Predicate = (!icmp_ln35 & !and_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i4 %indvars_iv_next1028_dup" [src/conv1.cpp:38]   --->   Operation 230 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.79ns)   --->   "%p_mid1 = add i5 %zext_ln38_3, i5 2" [src/conv1.cpp:38]   --->   Operation 231 'add' 'p_mid1' <Predicate = (!icmp_ln35 & and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln38_11 = select i1 %and_ln35, i5 %p_mid1, i5 %select_ln35_84" [src/conv1.cpp:38]   --->   Operation 232 'select' 'select_ln38_11' <Predicate = (!icmp_ln35)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%select_ln38_41_cast = zext i5 %select_ln38_11" [src/conv1.cpp:38]   --->   Operation 233 'zext' 'select_ln38_41_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (1.65ns)   --->   "%mul_ln53_245 = mul i11 %select_ln38_41_cast, i11 88" [src/conv1.cpp:38]   --->   Operation 234 'mul' 'mul_ln53_245' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [11/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 235 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [8/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 236 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [7/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 237 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [8/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 238 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [10/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 239 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [11/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 240 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (0.76ns)   --->   "%add_ln51_4 = add i9 %zext_ln39, i9 6" [src/conv1.cpp:51]   --->   Operation 241 'add' 'add_ln51_4' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [13/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 242 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln53_77 = zext i9 %add_ln51_4" [src/conv1.cpp:53]   --->   Operation 243 'zext' 'zext_ln53_77' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (2.14ns)   --->   "%mul_ln53_256 = mul i19 %zext_ln53_77, i19 745" [src/conv1.cpp:53]   --->   Operation 244 'mul' 'mul_ln53_256' <Predicate = (!icmp_ln35)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln53_2 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln53_256, i32 16, i32 17" [src/conv1.cpp:53]   --->   Operation 245 'partselect' 'trunc_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.90>
ST_9 : Operation 246 [8/8] (0.78ns)   --->   "%urem_ln35 = urem i4 %o_2, i4 3" [src/conv1.cpp:35]   --->   Operation 246 'urem' 'urem_ln35' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.79ns)   --->   "%empty_315 = add i5 %zext_ln38, i5 3" [src/conv1.cpp:38]   --->   Operation 247 'add' 'empty_315' <Predicate = (!icmp_ln38 & !and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_12)   --->   "%select_ln35_85 = select i1 %icmp_ln38, i5 3, i5 %empty_315" [src/conv1.cpp:35]   --->   Operation 248 'select' 'select_ln35_85' <Predicate = (!icmp_ln35 & !and_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (0.79ns)   --->   "%p_mid18 = add i5 %zext_ln38_3, i5 3" [src/conv1.cpp:38]   --->   Operation 249 'add' 'p_mid18' <Predicate = (!icmp_ln35 & and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln38_12 = select i1 %and_ln35, i5 %p_mid18, i5 %select_ln35_85" [src/conv1.cpp:38]   --->   Operation 250 'select' 'select_ln38_12' <Predicate = (!icmp_ln35)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%select_ln38_42_cast = zext i5 %select_ln38_12" [src/conv1.cpp:38]   --->   Operation 251 'zext' 'select_ln38_42_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (1.65ns)   --->   "%mul_ln53_246 = mul i11 %select_ln38_42_cast, i11 88" [src/conv1.cpp:38]   --->   Operation 252 'mul' 'mul_ln53_246' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [10/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 253 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [7/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 254 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [6/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 255 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [7/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 256 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [9/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 257 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [10/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 258 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [12/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 259 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.76ns)   --->   "%add_ln51_5 = add i9 %zext_ln39, i9 7" [src/conv1.cpp:51]   --->   Operation 260 'add' 'add_ln51_5' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln53_88 = zext i9 %add_ln51_5" [src/conv1.cpp:53]   --->   Operation 261 'zext' 'zext_ln53_88' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (2.14ns)   --->   "%mul_ln53_257 = mul i19 %zext_ln53_88, i19 745" [src/conv1.cpp:53]   --->   Operation 262 'mul' 'mul_ln53_257' <Predicate = (!icmp_ln35)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln53_5 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln53_257, i32 16, i32 17" [src/conv1.cpp:53]   --->   Operation 263 'partselect' 'trunc_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.90>
ST_10 : Operation 264 [7/8] (0.78ns)   --->   "%urem_ln35 = urem i4 %o_2, i4 3" [src/conv1.cpp:35]   --->   Operation 264 'urem' 'urem_ln35' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [8/8] (0.78ns)   --->   "%urem_ln35_1 = urem i4 %add_ln35, i4 3" [src/conv1.cpp:35]   --->   Operation 265 'urem' 'urem_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [9/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 266 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [6/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 267 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [5/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 268 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [6/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 269 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [8/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 270 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [9/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 271 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [11/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 272 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/1] (0.76ns)   --->   "%add_ln51_6 = add i9 %zext_ln39, i9 8" [src/conv1.cpp:51]   --->   Operation 273 'add' 'add_ln51_6' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln53_99 = zext i9 %add_ln51_6" [src/conv1.cpp:53]   --->   Operation 274 'zext' 'zext_ln53_99' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (2.14ns)   --->   "%mul_ln53_258 = mul i19 %zext_ln53_99, i19 745" [src/conv1.cpp:53]   --->   Operation 275 'mul' 'mul_ln53_258' <Predicate = (!icmp_ln35)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln53_7 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln53_258, i32 16, i32 17" [src/conv1.cpp:53]   --->   Operation 276 'partselect' 'trunc_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.76ns)   --->   "%add_ln51_7 = add i9 %zext_ln39, i9 9" [src/conv1.cpp:51]   --->   Operation 277 'add' 'add_ln51_7' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln53_110 = zext i9 %add_ln51_7" [src/conv1.cpp:53]   --->   Operation 278 'zext' 'zext_ln53_110' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (2.14ns)   --->   "%mul_ln53_259 = mul i19 %zext_ln53_110, i19 745" [src/conv1.cpp:53]   --->   Operation 279 'mul' 'mul_ln53_259' <Predicate = (!icmp_ln35)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln53_9 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln53_259, i32 16, i32 17" [src/conv1.cpp:53]   --->   Operation 280 'partselect' 'trunc_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.90>
ST_11 : Operation 281 [6/8] (0.78ns)   --->   "%urem_ln35 = urem i4 %o_2, i4 3" [src/conv1.cpp:35]   --->   Operation 281 'urem' 'urem_ln35' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.79ns)   --->   "%empty_316 = add i5 %zext_ln38, i5 4" [src/conv1.cpp:38]   --->   Operation 282 'add' 'empty_316' <Predicate = (!icmp_ln38 & !and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [7/8] (0.78ns)   --->   "%urem_ln35_1 = urem i4 %add_ln35, i4 3" [src/conv1.cpp:35]   --->   Operation 283 'urem' 'urem_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_13)   --->   "%select_ln35_86 = select i1 %icmp_ln38, i5 4, i5 %empty_316" [src/conv1.cpp:35]   --->   Operation 284 'select' 'select_ln35_86' <Predicate = (!icmp_ln35 & !and_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.79ns)   --->   "%p_mid110 = add i5 %zext_ln38_3, i5 4" [src/conv1.cpp:38]   --->   Operation 285 'add' 'p_mid110' <Predicate = (!icmp_ln35 & and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln38_13 = select i1 %and_ln35, i5 %p_mid110, i5 %select_ln35_86" [src/conv1.cpp:38]   --->   Operation 286 'select' 'select_ln38_13' <Predicate = (!icmp_ln35)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%select_ln38_43_cast = zext i5 %select_ln38_13" [src/conv1.cpp:38]   --->   Operation 287 'zext' 'select_ln38_43_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (1.65ns)   --->   "%mul_ln53_247 = mul i11 %select_ln38_43_cast, i11 88" [src/conv1.cpp:38]   --->   Operation 288 'mul' 'mul_ln53_247' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [8/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 289 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [5/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 290 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [4/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 291 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [5/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 292 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [7/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 293 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [8/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 294 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [10/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 295 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [13/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 296 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.76ns)   --->   "%add_ln51_8 = add i9 %zext_ln39, i9 10" [src/conv1.cpp:51]   --->   Operation 297 'add' 'add_ln51_8' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln53_121 = zext i9 %add_ln51_8" [src/conv1.cpp:53]   --->   Operation 298 'zext' 'zext_ln53_121' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (2.14ns)   --->   "%mul_ln53_260 = mul i19 %zext_ln53_121, i19 745" [src/conv1.cpp:53]   --->   Operation 299 'mul' 'mul_ln53_260' <Predicate = (!icmp_ln35)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln53_3 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln53_260, i32 16, i32 17" [src/conv1.cpp:53]   --->   Operation 300 'partselect' 'trunc_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.86>
ST_12 : Operation 301 [5/8] (0.78ns)   --->   "%urem_ln35 = urem i4 %o_2, i4 3" [src/conv1.cpp:35]   --->   Operation 301 'urem' 'urem_ln35' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/1] (0.79ns)   --->   "%empty_317 = add i5 %zext_ln38, i5 5" [src/conv1.cpp:38]   --->   Operation 302 'add' 'empty_317' <Predicate = (!icmp_ln38 & !and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [1/1] (0.79ns)   --->   "%empty_318 = add i5 %zext_ln38, i5 6" [src/conv1.cpp:38]   --->   Operation 303 'add' 'empty_318' <Predicate = (!icmp_ln38 & !and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 304 [1/1] (0.79ns)   --->   "%empty_319 = add i5 %zext_ln38, i5 7" [src/conv1.cpp:38]   --->   Operation 304 'add' 'empty_319' <Predicate = (!icmp_ln38 & !and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.78ns)   --->   "%empty_320 = add i5 %zext_ln38, i5 8" [src/conv1.cpp:38]   --->   Operation 305 'add' 'empty_320' <Predicate = (!icmp_ln38 & !and_ln35)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [6/8] (0.78ns)   --->   "%urem_ln35_1 = urem i4 %add_ln35, i4 3" [src/conv1.cpp:35]   --->   Operation 306 'urem' 'urem_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_14)   --->   "%select_ln35_87 = select i1 %icmp_ln38, i5 5, i5 %empty_317" [src/conv1.cpp:35]   --->   Operation 307 'select' 'select_ln35_87' <Predicate = (!icmp_ln35 & !and_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_15)   --->   "%select_ln35_88 = select i1 %icmp_ln38, i5 6, i5 %empty_318" [src/conv1.cpp:35]   --->   Operation 308 'select' 'select_ln35_88' <Predicate = (!icmp_ln35 & !and_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_16)   --->   "%select_ln35_89 = select i1 %icmp_ln38, i5 7, i5 %empty_319" [src/conv1.cpp:35]   --->   Operation 309 'select' 'select_ln35_89' <Predicate = (!icmp_ln35 & !and_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_17)   --->   "%select_ln35_90 = select i1 %icmp_ln38, i5 8, i5 %empty_320" [src/conv1.cpp:35]   --->   Operation 310 'select' 'select_ln35_90' <Predicate = (!icmp_ln35 & !and_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (0.79ns)   --->   "%p_mid112 = add i5 %zext_ln38_3, i5 5" [src/conv1.cpp:38]   --->   Operation 311 'add' 'p_mid112' <Predicate = (!icmp_ln35 & and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln38_14 = select i1 %and_ln35, i5 %p_mid112, i5 %select_ln35_87" [src/conv1.cpp:38]   --->   Operation 312 'select' 'select_ln38_14' <Predicate = (!icmp_ln35)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%select_ln38_44_cast = zext i5 %select_ln38_14" [src/conv1.cpp:38]   --->   Operation 313 'zext' 'select_ln38_44_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (1.65ns)   --->   "%mul_ln53_248 = mul i11 %select_ln38_44_cast, i11 88" [src/conv1.cpp:38]   --->   Operation 314 'mul' 'mul_ln53_248' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.79ns)   --->   "%p_mid114 = add i5 %zext_ln38_3, i5 6" [src/conv1.cpp:38]   --->   Operation 315 'add' 'p_mid114' <Predicate = (!icmp_ln35 & and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln38_15 = select i1 %and_ln35, i5 %p_mid114, i5 %select_ln35_88" [src/conv1.cpp:38]   --->   Operation 316 'select' 'select_ln38_15' <Predicate = (!icmp_ln35)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%select_ln38_45_cast = zext i5 %select_ln38_15" [src/conv1.cpp:38]   --->   Operation 317 'zext' 'select_ln38_45_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (1.65ns)   --->   "%mul_ln53_249 = mul i11 %select_ln38_45_cast, i11 88" [src/conv1.cpp:38]   --->   Operation 318 'mul' 'mul_ln53_249' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/1] (0.79ns)   --->   "%p_mid116 = add i5 %zext_ln38_3, i5 7" [src/conv1.cpp:38]   --->   Operation 319 'add' 'p_mid116' <Predicate = (!icmp_ln35 & and_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln38_16 = select i1 %and_ln35, i5 %p_mid116, i5 %select_ln35_89" [src/conv1.cpp:38]   --->   Operation 320 'select' 'select_ln38_16' <Predicate = (!icmp_ln35)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 321 [1/1] (0.78ns)   --->   "%p_mid118 = add i5 %zext_ln38_3, i5 8" [src/conv1.cpp:38]   --->   Operation 321 'add' 'p_mid118' <Predicate = (!icmp_ln35 & and_ln35)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln38_17 = select i1 %and_ln35, i5 %p_mid118, i5 %select_ln35_90" [src/conv1.cpp:38]   --->   Operation 322 'select' 'select_ln38_17' <Predicate = (!icmp_ln35)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 323 [7/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 323 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [4/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 324 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [3/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 325 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [4/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 326 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [6/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 327 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [7/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 328 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [9/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 329 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [12/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 330 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 331 [13/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 331 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.89>
ST_13 : Operation 332 [4/8] (0.78ns)   --->   "%urem_ln35 = urem i4 %o_2, i4 3" [src/conv1.cpp:35]   --->   Operation 332 'urem' 'urem_ln35' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [5/8] (0.78ns)   --->   "%urem_ln35_1 = urem i4 %add_ln35, i4 3" [src/conv1.cpp:35]   --->   Operation 333 'urem' 'urem_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%select_ln38_46_cast = zext i5 %select_ln38_16" [src/conv1.cpp:38]   --->   Operation 334 'zext' 'select_ln38_46_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (1.65ns)   --->   "%mul_ln53_250 = mul i11 %select_ln38_46_cast, i11 88" [src/conv1.cpp:38]   --->   Operation 335 'mul' 'mul_ln53_250' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i5 %select_ln38_17" [src/conv1.cpp:38]   --->   Operation 336 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (1.65ns)   --->   "%mul_ln38 = mul i11 %zext_ln38_4, i11 88" [src/conv1.cpp:38]   --->   Operation 337 'mul' 'mul_ln38' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [6/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 338 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [3/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 339 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [2/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 340 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [3/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 341 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [5/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 342 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [6/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 343 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 344 [8/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 344 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 345 [11/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 345 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 346 [12/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 346 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 347 [13/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 347 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.56>
ST_14 : Operation 348 [3/8] (0.78ns)   --->   "%urem_ln35 = urem i4 %o_2, i4 3" [src/conv1.cpp:35]   --->   Operation 348 'urem' 'urem_ln35' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 349 [4/8] (0.78ns)   --->   "%urem_ln35_1 = urem i4 %add_ln35, i4 3" [src/conv1.cpp:35]   --->   Operation 349 'urem' 'urem_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 350 [5/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 350 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [2/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 351 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 352 [1/13] (1.53ns)   --->   "%urem_ln53_1 = urem i9 %add_ln51_1, i9 88" [src/conv1.cpp:53]   --->   Operation 352 'urem' 'urem_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln53_23 = zext i9 %urem_ln53_1" [src/conv1.cpp:53]   --->   Operation 353 'zext' 'zext_ln53_23' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.79ns)   --->   "%add_ln53_243 = add i11 %mul_ln53_243, i11 %zext_ln53_23" [src/conv1.cpp:53]   --->   Operation 354 'add' 'add_ln53_243' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln53_24 = zext i11 %add_ln53_243" [src/conv1.cpp:53]   --->   Operation 355 'zext' 'zext_ln53_24' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_24" [src/conv1.cpp:53]   --->   Operation 356 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.79ns)   --->   "%add_ln53_244 = add i11 %mul_ln53_244, i11 %zext_ln53_23" [src/conv1.cpp:53]   --->   Operation 357 'add' 'add_ln53_244' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln53_25 = zext i11 %add_ln53_244" [src/conv1.cpp:53]   --->   Operation 358 'zext' 'zext_ln53_25' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_25" [src/conv1.cpp:53]   --->   Operation 359 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_24" [src/conv1.cpp:53]   --->   Operation 360 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_25" [src/conv1.cpp:53]   --->   Operation 361 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_24" [src/conv1.cpp:53]   --->   Operation 362 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_25" [src/conv1.cpp:53]   --->   Operation 363 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 364 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407" [src/conv1.cpp:53]   --->   Operation 364 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 365 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416" [src/conv1.cpp:53]   --->   Operation 365 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 366 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425" [src/conv1.cpp:53]   --->   Operation 366 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 367 [2/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 367 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [4/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 368 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 369 [5/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 369 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 370 [7/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 370 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 371 [10/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 371 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 372 [11/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 372 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 373 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408" [src/conv1.cpp:53]   --->   Operation 373 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 374 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417" [src/conv1.cpp:53]   --->   Operation 374 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 375 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426" [src/conv1.cpp:53]   --->   Operation 375 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 376 [12/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 376 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 377 [13/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 377 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.92>
ST_15 : Operation 378 [2/8] (0.78ns)   --->   "%urem_ln35 = urem i4 %o_2, i4 3" [src/conv1.cpp:35]   --->   Operation 378 'urem' 'urem_ln35' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 379 [3/8] (0.78ns)   --->   "%urem_ln35_1 = urem i4 %add_ln35, i4 3" [src/conv1.cpp:35]   --->   Operation 379 'urem' 'urem_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 380 [4/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 380 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 381 [1/12] (1.89ns)   --->   "%urem_ln53 = urem i8 %add_ln51, i8 88" [src/conv1.cpp:53]   --->   Operation 381 'urem' 'urem_ln53' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln53_12 = zext i8 %urem_ln53" [src/conv1.cpp:53]   --->   Operation 382 'zext' 'zext_ln53_12' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (0.79ns)   --->   "%add_ln53_234 = add i11 %mul_ln53_243, i11 %zext_ln53_12" [src/conv1.cpp:53]   --->   Operation 383 'add' 'add_ln53_234' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln53_13 = zext i11 %add_ln53_234" [src/conv1.cpp:53]   --->   Operation 384 'zext' 'zext_ln53_13' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_13" [src/conv1.cpp:53]   --->   Operation 385 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_13" [src/conv1.cpp:53]   --->   Operation 386 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_13" [src/conv1.cpp:53]   --->   Operation 387 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 388 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375" [src/conv1.cpp:53]   --->   Operation 388 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 389 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384" [src/conv1.cpp:53]   --->   Operation 389 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 390 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393" [src/conv1.cpp:53]   --->   Operation 390 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 391 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407" [src/conv1.cpp:53]   --->   Operation 391 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 392 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416" [src/conv1.cpp:53]   --->   Operation 392 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 393 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425" [src/conv1.cpp:53]   --->   Operation 393 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 394 [1/1] (0.47ns)   --->   "%tmp_177 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436, i2 %trunc_ln53_4" [src/conv1.cpp:53]   --->   Operation 394 'mux' 'tmp_177' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 395 [1/13] (1.53ns)   --->   "%urem_ln53_2 = urem i9 %add_ln53_223, i9 88" [src/conv1.cpp:53]   --->   Operation 395 'urem' 'urem_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln53_34 = zext i9 %urem_ln53_2" [src/conv1.cpp:53]   --->   Operation 396 'zext' 'zext_ln53_34' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 397 [1/1] (0.79ns)   --->   "%add_ln53_252 = add i11 %mul_ln53_243, i11 %zext_ln53_34" [src/conv1.cpp:53]   --->   Operation 397 'add' 'add_ln53_252' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln53_35 = zext i11 %add_ln53_252" [src/conv1.cpp:53]   --->   Operation 398 'zext' 'zext_ln53_35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_35" [src/conv1.cpp:53]   --->   Operation 399 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_35" [src/conv1.cpp:53]   --->   Operation 400 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_35" [src/conv1.cpp:53]   --->   Operation 401 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 402 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437" [src/conv1.cpp:53]   --->   Operation 402 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 403 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446" [src/conv1.cpp:53]   --->   Operation 403 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 404 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455" [src/conv1.cpp:53]   --->   Operation 404 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 405 [3/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 405 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 406 [4/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 406 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 407 [6/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 407 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 408 [9/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 408 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 409 [10/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 409 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 410 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408" [src/conv1.cpp:53]   --->   Operation 410 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 411 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417" [src/conv1.cpp:53]   --->   Operation 411 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 412 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426" [src/conv1.cpp:53]   --->   Operation 412 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 413 [1/1] (0.47ns)   --->   "%tmp_189 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322, i2 %trunc_ln53_4" [src/conv1.cpp:53]   --->   Operation 413 'mux' 'tmp_189' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 414 [11/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 414 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 415 [12/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 415 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.03>
ST_16 : Operation 416 [1/8] (0.78ns)   --->   "%urem_ln35 = urem i4 %o_2, i4 3" [src/conv1.cpp:35]   --->   Operation 416 'urem' 'urem_ln35' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i2 %urem_ln35" [src/conv1.cpp:35]   --->   Operation 417 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 418 [2/8] (0.78ns)   --->   "%urem_ln35_1 = urem i4 %add_ln35, i4 3" [src/conv1.cpp:35]   --->   Operation 418 'urem' 'urem_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 419 [3/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 419 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 420 [1/1] (0.79ns)   --->   "%add_ln53_235 = add i11 %mul_ln53_244, i11 %zext_ln53_12" [src/conv1.cpp:53]   --->   Operation 420 'add' 'add_ln53_235' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln53_14 = zext i11 %add_ln53_235" [src/conv1.cpp:53]   --->   Operation 421 'zext' 'zext_ln53_14' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_14" [src/conv1.cpp:53]   --->   Operation 422 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_16 : Operation 423 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_14" [src/conv1.cpp:53]   --->   Operation 423 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_14" [src/conv1.cpp:53]   --->   Operation 424 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_16 : Operation 425 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375" [src/conv1.cpp:53]   --->   Operation 425 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 426 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384" [src/conv1.cpp:53]   --->   Operation 426 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 427 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393" [src/conv1.cpp:53]   --->   Operation 427 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 428 [1/1] (0.47ns)   --->   "%tmp_176 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404, i2 %trunc_ln53_1" [src/conv1.cpp:53]   --->   Operation 428 'mux' 'tmp_176' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 429 [1/1] (0.79ns)   --->   "%add_ln53_253 = add i11 %mul_ln53_244, i11 %zext_ln53_34" [src/conv1.cpp:53]   --->   Operation 429 'add' 'add_ln53_253' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln53_36 = zext i11 %add_ln53_253" [src/conv1.cpp:53]   --->   Operation 430 'zext' 'zext_ln53_36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_16 : Operation 431 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_36" [src/conv1.cpp:53]   --->   Operation 431 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_16 : Operation 432 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_36" [src/conv1.cpp:53]   --->   Operation 432 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_16 : Operation 433 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_36" [src/conv1.cpp:53]   --->   Operation 433 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_16 : Operation 434 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437" [src/conv1.cpp:53]   --->   Operation 434 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 435 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446" [src/conv1.cpp:53]   --->   Operation 435 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 436 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455" [src/conv1.cpp:53]   --->   Operation 436 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 437 [1/1] (0.47ns)   --->   "%tmp_178 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466, i2 %trunc_ln53_6" [src/conv1.cpp:53]   --->   Operation 437 'mux' 'tmp_178' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 438 [2/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 438 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 439 [3/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 439 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 440 [5/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 440 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 441 [8/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 441 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [9/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 442 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 443 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376" [src/conv1.cpp:53]   --->   Operation 443 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 444 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385" [src/conv1.cpp:53]   --->   Operation 444 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 445 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394" [src/conv1.cpp:53]   --->   Operation 445 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 446 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438" [src/conv1.cpp:53]   --->   Operation 446 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 447 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447" [src/conv1.cpp:53]   --->   Operation 447 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 448 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456" [src/conv1.cpp:53]   --->   Operation 448 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 449 [10/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 449 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 450 [11/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 450 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.56>
ST_17 : Operation 451 [1/1] (0.76ns)   --->   "%empty_234 = add i8 %empty_233, i8 1" [src/conv1.cpp:35]   --->   Operation 451 'add' 'empty_234' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 452 [1/1] (0.00ns)   --->   "%p_cast5 = zext i8 %empty_234" [src/conv1.cpp:35]   --->   Operation 452 'zext' 'p_cast5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 453 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast5" [src/conv1.cpp:35]   --->   Operation 453 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 454 [1/1] (0.76ns)   --->   "%empty_235 = add i8 %empty_233, i8 2" [src/conv1.cpp:35]   --->   Operation 454 'add' 'empty_235' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 455 [1/1] (0.00ns)   --->   "%p_cast6 = zext i8 %empty_235" [src/conv1.cpp:35]   --->   Operation 455 'zext' 'p_cast6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 456 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast6" [src/conv1.cpp:35]   --->   Operation 456 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 457 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast5" [src/conv1.cpp:35]   --->   Operation 457 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 458 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast6" [src/conv1.cpp:35]   --->   Operation 458 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 459 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast5" [src/conv1.cpp:35]   --->   Operation 459 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 460 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast6" [src/conv1.cpp:35]   --->   Operation 460 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 461 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4" [src/conv1.cpp:35]   --->   Operation 461 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 462 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85" [src/conv1.cpp:35]   --->   Operation 462 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 463 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166" [src/conv1.cpp:35]   --->   Operation 463 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 464 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5" [src/conv1.cpp:35]   --->   Operation 464 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 465 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86" [src/conv1.cpp:35]   --->   Operation 465 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 466 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167" [src/conv1.cpp:35]   --->   Operation 466 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 467 [1/8] (0.78ns)   --->   "%urem_ln35_1 = urem i4 %add_ln35, i4 3" [src/conv1.cpp:35]   --->   Operation 467 'urem' 'urem_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i2 %urem_ln35_1" [src/conv1.cpp:35]   --->   Operation 468 'trunc' 'trunc_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 469 [2/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 469 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 470 [1/13] (1.53ns)   --->   "%urem_ln53_3 = urem i9 %add_ln51_2, i9 88" [src/conv1.cpp:53]   --->   Operation 470 'urem' 'urem_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln53_45 = zext i9 %urem_ln53_3" [src/conv1.cpp:53]   --->   Operation 471 'zext' 'zext_ln53_45' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 472 [1/1] (0.79ns)   --->   "%add_ln53_261 = add i11 %mul_ln53_243, i11 %zext_ln53_45" [src/conv1.cpp:53]   --->   Operation 472 'add' 'add_ln53_261' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln53_46 = zext i11 %add_ln53_261" [src/conv1.cpp:53]   --->   Operation 473 'zext' 'zext_ln53_46' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 474 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_46" [src/conv1.cpp:53]   --->   Operation 474 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 475 [1/1] (0.79ns)   --->   "%add_ln53_262 = add i11 %mul_ln53_244, i11 %zext_ln53_45" [src/conv1.cpp:53]   --->   Operation 475 'add' 'add_ln53_262' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln53_47 = zext i11 %add_ln53_262" [src/conv1.cpp:53]   --->   Operation 476 'zext' 'zext_ln53_47' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 477 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_47" [src/conv1.cpp:53]   --->   Operation 477 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 478 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_46" [src/conv1.cpp:53]   --->   Operation 478 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 479 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_47" [src/conv1.cpp:53]   --->   Operation 479 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 480 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_46" [src/conv1.cpp:53]   --->   Operation 480 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 481 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_47" [src/conv1.cpp:53]   --->   Operation 481 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 482 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467" [src/conv1.cpp:53]   --->   Operation 482 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 483 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476" [src/conv1.cpp:53]   --->   Operation 483 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 484 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485" [src/conv1.cpp:53]   --->   Operation 484 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 485 [2/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 485 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 486 [4/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 486 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 487 [7/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 487 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 488 [8/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 488 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 489 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376" [src/conv1.cpp:53]   --->   Operation 489 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 490 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385" [src/conv1.cpp:53]   --->   Operation 490 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 491 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394" [src/conv1.cpp:53]   --->   Operation 491 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 492 [1/1] (0.47ns)   --->   "%tmp_188 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319, i2 %trunc_ln53_1" [src/conv1.cpp:53]   --->   Operation 492 'mux' 'tmp_188' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 493 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438" [src/conv1.cpp:53]   --->   Operation 493 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 494 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447" [src/conv1.cpp:53]   --->   Operation 494 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 495 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456" [src/conv1.cpp:53]   --->   Operation 495 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 496 [1/1] (0.47ns)   --->   "%tmp_190 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325, i2 %trunc_ln53_6" [src/conv1.cpp:53]   --->   Operation 496 'mux' 'tmp_190' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 497 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468" [src/conv1.cpp:53]   --->   Operation 497 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 498 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477" [src/conv1.cpp:53]   --->   Operation 498 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 499 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486" [src/conv1.cpp:53]   --->   Operation 499 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 500 [9/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 500 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 501 [10/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 501 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.92>
ST_18 : Operation 502 [1/1] (0.00ns)   --->   "%p_cast4 = zext i10 %empty" [src/conv1.cpp:35]   --->   Operation 502 'zext' 'p_cast4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 503 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast4" [src/conv1.cpp:35]   --->   Operation 503 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 504 [1/1] (0.76ns)   --->   "%empty_236 = add i8 %empty_233, i8 3" [src/conv1.cpp:35]   --->   Operation 504 'add' 'empty_236' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 505 [1/1] (0.00ns)   --->   "%p_cast7 = zext i8 %empty_236" [src/conv1.cpp:35]   --->   Operation 505 'zext' 'p_cast7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 506 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast7" [src/conv1.cpp:35]   --->   Operation 506 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 507 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast4" [src/conv1.cpp:35]   --->   Operation 507 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 508 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast7" [src/conv1.cpp:35]   --->   Operation 508 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 509 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast4" [src/conv1.cpp:35]   --->   Operation 509 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 510 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast7" [src/conv1.cpp:35]   --->   Operation 510 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 511 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3" [src/conv1.cpp:35]   --->   Operation 511 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 512 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84" [src/conv1.cpp:35]   --->   Operation 512 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 513 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165" [src/conv1.cpp:35]   --->   Operation 513 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 514 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4" [src/conv1.cpp:35]   --->   Operation 514 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 515 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85" [src/conv1.cpp:35]   --->   Operation 515 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 516 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166" [src/conv1.cpp:35]   --->   Operation 516 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 517 [1/1] (0.47ns)   --->   "%tmp_s = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 517 'mux' 'tmp_s' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 518 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5" [src/conv1.cpp:35]   --->   Operation 518 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 519 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86" [src/conv1.cpp:35]   --->   Operation 519 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 520 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167" [src/conv1.cpp:35]   --->   Operation 520 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 521 [1/1] (0.47ns)   --->   "%tmp_96 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 521 'mux' 'tmp_96' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 522 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6" [src/conv1.cpp:35]   --->   Operation 522 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 523 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87" [src/conv1.cpp:35]   --->   Operation 523 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 524 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168" [src/conv1.cpp:35]   --->   Operation 524 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 525 [1/1] (0.76ns)   --->   "%empty_324 = add i8 %empty_323, i8 1" [src/conv1.cpp:35]   --->   Operation 525 'add' 'empty_324' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 526 [1/1] (0.00ns)   --->   "%p_cast92 = zext i8 %empty_324" [src/conv1.cpp:35]   --->   Operation 526 'zext' 'p_cast92' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 527 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast92" [src/conv1.cpp:35]   --->   Operation 527 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 528 [1/1] (0.76ns)   --->   "%empty_325 = add i8 %empty_323, i8 2" [src/conv1.cpp:35]   --->   Operation 528 'add' 'empty_325' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 529 [1/1] (0.00ns)   --->   "%p_cast93 = zext i8 %empty_325" [src/conv1.cpp:35]   --->   Operation 529 'zext' 'p_cast93' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 530 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast93" [src/conv1.cpp:35]   --->   Operation 530 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 531 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast92" [src/conv1.cpp:35]   --->   Operation 531 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 532 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast93" [src/conv1.cpp:35]   --->   Operation 532 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 533 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast92" [src/conv1.cpp:35]   --->   Operation 533 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 534 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast93" [src/conv1.cpp:35]   --->   Operation 534 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 535 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_735 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490" [src/conv1.cpp:35]   --->   Operation 535 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_735' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 536 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_736 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571" [src/conv1.cpp:35]   --->   Operation 536 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_736' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 537 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_737 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652" [src/conv1.cpp:35]   --->   Operation 537 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_737' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 538 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_738 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491" [src/conv1.cpp:35]   --->   Operation 538 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_738' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 539 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_739 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572" [src/conv1.cpp:35]   --->   Operation 539 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_739' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 540 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_740 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653" [src/conv1.cpp:35]   --->   Operation 540 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_740' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 541 [1/12] (1.89ns)   --->   "%urem_ln39 = urem i8 %select_ln38, i8 88" [src/conv1.cpp:39]   --->   Operation 541 'urem' 'urem_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i8 %urem_ln39" [src/conv1.cpp:53]   --->   Operation 542 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_18 : Operation 543 [1/1] (0.79ns)   --->   "%add_ln53_225 = add i11 %mul_ln53_243, i11 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 543 'add' 'add_ln53_225' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i11 %add_ln53_225" [src/conv1.cpp:53]   --->   Operation 544 'zext' 'zext_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_18 : Operation 545 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_3" [src/conv1.cpp:53]   --->   Operation 545 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_18 : Operation 546 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_3" [src/conv1.cpp:53]   --->   Operation 546 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_18 : Operation 547 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_3" [src/conv1.cpp:53]   --->   Operation 547 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_18 : Operation 548 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341" [src/conv1.cpp:53]   --->   Operation 548 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 549 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350" [src/conv1.cpp:53]   --->   Operation 549 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 550 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359" [src/conv1.cpp:53]   --->   Operation 550 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 551 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467" [src/conv1.cpp:53]   --->   Operation 551 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 552 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476" [src/conv1.cpp:53]   --->   Operation 552 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 553 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485" [src/conv1.cpp:53]   --->   Operation 553 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 554 [1/1] (0.47ns)   --->   "%tmp_179 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496, i2 %trunc_ln53_8" [src/conv1.cpp:53]   --->   Operation 554 'mux' 'tmp_179' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 555 [1/13] (1.53ns)   --->   "%urem_ln53_4 = urem i9 %add_ln51_3, i9 88" [src/conv1.cpp:53]   --->   Operation 555 'urem' 'urem_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln53_56 = zext i9 %urem_ln53_4" [src/conv1.cpp:53]   --->   Operation 556 'zext' 'zext_ln53_56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_18 : Operation 557 [1/1] (0.79ns)   --->   "%add_ln53_270 = add i11 %mul_ln53_243, i11 %zext_ln53_56" [src/conv1.cpp:53]   --->   Operation 557 'add' 'add_ln53_270' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln53_57 = zext i11 %add_ln53_270" [src/conv1.cpp:53]   --->   Operation 558 'zext' 'zext_ln53_57' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_18 : Operation 559 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_57" [src/conv1.cpp:53]   --->   Operation 559 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_18 : Operation 560 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_57" [src/conv1.cpp:53]   --->   Operation 560 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_18 : Operation 561 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_57" [src/conv1.cpp:53]   --->   Operation 561 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_18 : Operation 562 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497" [src/conv1.cpp:53]   --->   Operation 562 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 563 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506" [src/conv1.cpp:53]   --->   Operation 563 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 564 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515" [src/conv1.cpp:53]   --->   Operation 564 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 565 [3/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 565 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 566 [6/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 566 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 567 [7/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 567 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 568 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468" [src/conv1.cpp:53]   --->   Operation 568 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 569 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477" [src/conv1.cpp:53]   --->   Operation 569 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 570 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486" [src/conv1.cpp:53]   --->   Operation 570 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 571 [1/1] (0.47ns)   --->   "%tmp_191 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328, i2 %trunc_ln53_8" [src/conv1.cpp:53]   --->   Operation 571 'mux' 'tmp_191' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 572 [8/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 572 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 573 [9/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 573 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.52>
ST_19 : Operation 574 [1/1] (0.76ns)   --->   "%empty_237 = add i8 %empty_233, i8 4" [src/conv1.cpp:35]   --->   Operation 574 'add' 'empty_237' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 575 [1/1] (0.00ns)   --->   "%p_cast8 = zext i8 %empty_237" [src/conv1.cpp:35]   --->   Operation 575 'zext' 'p_cast8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 576 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast8" [src/conv1.cpp:35]   --->   Operation 576 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 577 [1/1] (0.76ns)   --->   "%empty_243 = add i8 %empty_233, i8 10" [src/conv1.cpp:35]   --->   Operation 577 'add' 'empty_243' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 578 [1/1] (0.00ns)   --->   "%p_cast14 = zext i8 %empty_243" [src/conv1.cpp:35]   --->   Operation 578 'zext' 'p_cast14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 579 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast14" [src/conv1.cpp:35]   --->   Operation 579 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 580 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast8" [src/conv1.cpp:35]   --->   Operation 580 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 581 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast14" [src/conv1.cpp:35]   --->   Operation 581 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 582 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast8" [src/conv1.cpp:35]   --->   Operation 582 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 583 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast14" [src/conv1.cpp:35]   --->   Operation 583 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 584 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3" [src/conv1.cpp:35]   --->   Operation 584 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 585 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84" [src/conv1.cpp:35]   --->   Operation 585 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 586 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165" [src/conv1.cpp:35]   --->   Operation 586 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 587 [1/1] (0.47ns)   --->   "%tmp = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 587 'mux' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 588 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6" [src/conv1.cpp:35]   --->   Operation 588 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 589 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87" [src/conv1.cpp:35]   --->   Operation 589 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 590 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168" [src/conv1.cpp:35]   --->   Operation 590 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 591 [1/1] (0.47ns)   --->   "%tmp_97 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 591 'mux' 'tmp_97' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 592 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7" [src/conv1.cpp:35]   --->   Operation 592 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 593 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88" [src/conv1.cpp:35]   --->   Operation 593 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 594 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169" [src/conv1.cpp:35]   --->   Operation 594 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 595 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13" [src/conv1.cpp:35]   --->   Operation 595 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 596 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94" [src/conv1.cpp:35]   --->   Operation 596 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 597 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175" [src/conv1.cpp:35]   --->   Operation 597 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 598 [1/1] (0.00ns)   --->   "%p_cast91 = zext i10 %empty_322" [src/conv1.cpp:35]   --->   Operation 598 'zext' 'p_cast91' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast91" [src/conv1.cpp:35]   --->   Operation 599 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (0.76ns)   --->   "%empty_326 = add i8 %empty_323, i8 3" [src/conv1.cpp:35]   --->   Operation 600 'add' 'empty_326' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 601 [1/1] (0.00ns)   --->   "%p_cast94 = zext i8 %empty_326" [src/conv1.cpp:35]   --->   Operation 601 'zext' 'p_cast94' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 602 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast94" [src/conv1.cpp:35]   --->   Operation 602 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 603 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast91" [src/conv1.cpp:35]   --->   Operation 603 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 604 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast94" [src/conv1.cpp:35]   --->   Operation 604 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 605 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast91" [src/conv1.cpp:35]   --->   Operation 605 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 606 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_654 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast94" [src/conv1.cpp:35]   --->   Operation 606 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_654' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 607 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_732 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489" [src/conv1.cpp:35]   --->   Operation 607 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_732' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 608 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_733 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570" [src/conv1.cpp:35]   --->   Operation 608 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_733' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 609 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_734 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651" [src/conv1.cpp:35]   --->   Operation 609 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_734' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 610 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_735 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490" [src/conv1.cpp:35]   --->   Operation 610 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_735' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 611 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_736 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571" [src/conv1.cpp:35]   --->   Operation 611 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_736' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 612 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_737 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652" [src/conv1.cpp:35]   --->   Operation 612 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_737' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 613 [1/1] (0.47ns)   --->   "%tmp_mid1_404 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_735, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_736, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_737, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 613 'mux' 'tmp_mid1_404' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 614 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_738 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491" [src/conv1.cpp:35]   --->   Operation 614 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_738' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 615 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_739 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572" [src/conv1.cpp:35]   --->   Operation 615 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_739' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 616 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_740 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653" [src/conv1.cpp:35]   --->   Operation 616 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_740' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 617 [1/1] (0.47ns)   --->   "%tmp_96_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_738, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_739, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_740, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 617 'mux' 'tmp_96_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 618 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_741 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492" [src/conv1.cpp:35]   --->   Operation 618 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_741' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 619 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_742 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573" [src/conv1.cpp:35]   --->   Operation 619 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_742' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 620 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_743 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_654" [src/conv1.cpp:35]   --->   Operation 620 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_743' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 621 [1/1] (0.37ns)   --->   "%select_ln35_3 = select i1 %icmp_ln38, i12 %tmp_mid1_404, i12 %tmp_s" [src/conv1.cpp:35]   --->   Operation 621 'select' 'select_ln35_3' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i12 %select_ln35_3" [src/conv1.cpp:35]   --->   Operation 622 'sext' 'sext_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 623 [1/1] (0.37ns)   --->   "%select_ln35_4 = select i1 %icmp_ln38, i12 %tmp_96_mid1, i12 %tmp_96" [src/conv1.cpp:35]   --->   Operation 623 'select' 'select_ln35_4' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 624 [1/1] (0.79ns)   --->   "%add_ln53_226 = add i11 %mul_ln53_244, i11 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 624 'add' 'add_ln53_226' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln53_4 = zext i11 %add_ln53_226" [src/conv1.cpp:53]   --->   Operation 625 'zext' 'zext_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 626 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_4" [src/conv1.cpp:53]   --->   Operation 626 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 627 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_4" [src/conv1.cpp:53]   --->   Operation 627 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 628 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_4" [src/conv1.cpp:53]   --->   Operation 628 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 629 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341" [src/conv1.cpp:53]   --->   Operation 629 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 630 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350" [src/conv1.cpp:53]   --->   Operation 630 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 631 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359" [src/conv1.cpp:53]   --->   Operation 631 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 632 [1/1] (0.47ns)   --->   "%tmp_175 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372, i2 %trunc_ln" [src/conv1.cpp:53]   --->   Operation 632 'mux' 'tmp_175' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 633 [1/1] (0.79ns)   --->   "%add_ln53_236 = add i11 %mul_ln53_245, i11 %zext_ln53_12" [src/conv1.cpp:53]   --->   Operation 633 'add' 'add_ln53_236' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln53_15 = zext i11 %add_ln53_236" [src/conv1.cpp:53]   --->   Operation 634 'zext' 'zext_ln53_15' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 635 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_15" [src/conv1.cpp:53]   --->   Operation 635 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 636 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_15" [src/conv1.cpp:53]   --->   Operation 636 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 637 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_15" [src/conv1.cpp:53]   --->   Operation 637 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i24 %tmp_176" [src/conv1.cpp:53]   --->   Operation 638 'sext' 'sext_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 639 [3/3] (0.99ns) (grouped into DSP with root node add_ln53)   --->   "%mul_ln53_1 = mul i35 %sext_ln53_1, i35 %sext_ln35_1" [src/conv1.cpp:53]   --->   Operation 639 'mul' 'mul_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln53_2 = sext i24 %tmp_177" [src/conv1.cpp:53]   --->   Operation 640 'sext' 'sext_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln53_3 = sext i24 %tmp_178" [src/conv1.cpp:53]   --->   Operation 641 'sext' 'sext_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 642 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497" [src/conv1.cpp:53]   --->   Operation 642 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 643 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506" [src/conv1.cpp:53]   --->   Operation 643 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 644 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515" [src/conv1.cpp:53]   --->   Operation 644 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 645 [1/1] (0.47ns)   --->   "%tmp_180 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526, i2 %trunc_ln53_s" [src/conv1.cpp:53]   --->   Operation 645 'mux' 'tmp_180' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 646 [2/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 646 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 647 [5/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 647 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 648 [6/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 648 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 649 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342" [src/conv1.cpp:53]   --->   Operation 649 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 650 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351" [src/conv1.cpp:53]   --->   Operation 650 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 651 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360" [src/conv1.cpp:53]   --->   Operation 651 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 652 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377" [src/conv1.cpp:53]   --->   Operation 652 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 653 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386" [src/conv1.cpp:53]   --->   Operation 653 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 654 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395" [src/conv1.cpp:53]   --->   Operation 654 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 655 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_77)   --->   "%mul_ln53_82 = mul i35 %sext_ln53_2, i35 %sext_ln35_1" [src/conv1.cpp:53]   --->   Operation 655 'mul' 'mul_ln53_82' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 656 [7/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 656 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 657 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_149)   --->   "%mul_ln53_163 = mul i35 %sext_ln53_3, i35 %sext_ln35_1" [src/conv1.cpp:53]   --->   Operation 657 'mul' 'mul_ln53_163' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 658 [8/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 658 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.49>
ST_20 : Operation 659 [1/1] (0.76ns)   --->   "%empty_238 = add i8 %empty_233, i8 5" [src/conv1.cpp:35]   --->   Operation 659 'add' 'empty_238' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 660 [1/1] (0.00ns)   --->   "%p_cast9 = zext i8 %empty_238" [src/conv1.cpp:35]   --->   Operation 660 'zext' 'p_cast9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 661 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast9" [src/conv1.cpp:35]   --->   Operation 661 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 662 [1/1] (0.76ns)   --->   "%empty_244 = add i8 %empty_233, i8 11" [src/conv1.cpp:35]   --->   Operation 662 'add' 'empty_244' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 663 [1/1] (0.00ns)   --->   "%p_cast15 = zext i8 %empty_244" [src/conv1.cpp:35]   --->   Operation 663 'zext' 'p_cast15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 664 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast15" [src/conv1.cpp:35]   --->   Operation 664 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 665 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast9" [src/conv1.cpp:35]   --->   Operation 665 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 666 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast15" [src/conv1.cpp:35]   --->   Operation 666 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 667 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast9" [src/conv1.cpp:35]   --->   Operation 667 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 668 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast15" [src/conv1.cpp:35]   --->   Operation 668 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 669 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7" [src/conv1.cpp:35]   --->   Operation 669 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 670 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88" [src/conv1.cpp:35]   --->   Operation 670 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 671 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169" [src/conv1.cpp:35]   --->   Operation 671 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 672 [1/1] (0.47ns)   --->   "%tmp_98 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 672 'mux' 'tmp_98' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 673 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8" [src/conv1.cpp:35]   --->   Operation 673 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 674 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89" [src/conv1.cpp:35]   --->   Operation 674 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 675 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170" [src/conv1.cpp:35]   --->   Operation 675 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 676 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13" [src/conv1.cpp:35]   --->   Operation 676 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 677 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94" [src/conv1.cpp:35]   --->   Operation 677 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 678 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175" [src/conv1.cpp:35]   --->   Operation 678 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 679 [1/1] (0.47ns)   --->   "%tmp_104 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 679 'mux' 'tmp_104' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 680 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14" [src/conv1.cpp:35]   --->   Operation 680 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 681 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95" [src/conv1.cpp:35]   --->   Operation 681 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 682 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176" [src/conv1.cpp:35]   --->   Operation 682 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 683 [1/1] (0.76ns)   --->   "%empty_327 = add i8 %empty_323, i8 4" [src/conv1.cpp:35]   --->   Operation 683 'add' 'empty_327' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 684 [1/1] (0.00ns)   --->   "%p_cast95 = zext i8 %empty_327" [src/conv1.cpp:35]   --->   Operation 684 'zext' 'p_cast95' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 685 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast95" [src/conv1.cpp:35]   --->   Operation 685 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 686 [1/1] (0.76ns)   --->   "%empty_333 = add i8 %empty_323, i8 10" [src/conv1.cpp:35]   --->   Operation 686 'add' 'empty_333' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 687 [1/1] (0.00ns)   --->   "%p_cast101 = zext i8 %empty_333" [src/conv1.cpp:35]   --->   Operation 687 'zext' 'p_cast101' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 688 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast101" [src/conv1.cpp:35]   --->   Operation 688 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 689 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast95" [src/conv1.cpp:35]   --->   Operation 689 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 690 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast101" [src/conv1.cpp:35]   --->   Operation 690 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 691 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_655 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast95" [src/conv1.cpp:35]   --->   Operation 691 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_655' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 692 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_661 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast101" [src/conv1.cpp:35]   --->   Operation 692 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_661' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 693 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_732 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489" [src/conv1.cpp:35]   --->   Operation 693 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_732' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 694 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_733 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570" [src/conv1.cpp:35]   --->   Operation 694 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_733' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 695 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_734 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651" [src/conv1.cpp:35]   --->   Operation 695 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_734' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 696 [1/1] (0.47ns)   --->   "%tmp_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_732, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_733, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_734, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 696 'mux' 'tmp_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 697 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_741 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492" [src/conv1.cpp:35]   --->   Operation 697 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_741' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 698 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_742 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573" [src/conv1.cpp:35]   --->   Operation 698 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_742' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 699 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_743 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_654" [src/conv1.cpp:35]   --->   Operation 699 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_743' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 700 [1/1] (0.47ns)   --->   "%tmp_97_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_741, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_742, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_743, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 700 'mux' 'tmp_97_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 701 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_744 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493" [src/conv1.cpp:35]   --->   Operation 701 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_744' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 702 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_745 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574" [src/conv1.cpp:35]   --->   Operation 702 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_745' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 703 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_746 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_655" [src/conv1.cpp:35]   --->   Operation 703 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_746' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 704 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_762 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499" [src/conv1.cpp:35]   --->   Operation 704 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_762' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 705 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_763 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580" [src/conv1.cpp:35]   --->   Operation 705 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_763' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 706 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_764 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_661" [src/conv1.cpp:35]   --->   Operation 706 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_764' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 707 [1/1] (0.37ns)   --->   "%select_ln35_2 = select i1 %icmp_ln38, i12 %tmp_mid1, i12 %tmp" [src/conv1.cpp:35]   --->   Operation 707 'select' 'select_ln35_2' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i12 %select_ln35_2" [src/conv1.cpp:35]   --->   Operation 708 'sext' 'sext_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i12 %select_ln35_4" [src/conv1.cpp:35]   --->   Operation 709 'sext' 'sext_ln35_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 710 [1/1] (0.37ns)   --->   "%select_ln35_5 = select i1 %icmp_ln38, i12 %tmp_97_mid1, i12 %tmp_97" [src/conv1.cpp:35]   --->   Operation 710 'select' 'select_ln35_5' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i24 %tmp_175" [src/conv1.cpp:53]   --->   Operation 711 'sext' 'sext_ln53' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 712 [1/1] (2.96ns)   --->   "%mul_ln53 = mul i35 %sext_ln53, i35 %sext_ln35" [src/conv1.cpp:53]   --->   Operation 712 'mul' 'mul_ln53' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 713 'partselect' 'tmp_200' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 714 [2/3] (0.99ns) (grouped into DSP with root node add_ln53)   --->   "%mul_ln53_1 = mul i35 %sext_ln53_1, i35 %sext_ln35_1" [src/conv1.cpp:53]   --->   Operation 714 'mul' 'mul_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 715 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_6)   --->   "%mul_ln53_2 = mul i35 %sext_ln53_2, i35 %sext_ln35_2" [src/conv1.cpp:53]   --->   Operation 715 'mul' 'mul_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln53_4 = sext i24 %tmp_179" [src/conv1.cpp:53]   --->   Operation 716 'sext' 'sext_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 717 [1/1] (0.79ns)   --->   "%add_ln53_271 = add i11 %mul_ln53_244, i11 %zext_ln53_56" [src/conv1.cpp:53]   --->   Operation 717 'add' 'add_ln53_271' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln53_58 = zext i11 %add_ln53_271" [src/conv1.cpp:53]   --->   Operation 718 'zext' 'zext_ln53_58' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 719 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_58" [src/conv1.cpp:53]   --->   Operation 719 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 720 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_58" [src/conv1.cpp:53]   --->   Operation 720 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 721 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_58" [src/conv1.cpp:53]   --->   Operation 721 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 722 [1/13] (1.53ns)   --->   "%urem_ln53_5 = urem i9 %add_ln51_4, i9 88" [src/conv1.cpp:53]   --->   Operation 722 'urem' 'urem_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln53_67 = zext i9 %urem_ln53_5" [src/conv1.cpp:53]   --->   Operation 723 'zext' 'zext_ln53_67' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 724 [1/1] (0.79ns)   --->   "%add_ln53_279 = add i11 %mul_ln53_243, i11 %zext_ln53_67" [src/conv1.cpp:53]   --->   Operation 724 'add' 'add_ln53_279' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln53_68 = zext i11 %add_ln53_279" [src/conv1.cpp:53]   --->   Operation 725 'zext' 'zext_ln53_68' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 726 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_68" [src/conv1.cpp:53]   --->   Operation 726 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 727 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_68" [src/conv1.cpp:53]   --->   Operation 727 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 728 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_68" [src/conv1.cpp:53]   --->   Operation 728 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 729 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527" [src/conv1.cpp:53]   --->   Operation 729 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 730 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536" [src/conv1.cpp:53]   --->   Operation 730 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 731 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545" [src/conv1.cpp:53]   --->   Operation 731 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 732 [4/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 732 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 733 [5/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 733 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 734 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342" [src/conv1.cpp:53]   --->   Operation 734 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 735 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351" [src/conv1.cpp:53]   --->   Operation 735 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 736 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360" [src/conv1.cpp:53]   --->   Operation 736 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 737 [1/1] (0.47ns)   --->   "%tmp_187 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316, i2 %trunc_ln" [src/conv1.cpp:53]   --->   Operation 737 'mux' 'tmp_187' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 738 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498" [src/conv1.cpp:53]   --->   Operation 738 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 739 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507" [src/conv1.cpp:53]   --->   Operation 739 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 740 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516" [src/conv1.cpp:53]   --->   Operation 740 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 741 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377" [src/conv1.cpp:53]   --->   Operation 741 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 742 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386" [src/conv1.cpp:53]   --->   Operation 742 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 743 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395" [src/conv1.cpp:53]   --->   Operation 743 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 744 [1/1] (0.47ns)   --->   "%tmp_207 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292, i2 %trunc_ln53_1" [src/conv1.cpp:53]   --->   Operation 744 'mux' 'tmp_207' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 745 [1/1] (2.96ns)   --->   "%mul_ln53_81 = mul i35 %sext_ln53_1, i35 %sext_ln35" [src/conv1.cpp:53]   --->   Operation 745 'mul' 'mul_ln53_81' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_81, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 746 'partselect' 'tmp_366' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_20 : Operation 747 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_77)   --->   "%mul_ln53_82 = mul i35 %sext_ln53_2, i35 %sext_ln35_1" [src/conv1.cpp:53]   --->   Operation 747 'mul' 'mul_ln53_82' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 748 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_78)   --->   "%mul_ln53_83 = mul i35 %sext_ln53_3, i35 %sext_ln35_2" [src/conv1.cpp:53]   --->   Operation 748 'mul' 'mul_ln53_83' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 749 [6/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 749 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 750 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_149)   --->   "%mul_ln53_163 = mul i35 %sext_ln53_3, i35 %sext_ln35_1" [src/conv1.cpp:53]   --->   Operation 750 'mul' 'mul_ln53_163' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 751 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_150)   --->   "%mul_ln53_164 = mul i35 %sext_ln53_4, i35 %sext_ln35_2" [src/conv1.cpp:53]   --->   Operation 751 'mul' 'mul_ln53_164' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 752 [7/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 752 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.61>
ST_21 : Operation 753 [1/1] (0.76ns)   --->   "%empty_242 = add i8 %empty_233, i8 9" [src/conv1.cpp:35]   --->   Operation 753 'add' 'empty_242' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 754 [1/1] (0.00ns)   --->   "%p_cast13 = zext i8 %empty_242" [src/conv1.cpp:35]   --->   Operation 754 'zext' 'p_cast13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 755 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast13" [src/conv1.cpp:35]   --->   Operation 755 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 756 [1/1] (0.76ns)   --->   "%empty_245 = add i8 %empty_233, i8 12" [src/conv1.cpp:35]   --->   Operation 756 'add' 'empty_245' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 757 [1/1] (0.00ns)   --->   "%p_cast16 = zext i8 %empty_245" [src/conv1.cpp:35]   --->   Operation 757 'zext' 'p_cast16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 758 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast16" [src/conv1.cpp:35]   --->   Operation 758 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 759 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast13" [src/conv1.cpp:35]   --->   Operation 759 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 760 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast16" [src/conv1.cpp:35]   --->   Operation 760 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 761 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast13" [src/conv1.cpp:35]   --->   Operation 761 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 762 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast16" [src/conv1.cpp:35]   --->   Operation 762 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 763 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8" [src/conv1.cpp:35]   --->   Operation 763 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 764 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89" [src/conv1.cpp:35]   --->   Operation 764 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 765 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170" [src/conv1.cpp:35]   --->   Operation 765 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 766 [1/1] (0.47ns)   --->   "%tmp_99 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 766 'mux' 'tmp_99' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 767 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12" [src/conv1.cpp:35]   --->   Operation 767 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 768 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93" [src/conv1.cpp:35]   --->   Operation 768 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 769 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174" [src/conv1.cpp:35]   --->   Operation 769 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 770 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14" [src/conv1.cpp:35]   --->   Operation 770 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 771 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95" [src/conv1.cpp:35]   --->   Operation 771 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 772 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176" [src/conv1.cpp:35]   --->   Operation 772 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 773 [1/1] (0.47ns)   --->   "%tmp_105 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 773 'mux' 'tmp_105' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 774 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15" [src/conv1.cpp:35]   --->   Operation 774 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 775 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96" [src/conv1.cpp:35]   --->   Operation 775 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 776 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177" [src/conv1.cpp:35]   --->   Operation 776 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 777 [1/1] (0.76ns)   --->   "%empty_328 = add i8 %empty_323, i8 5" [src/conv1.cpp:35]   --->   Operation 777 'add' 'empty_328' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 778 [1/1] (0.00ns)   --->   "%p_cast96 = zext i8 %empty_328" [src/conv1.cpp:35]   --->   Operation 778 'zext' 'p_cast96' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 779 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast96" [src/conv1.cpp:35]   --->   Operation 779 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 780 [1/1] (0.76ns)   --->   "%empty_334 = add i8 %empty_323, i8 11" [src/conv1.cpp:35]   --->   Operation 780 'add' 'empty_334' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 781 [1/1] (0.00ns)   --->   "%p_cast102 = zext i8 %empty_334" [src/conv1.cpp:35]   --->   Operation 781 'zext' 'p_cast102' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 782 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast102" [src/conv1.cpp:35]   --->   Operation 782 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 783 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast96" [src/conv1.cpp:35]   --->   Operation 783 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 784 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast102" [src/conv1.cpp:35]   --->   Operation 784 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 785 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_656 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast96" [src/conv1.cpp:35]   --->   Operation 785 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_656' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 786 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_662 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast102" [src/conv1.cpp:35]   --->   Operation 786 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_662' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 787 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_744 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493" [src/conv1.cpp:35]   --->   Operation 787 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_744' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 788 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_745 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574" [src/conv1.cpp:35]   --->   Operation 788 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_745' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 789 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_746 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_655" [src/conv1.cpp:35]   --->   Operation 789 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_746' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 790 [1/1] (0.47ns)   --->   "%tmp_98_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_744, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_745, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_746, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 790 'mux' 'tmp_98_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 791 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_747 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494" [src/conv1.cpp:35]   --->   Operation 791 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_747' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 792 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_748 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575" [src/conv1.cpp:35]   --->   Operation 792 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_748' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 793 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_749 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_656" [src/conv1.cpp:35]   --->   Operation 793 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_749' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 794 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_762 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499" [src/conv1.cpp:35]   --->   Operation 794 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_762' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 795 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_763 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580" [src/conv1.cpp:35]   --->   Operation 795 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_763' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 796 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_764 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_661" [src/conv1.cpp:35]   --->   Operation 796 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_764' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 797 [1/1] (0.47ns)   --->   "%tmp_104_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_762, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_763, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_764, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 797 'mux' 'tmp_104_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 798 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_765 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500" [src/conv1.cpp:35]   --->   Operation 798 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_765' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 799 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_766 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581" [src/conv1.cpp:35]   --->   Operation 799 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_766' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 800 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_767 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_662" [src/conv1.cpp:35]   --->   Operation 800 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_767' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i12 %select_ln35_5" [src/conv1.cpp:35]   --->   Operation 801 'sext' 'sext_ln35_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 802 [1/1] (0.37ns)   --->   "%select_ln35_6 = select i1 %icmp_ln38, i12 %tmp_98_mid1, i12 %tmp_98" [src/conv1.cpp:35]   --->   Operation 802 'select' 'select_ln35_6' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 803 [1/1] (0.37ns)   --->   "%select_ln35_12 = select i1 %icmp_ln38, i12 %tmp_104_mid1, i12 %tmp_104" [src/conv1.cpp:35]   --->   Operation 803 'select' 'select_ln35_12' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln35_10 = sext i12 %select_ln35_12" [src/conv1.cpp:35]   --->   Operation 804 'sext' 'sext_ln35_10' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 805 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_200, i3 0" [src/conv1.cpp:53]   --->   Operation 805 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 806 [1/3] (0.00ns) (grouped into DSP with root node add_ln53)   --->   "%mul_ln53_1 = mul i35 %sext_ln53_1, i35 %sext_ln35_1" [src/conv1.cpp:53]   --->   Operation 806 'mul' 'mul_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 807 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53 = add i35 %shl_ln4, i35 %mul_ln53_1" [src/conv1.cpp:53]   --->   Operation 807 'add' 'add_ln53' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 808 [1/1] (0.79ns)   --->   "%add_ln53_245 = add i11 %mul_ln53_245, i11 %zext_ln53_23" [src/conv1.cpp:53]   --->   Operation 808 'add' 'add_ln53_245' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln53_26 = zext i11 %add_ln53_245" [src/conv1.cpp:53]   --->   Operation 809 'zext' 'zext_ln53_26' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 810 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_26" [src/conv1.cpp:53]   --->   Operation 810 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 811 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_26" [src/conv1.cpp:53]   --->   Operation 811 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 812 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_26" [src/conv1.cpp:53]   --->   Operation 812 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 813 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_6)   --->   "%mul_ln53_2 = mul i35 %sext_ln53_2, i35 %sext_ln35_2" [src/conv1.cpp:53]   --->   Operation 813 'mul' 'mul_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 814 [1/1] (0.79ns)   --->   "%add_ln53_254 = add i11 %mul_ln53_245, i11 %zext_ln53_34" [src/conv1.cpp:53]   --->   Operation 814 'add' 'add_ln53_254' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln53_37 = zext i11 %add_ln53_254" [src/conv1.cpp:53]   --->   Operation 815 'zext' 'zext_ln53_37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 816 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_37" [src/conv1.cpp:53]   --->   Operation 816 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 817 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_37" [src/conv1.cpp:53]   --->   Operation 817 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 818 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_37" [src/conv1.cpp:53]   --->   Operation 818 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 819 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_7)   --->   "%mul_ln53_3 = mul i35 %sext_ln53_3, i35 %sext_ln35_3" [src/conv1.cpp:53]   --->   Operation 819 'mul' 'mul_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln53_5 = sext i24 %tmp_180" [src/conv1.cpp:53]   --->   Operation 820 'sext' 'sext_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 821 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527" [src/conv1.cpp:53]   --->   Operation 821 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 822 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536" [src/conv1.cpp:53]   --->   Operation 822 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 823 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545" [src/conv1.cpp:53]   --->   Operation 823 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 824 [1/1] (0.47ns)   --->   "%tmp_181 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556, i2 %trunc_ln53_2" [src/conv1.cpp:53]   --->   Operation 824 'mux' 'tmp_181' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 825 [3/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 825 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 826 [4/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 826 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln53_10 = sext i24 %tmp_188" [src/conv1.cpp:53]   --->   Operation 827 'sext' 'sext_ln53_10' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 828 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_13)   --->   "%mul_ln53_10 = mul i35 %sext_ln53_10, i35 %sext_ln35_10" [src/conv1.cpp:53]   --->   Operation 828 'mul' 'mul_ln53_10' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln53_11 = sext i24 %tmp_189" [src/conv1.cpp:53]   --->   Operation 829 'sext' 'sext_ln53_11' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 830 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498" [src/conv1.cpp:53]   --->   Operation 830 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 831 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507" [src/conv1.cpp:53]   --->   Operation 831 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 832 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516" [src/conv1.cpp:53]   --->   Operation 832 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 833 [1/1] (0.47ns)   --->   "%tmp_192 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331, i2 %trunc_ln53_s" [src/conv1.cpp:53]   --->   Operation 833 'mux' 'tmp_192' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 834 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409" [src/conv1.cpp:53]   --->   Operation 834 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 835 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418" [src/conv1.cpp:53]   --->   Operation 835 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 836 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427" [src/conv1.cpp:53]   --->   Operation 836 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 837 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439" [src/conv1.cpp:53]   --->   Operation 837 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 838 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448" [src/conv1.cpp:53]   --->   Operation 838 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 839 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457" [src/conv1.cpp:53]   --->   Operation 839 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 840 [1/1] (0.00ns)   --->   "%shl_ln53_71 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_366, i3 0" [src/conv1.cpp:53]   --->   Operation 840 'bitconcatenate' 'shl_ln53_71' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 841 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_77)   --->   "%mul_ln53_82 = mul i35 %sext_ln53_2, i35 %sext_ln35_1" [src/conv1.cpp:53]   --->   Operation 841 'mul' 'mul_ln53_82' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 842 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_77 = add i35 %shl_ln53_71, i35 %mul_ln53_82" [src/conv1.cpp:53]   --->   Operation 842 'add' 'add_ln53_77' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 843 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_78)   --->   "%mul_ln53_83 = mul i35 %sext_ln53_3, i35 %sext_ln35_2" [src/conv1.cpp:53]   --->   Operation 843 'mul' 'mul_ln53_83' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 844 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_79)   --->   "%mul_ln53_84 = mul i35 %sext_ln53_4, i35 %sext_ln35_3" [src/conv1.cpp:53]   --->   Operation 844 'mul' 'mul_ln53_84' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 845 [5/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 845 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 846 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_85)   --->   "%mul_ln53_91 = mul i35 %sext_ln53_11, i35 %sext_ln35_10" [src/conv1.cpp:53]   --->   Operation 846 'mul' 'mul_ln53_91' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 847 [1/1] (2.96ns)   --->   "%mul_ln53_162 = mul i35 %sext_ln53_2, i35 %sext_ln35" [src/conv1.cpp:53]   --->   Operation 847 'mul' 'mul_ln53_162' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_447 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_162, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 848 'partselect' 'tmp_447' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 849 [1/1] (0.00ns)   --->   "%shl_ln53_143 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_447, i3 0" [src/conv1.cpp:53]   --->   Operation 849 'bitconcatenate' 'shl_ln53_143' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_21 : Operation 850 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_149)   --->   "%mul_ln53_163 = mul i35 %sext_ln53_3, i35 %sext_ln35_1" [src/conv1.cpp:53]   --->   Operation 850 'mul' 'mul_ln53_163' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 851 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_149 = add i35 %shl_ln53_143, i35 %mul_ln53_163" [src/conv1.cpp:53]   --->   Operation 851 'add' 'add_ln53_149' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 852 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_150)   --->   "%mul_ln53_164 = mul i35 %sext_ln53_4, i35 %sext_ln35_2" [src/conv1.cpp:53]   --->   Operation 852 'mul' 'mul_ln53_164' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 853 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_151)   --->   "%mul_ln53_165 = mul i35 %sext_ln53_5, i35 %sext_ln35_3" [src/conv1.cpp:53]   --->   Operation 853 'mul' 'mul_ln53_165' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 854 [6/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 854 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.52>
ST_22 : Operation 855 [1/1] (0.76ns)   --->   "%empty_239 = add i8 %empty_233, i8 6" [src/conv1.cpp:35]   --->   Operation 855 'add' 'empty_239' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 856 [1/1] (0.00ns)   --->   "%p_cast10 = zext i8 %empty_239" [src/conv1.cpp:35]   --->   Operation 856 'zext' 'p_cast10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 857 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast10" [src/conv1.cpp:35]   --->   Operation 857 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 858 [1/1] (0.76ns)   --->   "%empty_252 = add i8 %empty_233, i8 19" [src/conv1.cpp:35]   --->   Operation 858 'add' 'empty_252' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 859 [1/1] (0.00ns)   --->   "%p_cast23 = zext i8 %empty_252" [src/conv1.cpp:35]   --->   Operation 859 'zext' 'p_cast23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 860 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast23" [src/conv1.cpp:35]   --->   Operation 860 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 861 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast10" [src/conv1.cpp:35]   --->   Operation 861 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 862 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast23" [src/conv1.cpp:35]   --->   Operation 862 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 863 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast10" [src/conv1.cpp:35]   --->   Operation 863 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 864 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast23" [src/conv1.cpp:35]   --->   Operation 864 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 865 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9" [src/conv1.cpp:35]   --->   Operation 865 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 866 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90" [src/conv1.cpp:35]   --->   Operation 866 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 867 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171" [src/conv1.cpp:35]   --->   Operation 867 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 868 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12" [src/conv1.cpp:35]   --->   Operation 868 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 869 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93" [src/conv1.cpp:35]   --->   Operation 869 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 870 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174" [src/conv1.cpp:35]   --->   Operation 870 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 871 [1/1] (0.47ns)   --->   "%tmp_103 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 871 'mux' 'tmp_103' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 872 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15" [src/conv1.cpp:35]   --->   Operation 872 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 873 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96" [src/conv1.cpp:35]   --->   Operation 873 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 874 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177" [src/conv1.cpp:35]   --->   Operation 874 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 875 [1/1] (0.47ns)   --->   "%tmp_106 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 875 'mux' 'tmp_106' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 876 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22" [src/conv1.cpp:35]   --->   Operation 876 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 877 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103" [src/conv1.cpp:35]   --->   Operation 877 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 878 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184" [src/conv1.cpp:35]   --->   Operation 878 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 879 [1/1] (0.76ns)   --->   "%empty_332 = add i8 %empty_323, i8 9" [src/conv1.cpp:35]   --->   Operation 879 'add' 'empty_332' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 880 [1/1] (0.00ns)   --->   "%p_cast100 = zext i8 %empty_332" [src/conv1.cpp:35]   --->   Operation 880 'zext' 'p_cast100' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 881 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast100" [src/conv1.cpp:35]   --->   Operation 881 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 882 [1/1] (0.76ns)   --->   "%empty_335 = add i8 %empty_323, i8 12" [src/conv1.cpp:35]   --->   Operation 882 'add' 'empty_335' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 883 [1/1] (0.00ns)   --->   "%p_cast103 = zext i8 %empty_335" [src/conv1.cpp:35]   --->   Operation 883 'zext' 'p_cast103' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 884 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast103" [src/conv1.cpp:35]   --->   Operation 884 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 885 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast100" [src/conv1.cpp:35]   --->   Operation 885 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 886 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast103" [src/conv1.cpp:35]   --->   Operation 886 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 887 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_660 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast100" [src/conv1.cpp:35]   --->   Operation 887 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_660' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 888 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_663 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast103" [src/conv1.cpp:35]   --->   Operation 888 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_663' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 889 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_747 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494" [src/conv1.cpp:35]   --->   Operation 889 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_747' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 890 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_748 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575" [src/conv1.cpp:35]   --->   Operation 890 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_748' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 891 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_749 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_656" [src/conv1.cpp:35]   --->   Operation 891 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_749' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 892 [1/1] (0.47ns)   --->   "%tmp_99_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_747, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_748, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_749, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 892 'mux' 'tmp_99_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 893 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_759 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498" [src/conv1.cpp:35]   --->   Operation 893 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_759' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 894 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_760 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579" [src/conv1.cpp:35]   --->   Operation 894 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_760' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 895 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_761 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_660" [src/conv1.cpp:35]   --->   Operation 895 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_761' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 896 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_765 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500" [src/conv1.cpp:35]   --->   Operation 896 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_765' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 897 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_766 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581" [src/conv1.cpp:35]   --->   Operation 897 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_766' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 898 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_767 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_662" [src/conv1.cpp:35]   --->   Operation 898 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_767' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 899 [1/1] (0.47ns)   --->   "%tmp_105_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_765, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_766, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_767, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 899 'mux' 'tmp_105_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 900 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_768 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501" [src/conv1.cpp:35]   --->   Operation 900 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_768' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 901 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_769 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582" [src/conv1.cpp:35]   --->   Operation 901 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_769' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 902 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_770 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_663" [src/conv1.cpp:35]   --->   Operation 902 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_770' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln35_4 = sext i12 %select_ln35_6" [src/conv1.cpp:35]   --->   Operation 903 'sext' 'sext_ln35_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 904 [1/1] (0.37ns)   --->   "%select_ln35_7 = select i1 %icmp_ln38, i12 %tmp_99_mid1, i12 %tmp_99" [src/conv1.cpp:35]   --->   Operation 904 'select' 'select_ln35_7' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 905 [1/1] (0.37ns)   --->   "%select_ln35_13 = select i1 %icmp_ln38, i12 %tmp_105_mid1, i12 %tmp_105" [src/conv1.cpp:35]   --->   Operation 905 'select' 'select_ln35_13' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln35_11 = sext i12 %select_ln35_13" [src/conv1.cpp:35]   --->   Operation 906 'sext' 'sext_ln35_11' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 907 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53 = add i35 %shl_ln4, i35 %mul_ln53_1" [src/conv1.cpp:53]   --->   Operation 907 'add' 'add_ln53' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 908 'partselect' 'tmp_203' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 909 [1/1] (0.00ns)   --->   "%shl_ln53_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_203, i3 0" [src/conv1.cpp:53]   --->   Operation 909 'bitconcatenate' 'shl_ln53_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 910 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_6)   --->   "%mul_ln53_2 = mul i35 %sext_ln53_2, i35 %sext_ln35_2" [src/conv1.cpp:53]   --->   Operation 910 'mul' 'mul_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 911 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_6 = add i35 %shl_ln53_1, i35 %mul_ln53_2" [src/conv1.cpp:53]   --->   Operation 911 'add' 'add_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 912 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_7)   --->   "%mul_ln53_3 = mul i35 %sext_ln53_3, i35 %sext_ln35_3" [src/conv1.cpp:53]   --->   Operation 912 'mul' 'mul_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 913 [1/1] (0.79ns)   --->   "%add_ln53_263 = add i11 %mul_ln53_245, i11 %zext_ln53_45" [src/conv1.cpp:53]   --->   Operation 913 'add' 'add_ln53_263' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln53_48 = zext i11 %add_ln53_263" [src/conv1.cpp:53]   --->   Operation 914 'zext' 'zext_ln53_48' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 915 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_48" [src/conv1.cpp:53]   --->   Operation 915 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 916 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_48" [src/conv1.cpp:53]   --->   Operation 916 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 917 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_48" [src/conv1.cpp:53]   --->   Operation 917 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 918 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_8)   --->   "%mul_ln53_4 = mul i35 %sext_ln53_4, i35 %sext_ln35_4" [src/conv1.cpp:53]   --->   Operation 918 'mul' 'mul_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 919 [1/1] (0.79ns)   --->   "%add_ln53_280 = add i11 %mul_ln53_244, i11 %zext_ln53_67" [src/conv1.cpp:53]   --->   Operation 919 'add' 'add_ln53_280' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln53_69 = zext i11 %add_ln53_280" [src/conv1.cpp:53]   --->   Operation 920 'zext' 'zext_ln53_69' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 921 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_69" [src/conv1.cpp:53]   --->   Operation 921 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 922 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_69" [src/conv1.cpp:53]   --->   Operation 922 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 923 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_69" [src/conv1.cpp:53]   --->   Operation 923 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 924 [2/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 924 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 925 [3/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 925 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 926 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_13)   --->   "%mul_ln53_10 = mul i35 %sext_ln53_10, i35 %sext_ln35_10" [src/conv1.cpp:53]   --->   Operation 926 'mul' 'mul_ln53_10' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 927 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_14)   --->   "%mul_ln53_11 = mul i35 %sext_ln53_11, i35 %sext_ln35_11" [src/conv1.cpp:53]   --->   Operation 927 'mul' 'mul_ln53_11' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln53_12 = sext i24 %tmp_190" [src/conv1.cpp:53]   --->   Operation 928 'sext' 'sext_ln53_12' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 929 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528" [src/conv1.cpp:53]   --->   Operation 929 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 930 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537" [src/conv1.cpp:53]   --->   Operation 930 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 931 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546" [src/conv1.cpp:53]   --->   Operation 931 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 932 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409" [src/conv1.cpp:53]   --->   Operation 932 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 933 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418" [src/conv1.cpp:53]   --->   Operation 933 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 934 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427" [src/conv1.cpp:53]   --->   Operation 934 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 935 [1/1] (0.47ns)   --->   "%tmp_208 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295, i2 %trunc_ln53_4" [src/conv1.cpp:53]   --->   Operation 935 'mux' 'tmp_208' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 936 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439" [src/conv1.cpp:53]   --->   Operation 936 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 937 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448" [src/conv1.cpp:53]   --->   Operation 937 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 938 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457" [src/conv1.cpp:53]   --->   Operation 938 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 939 [1/1] (0.47ns)   --->   "%tmp_209 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298, i2 %trunc_ln53_6" [src/conv1.cpp:53]   --->   Operation 939 'mux' 'tmp_209' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 940 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469" [src/conv1.cpp:53]   --->   Operation 940 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 941 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478" [src/conv1.cpp:53]   --->   Operation 941 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 942 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487" [src/conv1.cpp:53]   --->   Operation 942 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 943 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_77 = add i35 %shl_ln53_71, i35 %mul_ln53_82" [src/conv1.cpp:53]   --->   Operation 943 'add' 'add_ln53_77' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_77, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 944 'partselect' 'tmp_367' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 945 [1/1] (0.00ns)   --->   "%shl_ln53_72 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_367, i3 0" [src/conv1.cpp:53]   --->   Operation 945 'bitconcatenate' 'shl_ln53_72' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 946 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_78)   --->   "%mul_ln53_83 = mul i35 %sext_ln53_3, i35 %sext_ln35_2" [src/conv1.cpp:53]   --->   Operation 946 'mul' 'mul_ln53_83' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 947 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_78 = add i35 %shl_ln53_72, i35 %mul_ln53_83" [src/conv1.cpp:53]   --->   Operation 947 'add' 'add_ln53_78' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 948 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_79)   --->   "%mul_ln53_84 = mul i35 %sext_ln53_4, i35 %sext_ln35_3" [src/conv1.cpp:53]   --->   Operation 948 'mul' 'mul_ln53_84' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 949 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_80)   --->   "%mul_ln53_85 = mul i35 %sext_ln53_5, i35 %sext_ln35_4" [src/conv1.cpp:53]   --->   Operation 949 'mul' 'mul_ln53_85' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 950 [4/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 950 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 951 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_85)   --->   "%mul_ln53_91 = mul i35 %sext_ln53_11, i35 %sext_ln35_10" [src/conv1.cpp:53]   --->   Operation 951 'mul' 'mul_ln53_91' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 952 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_86)   --->   "%mul_ln53_92 = mul i35 %sext_ln53_12, i35 %sext_ln35_11" [src/conv1.cpp:53]   --->   Operation 952 'mul' 'mul_ln53_92' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 953 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_149 = add i35 %shl_ln53_143, i35 %mul_ln53_163" [src/conv1.cpp:53]   --->   Operation 953 'add' 'add_ln53_149' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_448 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_149, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 954 'partselect' 'tmp_448' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 955 [1/1] (0.00ns)   --->   "%shl_ln53_144 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_448, i3 0" [src/conv1.cpp:53]   --->   Operation 955 'bitconcatenate' 'shl_ln53_144' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_22 : Operation 956 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_150)   --->   "%mul_ln53_164 = mul i35 %sext_ln53_4, i35 %sext_ln35_2" [src/conv1.cpp:53]   --->   Operation 956 'mul' 'mul_ln53_164' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 957 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_150 = add i35 %shl_ln53_144, i35 %mul_ln53_164" [src/conv1.cpp:53]   --->   Operation 957 'add' 'add_ln53_150' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 958 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_151)   --->   "%mul_ln53_165 = mul i35 %sext_ln53_5, i35 %sext_ln35_3" [src/conv1.cpp:53]   --->   Operation 958 'mul' 'mul_ln53_165' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 959 [5/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 959 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 960 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_157)   --->   "%mul_ln53_172 = mul i35 %sext_ln53_12, i35 %sext_ln35_10" [src/conv1.cpp:53]   --->   Operation 960 'mul' 'mul_ln53_172' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 5.13>
ST_23 : Operation 961 [1/1] (0.76ns)   --->   "%empty_246 = add i8 %empty_233, i8 13" [src/conv1.cpp:35]   --->   Operation 961 'add' 'empty_246' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 962 [1/1] (0.00ns)   --->   "%p_cast17 = zext i8 %empty_246" [src/conv1.cpp:35]   --->   Operation 962 'zext' 'p_cast17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 963 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast17" [src/conv1.cpp:35]   --->   Operation 963 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 964 [1/1] (0.76ns)   --->   "%empty_253 = add i8 %empty_233, i8 20" [src/conv1.cpp:35]   --->   Operation 964 'add' 'empty_253' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 965 [1/1] (0.00ns)   --->   "%p_cast24 = zext i8 %empty_253" [src/conv1.cpp:35]   --->   Operation 965 'zext' 'p_cast24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 966 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast24" [src/conv1.cpp:35]   --->   Operation 966 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 967 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast17" [src/conv1.cpp:35]   --->   Operation 967 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 968 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast24" [src/conv1.cpp:35]   --->   Operation 968 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 969 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast17" [src/conv1.cpp:35]   --->   Operation 969 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 970 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast24" [src/conv1.cpp:35]   --->   Operation 970 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 971 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9" [src/conv1.cpp:35]   --->   Operation 971 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 972 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90" [src/conv1.cpp:35]   --->   Operation 972 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 973 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171" [src/conv1.cpp:35]   --->   Operation 973 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 974 [1/1] (0.47ns)   --->   "%tmp_100 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 974 'mux' 'tmp_100' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 975 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16" [src/conv1.cpp:35]   --->   Operation 975 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 976 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97" [src/conv1.cpp:35]   --->   Operation 976 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 977 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178" [src/conv1.cpp:35]   --->   Operation 977 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 978 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22" [src/conv1.cpp:35]   --->   Operation 978 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 979 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103" [src/conv1.cpp:35]   --->   Operation 979 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 980 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184" [src/conv1.cpp:35]   --->   Operation 980 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 981 [1/1] (0.47ns)   --->   "%tmp_113 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 981 'mux' 'tmp_113' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 982 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23" [src/conv1.cpp:35]   --->   Operation 982 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 983 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104" [src/conv1.cpp:35]   --->   Operation 983 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 984 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185" [src/conv1.cpp:35]   --->   Operation 984 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 985 [1/1] (0.76ns)   --->   "%empty_329 = add i8 %empty_323, i8 6" [src/conv1.cpp:35]   --->   Operation 985 'add' 'empty_329' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 986 [1/1] (0.00ns)   --->   "%p_cast97 = zext i8 %empty_329" [src/conv1.cpp:35]   --->   Operation 986 'zext' 'p_cast97' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 987 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast97" [src/conv1.cpp:35]   --->   Operation 987 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 988 [1/1] (0.76ns)   --->   "%empty_342 = add i8 %empty_323, i8 19" [src/conv1.cpp:35]   --->   Operation 988 'add' 'empty_342' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 989 [1/1] (0.00ns)   --->   "%p_cast110 = zext i8 %empty_342" [src/conv1.cpp:35]   --->   Operation 989 'zext' 'p_cast110' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 990 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast110" [src/conv1.cpp:35]   --->   Operation 990 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 991 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast97" [src/conv1.cpp:35]   --->   Operation 991 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 992 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast110" [src/conv1.cpp:35]   --->   Operation 992 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 993 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_657 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast97" [src/conv1.cpp:35]   --->   Operation 993 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_657' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 994 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_670 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast110" [src/conv1.cpp:35]   --->   Operation 994 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_670' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 995 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_750 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495" [src/conv1.cpp:35]   --->   Operation 995 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_750' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 996 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_751 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576" [src/conv1.cpp:35]   --->   Operation 996 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_751' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 997 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_752 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_657" [src/conv1.cpp:35]   --->   Operation 997 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_752' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 998 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_759 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498" [src/conv1.cpp:35]   --->   Operation 998 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_759' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 999 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_760 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579" [src/conv1.cpp:35]   --->   Operation 999 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_760' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1000 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_761 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_660" [src/conv1.cpp:35]   --->   Operation 1000 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_761' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1001 [1/1] (0.47ns)   --->   "%tmp_103_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_759, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_760, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_761, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1001 'mux' 'tmp_103_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1002 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_768 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501" [src/conv1.cpp:35]   --->   Operation 1002 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_768' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1003 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_769 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582" [src/conv1.cpp:35]   --->   Operation 1003 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_769' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1004 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_770 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_663" [src/conv1.cpp:35]   --->   Operation 1004 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_770' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1005 [1/1] (0.47ns)   --->   "%tmp_106_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_768, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_769, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_770, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1005 'mux' 'tmp_106_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1006 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_789 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508" [src/conv1.cpp:35]   --->   Operation 1006 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_789' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1007 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_790 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589" [src/conv1.cpp:35]   --->   Operation 1007 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_790' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1008 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_791 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_670" [src/conv1.cpp:35]   --->   Operation 1008 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_791' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln35_5 = sext i12 %select_ln35_7" [src/conv1.cpp:35]   --->   Operation 1009 'sext' 'sext_ln35_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1010 [1/1] (0.37ns)   --->   "%select_ln35_11 = select i1 %icmp_ln38, i12 %tmp_103_mid1, i12 %tmp_103" [src/conv1.cpp:35]   --->   Operation 1010 'select' 'select_ln35_11' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln35_9 = sext i12 %select_ln35_11" [src/conv1.cpp:35]   --->   Operation 1011 'sext' 'sext_ln35_9' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1012 [1/1] (0.37ns)   --->   "%select_ln35_14 = select i1 %icmp_ln38, i12 %tmp_106_mid1, i12 %tmp_106" [src/conv1.cpp:35]   --->   Operation 1012 'select' 'select_ln35_14' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln35_12 = sext i12 %select_ln35_14" [src/conv1.cpp:35]   --->   Operation 1013 'sext' 'sext_ln35_12' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1014 [1/1] (0.79ns)   --->   "%add_ln53_227 = add i11 %mul_ln53_245, i11 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 1014 'add' 'add_ln53_227' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln53_5 = zext i11 %add_ln53_227" [src/conv1.cpp:53]   --->   Operation 1015 'zext' 'zext_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1016 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_5" [src/conv1.cpp:53]   --->   Operation 1016 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1017 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_5" [src/conv1.cpp:53]   --->   Operation 1017 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1018 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_5" [src/conv1.cpp:53]   --->   Operation 1018 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1019 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_6 = add i35 %shl_ln53_1, i35 %mul_ln53_2" [src/conv1.cpp:53]   --->   Operation 1019 'add' 'add_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_6, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1020 'partselect' 'tmp_204' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1021 [1/1] (0.00ns)   --->   "%shl_ln53_2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_204, i3 0" [src/conv1.cpp:53]   --->   Operation 1021 'bitconcatenate' 'shl_ln53_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1022 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_7)   --->   "%mul_ln53_3 = mul i35 %sext_ln53_3, i35 %sext_ln35_3" [src/conv1.cpp:53]   --->   Operation 1022 'mul' 'mul_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1023 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_7 = add i35 %shl_ln53_2, i35 %mul_ln53_3" [src/conv1.cpp:53]   --->   Operation 1023 'add' 'add_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1024 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_8)   --->   "%mul_ln53_4 = mul i35 %sext_ln53_4, i35 %sext_ln35_4" [src/conv1.cpp:53]   --->   Operation 1024 'mul' 'mul_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1025 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_9)   --->   "%mul_ln53_5 = mul i35 %sext_ln53_5, i35 %sext_ln35_5" [src/conv1.cpp:53]   --->   Operation 1025 'mul' 'mul_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln53_6 = sext i24 %tmp_181" [src/conv1.cpp:53]   --->   Operation 1026 'sext' 'sext_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1027 [1/13] (1.53ns)   --->   "%urem_ln53_6 = urem i9 %add_ln51_5, i9 88" [src/conv1.cpp:53]   --->   Operation 1027 'urem' 'urem_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln53_78 = zext i9 %urem_ln53_6" [src/conv1.cpp:53]   --->   Operation 1028 'zext' 'zext_ln53_78' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1029 [1/1] (0.79ns)   --->   "%add_ln53_288 = add i11 %mul_ln53_243, i11 %zext_ln53_78" [src/conv1.cpp:53]   --->   Operation 1029 'add' 'add_ln53_288' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln53_79 = zext i11 %add_ln53_288" [src/conv1.cpp:53]   --->   Operation 1030 'zext' 'zext_ln53_79' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1031 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_79" [src/conv1.cpp:53]   --->   Operation 1031 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1032 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_79" [src/conv1.cpp:53]   --->   Operation 1032 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1033 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_79" [src/conv1.cpp:53]   --->   Operation 1033 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1034 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557" [src/conv1.cpp:53]   --->   Operation 1034 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1035 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566" [src/conv1.cpp:53]   --->   Operation 1035 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1036 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575" [src/conv1.cpp:53]   --->   Operation 1036 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1037 [2/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 1037 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln53_9 = sext i24 %tmp_187" [src/conv1.cpp:53]   --->   Operation 1038 'sext' 'sext_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1039 [1/1] (2.96ns)   --->   "%mul_ln53_9 = mul i35 %sext_ln53_9, i35 %sext_ln35_9" [src/conv1.cpp:53]   --->   Operation 1039 'mul' 'mul_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_9, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1040 'partselect' 'tmp_298' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1041 [1/1] (0.00ns)   --->   "%shl_ln53_8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_298, i3 0" [src/conv1.cpp:53]   --->   Operation 1041 'bitconcatenate' 'shl_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1042 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_13)   --->   "%mul_ln53_10 = mul i35 %sext_ln53_10, i35 %sext_ln35_10" [src/conv1.cpp:53]   --->   Operation 1042 'mul' 'mul_ln53_10' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1043 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_13 = add i35 %shl_ln53_8, i35 %mul_ln53_10" [src/conv1.cpp:53]   --->   Operation 1043 'add' 'add_ln53_13' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1044 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_14)   --->   "%mul_ln53_11 = mul i35 %sext_ln53_11, i35 %sext_ln35_11" [src/conv1.cpp:53]   --->   Operation 1044 'mul' 'mul_ln53_11' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1045 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_15)   --->   "%mul_ln53_12 = mul i35 %sext_ln53_12, i35 %sext_ln35_12" [src/conv1.cpp:53]   --->   Operation 1045 'mul' 'mul_ln53_12' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln53_13 = sext i24 %tmp_191" [src/conv1.cpp:53]   --->   Operation 1046 'sext' 'sext_ln53_13' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1047 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528" [src/conv1.cpp:53]   --->   Operation 1047 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1048 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537" [src/conv1.cpp:53]   --->   Operation 1048 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1049 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546" [src/conv1.cpp:53]   --->   Operation 1049 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1050 [1/1] (0.47ns)   --->   "%tmp_193 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334, i2 %trunc_ln53_2" [src/conv1.cpp:53]   --->   Operation 1050 'mux' 'tmp_193' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1051 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343" [src/conv1.cpp:53]   --->   Operation 1051 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1052 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352" [src/conv1.cpp:53]   --->   Operation 1052 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1053 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361" [src/conv1.cpp:53]   --->   Operation 1053 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1054 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469" [src/conv1.cpp:53]   --->   Operation 1054 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1055 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478" [src/conv1.cpp:53]   --->   Operation 1055 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1056 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487" [src/conv1.cpp:53]   --->   Operation 1056 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1057 [1/1] (0.47ns)   --->   "%tmp_210 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301, i2 %trunc_ln53_8" [src/conv1.cpp:53]   --->   Operation 1057 'mux' 'tmp_210' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1058 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_78 = add i35 %shl_ln53_72, i35 %mul_ln53_83" [src/conv1.cpp:53]   --->   Operation 1058 'add' 'add_ln53_78' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_78, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1059 'partselect' 'tmp_368' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1060 [1/1] (0.00ns)   --->   "%shl_ln53_73 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_368, i3 0" [src/conv1.cpp:53]   --->   Operation 1060 'bitconcatenate' 'shl_ln53_73' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1061 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_79)   --->   "%mul_ln53_84 = mul i35 %sext_ln53_4, i35 %sext_ln35_3" [src/conv1.cpp:53]   --->   Operation 1061 'mul' 'mul_ln53_84' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1062 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_79 = add i35 %shl_ln53_73, i35 %mul_ln53_84" [src/conv1.cpp:53]   --->   Operation 1062 'add' 'add_ln53_79' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1063 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_80)   --->   "%mul_ln53_85 = mul i35 %sext_ln53_5, i35 %sext_ln35_4" [src/conv1.cpp:53]   --->   Operation 1063 'mul' 'mul_ln53_85' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1064 [3/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 1064 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1065 [1/1] (2.96ns)   --->   "%mul_ln53_90 = mul i35 %sext_ln53_10, i35 %sext_ln35_9" [src/conv1.cpp:53]   --->   Operation 1065 'mul' 'mul_ln53_90' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_90, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1066 'partselect' 'tmp_375' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1067 [1/1] (0.00ns)   --->   "%shl_ln53_79 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_375, i3 0" [src/conv1.cpp:53]   --->   Operation 1067 'bitconcatenate' 'shl_ln53_79' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1068 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_85)   --->   "%mul_ln53_91 = mul i35 %sext_ln53_11, i35 %sext_ln35_10" [src/conv1.cpp:53]   --->   Operation 1068 'mul' 'mul_ln53_91' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1069 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_85 = add i35 %shl_ln53_79, i35 %mul_ln53_91" [src/conv1.cpp:53]   --->   Operation 1069 'add' 'add_ln53_85' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1070 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_86)   --->   "%mul_ln53_92 = mul i35 %sext_ln53_12, i35 %sext_ln35_11" [src/conv1.cpp:53]   --->   Operation 1070 'mul' 'mul_ln53_92' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1071 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_87)   --->   "%mul_ln53_93 = mul i35 %sext_ln53_13, i35 %sext_ln35_12" [src/conv1.cpp:53]   --->   Operation 1071 'mul' 'mul_ln53_93' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1072 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_150 = add i35 %shl_ln53_144, i35 %mul_ln53_164" [src/conv1.cpp:53]   --->   Operation 1072 'add' 'add_ln53_150' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_150, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1073 'partselect' 'tmp_449' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1074 [1/1] (0.00ns)   --->   "%shl_ln53_145 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_449, i3 0" [src/conv1.cpp:53]   --->   Operation 1074 'bitconcatenate' 'shl_ln53_145' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 1075 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_151)   --->   "%mul_ln53_165 = mul i35 %sext_ln53_5, i35 %sext_ln35_3" [src/conv1.cpp:53]   --->   Operation 1075 'mul' 'mul_ln53_165' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1076 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_151 = add i35 %shl_ln53_145, i35 %mul_ln53_165" [src/conv1.cpp:53]   --->   Operation 1076 'add' 'add_ln53_151' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1077 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_152)   --->   "%mul_ln53_166 = mul i35 %sext_ln53_6, i35 %sext_ln35_4" [src/conv1.cpp:53]   --->   Operation 1077 'mul' 'mul_ln53_166' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1078 [4/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 1078 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1079 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_157)   --->   "%mul_ln53_172 = mul i35 %sext_ln53_12, i35 %sext_ln35_10" [src/conv1.cpp:53]   --->   Operation 1079 'mul' 'mul_ln53_172' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1080 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_158)   --->   "%mul_ln53_173 = mul i35 %sext_ln53_13, i35 %sext_ln35_11" [src/conv1.cpp:53]   --->   Operation 1080 'mul' 'mul_ln53_173' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 3.61>
ST_24 : Operation 1081 [1/1] (0.76ns)   --->   "%empty_240 = add i8 %empty_233, i8 7" [src/conv1.cpp:35]   --->   Operation 1081 'add' 'empty_240' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1082 [1/1] (0.00ns)   --->   "%p_cast11 = zext i8 %empty_240" [src/conv1.cpp:35]   --->   Operation 1082 'zext' 'p_cast11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1083 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast11" [src/conv1.cpp:35]   --->   Operation 1083 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1084 [1/1] (0.76ns)   --->   "%empty_247 = add i8 %empty_233, i8 14" [src/conv1.cpp:35]   --->   Operation 1084 'add' 'empty_247' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1085 [1/1] (0.00ns)   --->   "%p_cast18 = zext i8 %empty_247" [src/conv1.cpp:35]   --->   Operation 1085 'zext' 'p_cast18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1086 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast18" [src/conv1.cpp:35]   --->   Operation 1086 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1087 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast11" [src/conv1.cpp:35]   --->   Operation 1087 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1088 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast18" [src/conv1.cpp:35]   --->   Operation 1088 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1089 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast11" [src/conv1.cpp:35]   --->   Operation 1089 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1090 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast18" [src/conv1.cpp:35]   --->   Operation 1090 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1091 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10" [src/conv1.cpp:35]   --->   Operation 1091 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1092 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91" [src/conv1.cpp:35]   --->   Operation 1092 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1093 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172" [src/conv1.cpp:35]   --->   Operation 1093 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1094 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16" [src/conv1.cpp:35]   --->   Operation 1094 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1095 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97" [src/conv1.cpp:35]   --->   Operation 1095 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1096 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178" [src/conv1.cpp:35]   --->   Operation 1096 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1097 [1/1] (0.47ns)   --->   "%tmp_107 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1097 'mux' 'tmp_107' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1098 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17" [src/conv1.cpp:35]   --->   Operation 1098 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1099 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98" [src/conv1.cpp:35]   --->   Operation 1099 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1100 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179" [src/conv1.cpp:35]   --->   Operation 1100 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1101 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23" [src/conv1.cpp:35]   --->   Operation 1101 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1102 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104" [src/conv1.cpp:35]   --->   Operation 1102 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1103 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185" [src/conv1.cpp:35]   --->   Operation 1103 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1104 [1/1] (0.47ns)   --->   "%tmp_114 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1104 'mux' 'tmp_114' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1105 [1/1] (0.76ns)   --->   "%empty_336 = add i8 %empty_323, i8 13" [src/conv1.cpp:35]   --->   Operation 1105 'add' 'empty_336' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1106 [1/1] (0.00ns)   --->   "%p_cast104 = zext i8 %empty_336" [src/conv1.cpp:35]   --->   Operation 1106 'zext' 'p_cast104' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1107 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast104" [src/conv1.cpp:35]   --->   Operation 1107 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1108 [1/1] (0.76ns)   --->   "%empty_343 = add i8 %empty_323, i8 20" [src/conv1.cpp:35]   --->   Operation 1108 'add' 'empty_343' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1109 [1/1] (0.00ns)   --->   "%p_cast111 = zext i8 %empty_343" [src/conv1.cpp:35]   --->   Operation 1109 'zext' 'p_cast111' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1110 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast111" [src/conv1.cpp:35]   --->   Operation 1110 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1111 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast104" [src/conv1.cpp:35]   --->   Operation 1111 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1112 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast111" [src/conv1.cpp:35]   --->   Operation 1112 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1113 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_664 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast104" [src/conv1.cpp:35]   --->   Operation 1113 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_664' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1114 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_671 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast111" [src/conv1.cpp:35]   --->   Operation 1114 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_671' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1115 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_750 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495" [src/conv1.cpp:35]   --->   Operation 1115 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_750' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1116 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_751 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576" [src/conv1.cpp:35]   --->   Operation 1116 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_751' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1117 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_752 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_657" [src/conv1.cpp:35]   --->   Operation 1117 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_752' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1118 [1/1] (0.47ns)   --->   "%tmp_100_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_750, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_751, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_752, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1118 'mux' 'tmp_100_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1119 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_771 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502" [src/conv1.cpp:35]   --->   Operation 1119 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_771' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1120 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_772 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583" [src/conv1.cpp:35]   --->   Operation 1120 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_772' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1121 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_773 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_664" [src/conv1.cpp:35]   --->   Operation 1121 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_773' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1122 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_789 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508" [src/conv1.cpp:35]   --->   Operation 1122 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_789' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1123 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_790 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589" [src/conv1.cpp:35]   --->   Operation 1123 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_790' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1124 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_791 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_670" [src/conv1.cpp:35]   --->   Operation 1124 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_791' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1125 [1/1] (0.47ns)   --->   "%tmp_113_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_789, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_790, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_791, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1125 'mux' 'tmp_113_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1126 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_792 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509" [src/conv1.cpp:35]   --->   Operation 1126 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_792' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1127 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_793 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590" [src/conv1.cpp:35]   --->   Operation 1127 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_793' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1128 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_794 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_671" [src/conv1.cpp:35]   --->   Operation 1128 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_794' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1129 [1/1] (0.37ns)   --->   "%select_ln35_8 = select i1 %icmp_ln38, i12 %tmp_100_mid1, i12 %tmp_100" [src/conv1.cpp:35]   --->   Operation 1129 'select' 'select_ln35_8' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln35_6 = sext i12 %select_ln35_8" [src/conv1.cpp:35]   --->   Operation 1130 'sext' 'sext_ln35_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1131 [1/1] (0.37ns)   --->   "%select_ln35_21 = select i1 %icmp_ln38, i12 %tmp_113_mid1, i12 %tmp_113" [src/conv1.cpp:35]   --->   Operation 1131 'select' 'select_ln35_21' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1132 [1/1] (0.79ns)   --->   "%add_ln53_237 = add i11 %mul_ln53_246, i11 %zext_ln53_12" [src/conv1.cpp:53]   --->   Operation 1132 'add' 'add_ln53_237' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln53_16 = zext i11 %add_ln53_237" [src/conv1.cpp:53]   --->   Operation 1133 'zext' 'zext_ln53_16' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1134 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_16" [src/conv1.cpp:53]   --->   Operation 1134 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1135 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_16" [src/conv1.cpp:53]   --->   Operation 1135 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1136 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_16" [src/conv1.cpp:53]   --->   Operation 1136 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1137 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_7 = add i35 %shl_ln53_2, i35 %mul_ln53_3" [src/conv1.cpp:53]   --->   Operation 1137 'add' 'add_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_7, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1138 'partselect' 'tmp_205' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1139 [1/1] (0.00ns)   --->   "%shl_ln53_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_205, i3 0" [src/conv1.cpp:53]   --->   Operation 1139 'bitconcatenate' 'shl_ln53_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1140 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_8)   --->   "%mul_ln53_4 = mul i35 %sext_ln53_4, i35 %sext_ln35_4" [src/conv1.cpp:53]   --->   Operation 1140 'mul' 'mul_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1141 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_8 = add i35 %shl_ln53_3, i35 %mul_ln53_4" [src/conv1.cpp:53]   --->   Operation 1141 'add' 'add_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1142 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_9)   --->   "%mul_ln53_5 = mul i35 %sext_ln53_5, i35 %sext_ln35_5" [src/conv1.cpp:53]   --->   Operation 1142 'mul' 'mul_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1143 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_10)   --->   "%mul_ln53_6 = mul i35 %sext_ln53_6, i35 %sext_ln35_6" [src/conv1.cpp:53]   --->   Operation 1143 'mul' 'mul_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1144 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557" [src/conv1.cpp:53]   --->   Operation 1144 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1145 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566" [src/conv1.cpp:53]   --->   Operation 1145 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1146 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575" [src/conv1.cpp:53]   --->   Operation 1146 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1147 [1/1] (0.47ns)   --->   "%tmp_182 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586, i2 %trunc_ln53_5" [src/conv1.cpp:53]   --->   Operation 1147 'mux' 'tmp_182' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln53_7 = sext i24 %tmp_182" [src/conv1.cpp:53]   --->   Operation 1148 'sext' 'sext_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1149 [1/13] (1.53ns)   --->   "%urem_ln53_7 = urem i9 %add_ln51_6, i9 88" [src/conv1.cpp:53]   --->   Operation 1149 'urem' 'urem_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln53_89 = zext i9 %urem_ln53_7" [src/conv1.cpp:53]   --->   Operation 1150 'zext' 'zext_ln53_89' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1151 [1/1] (0.79ns)   --->   "%add_ln53_297 = add i11 %mul_ln53_243, i11 %zext_ln53_89" [src/conv1.cpp:53]   --->   Operation 1151 'add' 'add_ln53_297' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln53_90 = zext i11 %add_ln53_297" [src/conv1.cpp:53]   --->   Operation 1152 'zext' 'zext_ln53_90' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1153 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_90" [src/conv1.cpp:53]   --->   Operation 1153 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1154 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_90" [src/conv1.cpp:53]   --->   Operation 1154 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1155 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_90" [src/conv1.cpp:53]   --->   Operation 1155 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1156 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587" [src/conv1.cpp:53]   --->   Operation 1156 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1157 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596" [src/conv1.cpp:53]   --->   Operation 1157 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1158 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605" [src/conv1.cpp:53]   --->   Operation 1158 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1159 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_13 = add i35 %shl_ln53_8, i35 %mul_ln53_10" [src/conv1.cpp:53]   --->   Operation 1159 'add' 'add_ln53_13' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_13, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1160 'partselect' 'tmp_299' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1161 [1/1] (0.00ns)   --->   "%shl_ln53_9 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_299, i3 0" [src/conv1.cpp:53]   --->   Operation 1161 'bitconcatenate' 'shl_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1162 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_14)   --->   "%mul_ln53_11 = mul i35 %sext_ln53_11, i35 %sext_ln35_11" [src/conv1.cpp:53]   --->   Operation 1162 'mul' 'mul_ln53_11' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1163 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_14 = add i35 %shl_ln53_9, i35 %mul_ln53_11" [src/conv1.cpp:53]   --->   Operation 1163 'add' 'add_ln53_14' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1164 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_15)   --->   "%mul_ln53_12 = mul i35 %sext_ln53_12, i35 %sext_ln35_12" [src/conv1.cpp:53]   --->   Operation 1164 'mul' 'mul_ln53_12' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln53_14 = sext i24 %tmp_192" [src/conv1.cpp:53]   --->   Operation 1165 'sext' 'sext_ln53_14' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1166 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343" [src/conv1.cpp:53]   --->   Operation 1166 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1167 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352" [src/conv1.cpp:53]   --->   Operation 1167 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1168 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361" [src/conv1.cpp:53]   --->   Operation 1168 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1169 [1/1] (0.47ns)   --->   "%tmp_206 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289, i2 %trunc_ln" [src/conv1.cpp:53]   --->   Operation 1169 'mux' 'tmp_206' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1170 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378" [src/conv1.cpp:53]   --->   Operation 1170 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1171 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387" [src/conv1.cpp:53]   --->   Operation 1171 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1172 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396" [src/conv1.cpp:53]   --->   Operation 1172 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1173 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_79 = add i35 %shl_ln53_73, i35 %mul_ln53_84" [src/conv1.cpp:53]   --->   Operation 1173 'add' 'add_ln53_79' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_79, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1174 'partselect' 'tmp_369' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1175 [1/1] (0.00ns)   --->   "%shl_ln53_74 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_369, i3 0" [src/conv1.cpp:53]   --->   Operation 1175 'bitconcatenate' 'shl_ln53_74' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1176 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_80)   --->   "%mul_ln53_85 = mul i35 %sext_ln53_5, i35 %sext_ln35_4" [src/conv1.cpp:53]   --->   Operation 1176 'mul' 'mul_ln53_85' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1177 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_80 = add i35 %shl_ln53_74, i35 %mul_ln53_85" [src/conv1.cpp:53]   --->   Operation 1177 'add' 'add_ln53_80' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1178 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_81)   --->   "%mul_ln53_86 = mul i35 %sext_ln53_6, i35 %sext_ln35_5" [src/conv1.cpp:53]   --->   Operation 1178 'mul' 'mul_ln53_86' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1179 [2/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 1179 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1180 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_85 = add i35 %shl_ln53_79, i35 %mul_ln53_91" [src/conv1.cpp:53]   --->   Operation 1180 'add' 'add_ln53_85' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_85, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1181 'partselect' 'tmp_376' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1182 [1/1] (0.00ns)   --->   "%shl_ln53_80 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_376, i3 0" [src/conv1.cpp:53]   --->   Operation 1182 'bitconcatenate' 'shl_ln53_80' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1183 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_86)   --->   "%mul_ln53_92 = mul i35 %sext_ln53_12, i35 %sext_ln35_11" [src/conv1.cpp:53]   --->   Operation 1183 'mul' 'mul_ln53_92' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1184 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_86 = add i35 %shl_ln53_80, i35 %mul_ln53_92" [src/conv1.cpp:53]   --->   Operation 1184 'add' 'add_ln53_86' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1185 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_87)   --->   "%mul_ln53_93 = mul i35 %sext_ln53_13, i35 %sext_ln35_12" [src/conv1.cpp:53]   --->   Operation 1185 'mul' 'mul_ln53_93' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1186 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_151 = add i35 %shl_ln53_145, i35 %mul_ln53_165" [src/conv1.cpp:53]   --->   Operation 1186 'add' 'add_ln53_151' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_450 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_151, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1187 'partselect' 'tmp_450' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1188 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_152)   --->   "%mul_ln53_166 = mul i35 %sext_ln53_6, i35 %sext_ln35_4" [src/conv1.cpp:53]   --->   Operation 1188 'mul' 'mul_ln53_166' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1189 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_153)   --->   "%mul_ln53_167 = mul i35 %sext_ln53_7, i35 %sext_ln35_5" [src/conv1.cpp:53]   --->   Operation 1189 'mul' 'mul_ln53_167' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1190 [3/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 1190 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1191 [1/1] (2.96ns)   --->   "%mul_ln53_171 = mul i35 %sext_ln53_11, i35 %sext_ln35_9" [src/conv1.cpp:53]   --->   Operation 1191 'mul' 'mul_ln53_171' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_456 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_171, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1192 'partselect' 'tmp_456' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1193 [1/1] (0.00ns)   --->   "%shl_ln53_151 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_456, i3 0" [src/conv1.cpp:53]   --->   Operation 1193 'bitconcatenate' 'shl_ln53_151' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_24 : Operation 1194 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_157)   --->   "%mul_ln53_172 = mul i35 %sext_ln53_12, i35 %sext_ln35_10" [src/conv1.cpp:53]   --->   Operation 1194 'mul' 'mul_ln53_172' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1195 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_157 = add i35 %shl_ln53_151, i35 %mul_ln53_172" [src/conv1.cpp:53]   --->   Operation 1195 'add' 'add_ln53_157' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1196 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_158)   --->   "%mul_ln53_173 = mul i35 %sext_ln53_13, i35 %sext_ln35_11" [src/conv1.cpp:53]   --->   Operation 1196 'mul' 'mul_ln53_173' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1197 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_159)   --->   "%mul_ln53_174 = mul i35 %sext_ln53_14, i35 %sext_ln35_12" [src/conv1.cpp:53]   --->   Operation 1197 'mul' 'mul_ln53_174' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 2.52>
ST_25 : Operation 1198 [1/1] (0.76ns)   --->   "%empty_251 = add i8 %empty_233, i8 18" [src/conv1.cpp:35]   --->   Operation 1198 'add' 'empty_251' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1199 [1/1] (0.00ns)   --->   "%p_cast22 = zext i8 %empty_251" [src/conv1.cpp:35]   --->   Operation 1199 'zext' 'p_cast22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1200 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast22" [src/conv1.cpp:35]   --->   Operation 1200 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1201 [1/1] (0.76ns)   --->   "%empty_254 = add i8 %empty_233, i8 21" [src/conv1.cpp:35]   --->   Operation 1201 'add' 'empty_254' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1202 [1/1] (0.00ns)   --->   "%p_cast25 = zext i8 %empty_254" [src/conv1.cpp:35]   --->   Operation 1202 'zext' 'p_cast25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1203 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast25" [src/conv1.cpp:35]   --->   Operation 1203 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1204 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast22" [src/conv1.cpp:35]   --->   Operation 1204 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1205 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast25" [src/conv1.cpp:35]   --->   Operation 1205 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1206 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast22" [src/conv1.cpp:35]   --->   Operation 1206 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1207 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast25" [src/conv1.cpp:35]   --->   Operation 1207 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1208 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10" [src/conv1.cpp:35]   --->   Operation 1208 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1209 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91" [src/conv1.cpp:35]   --->   Operation 1209 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1210 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172" [src/conv1.cpp:35]   --->   Operation 1210 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1211 [1/1] (0.47ns)   --->   "%tmp_101 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1211 'mux' 'tmp_101' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1212 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17" [src/conv1.cpp:35]   --->   Operation 1212 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1213 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98" [src/conv1.cpp:35]   --->   Operation 1213 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1214 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179" [src/conv1.cpp:35]   --->   Operation 1214 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1215 [1/1] (0.47ns)   --->   "%tmp_108 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1215 'mux' 'tmp_108' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1216 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21" [src/conv1.cpp:35]   --->   Operation 1216 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1217 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102" [src/conv1.cpp:35]   --->   Operation 1217 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1218 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183" [src/conv1.cpp:35]   --->   Operation 1218 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1219 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24" [src/conv1.cpp:35]   --->   Operation 1219 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1220 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105" [src/conv1.cpp:35]   --->   Operation 1220 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1221 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186" [src/conv1.cpp:35]   --->   Operation 1221 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1222 [1/1] (0.76ns)   --->   "%empty_330 = add i8 %empty_323, i8 7" [src/conv1.cpp:35]   --->   Operation 1222 'add' 'empty_330' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1223 [1/1] (0.00ns)   --->   "%p_cast98 = zext i8 %empty_330" [src/conv1.cpp:35]   --->   Operation 1223 'zext' 'p_cast98' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1224 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast98" [src/conv1.cpp:35]   --->   Operation 1224 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1225 [1/1] (0.76ns)   --->   "%empty_337 = add i8 %empty_323, i8 14" [src/conv1.cpp:35]   --->   Operation 1225 'add' 'empty_337' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1226 [1/1] (0.00ns)   --->   "%p_cast105 = zext i8 %empty_337" [src/conv1.cpp:35]   --->   Operation 1226 'zext' 'p_cast105' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1227 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast105" [src/conv1.cpp:35]   --->   Operation 1227 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1228 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast98" [src/conv1.cpp:35]   --->   Operation 1228 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1229 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast105" [src/conv1.cpp:35]   --->   Operation 1229 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1230 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_658 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast98" [src/conv1.cpp:35]   --->   Operation 1230 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_658' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1231 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_665 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast105" [src/conv1.cpp:35]   --->   Operation 1231 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_665' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1232 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_753 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496" [src/conv1.cpp:35]   --->   Operation 1232 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_753' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1233 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_754 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577" [src/conv1.cpp:35]   --->   Operation 1233 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_754' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1234 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_755 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_658" [src/conv1.cpp:35]   --->   Operation 1234 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_755' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1235 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_771 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502" [src/conv1.cpp:35]   --->   Operation 1235 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_771' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1236 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_772 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583" [src/conv1.cpp:35]   --->   Operation 1236 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_772' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1237 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_773 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_664" [src/conv1.cpp:35]   --->   Operation 1237 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_773' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1238 [1/1] (0.47ns)   --->   "%tmp_107_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_771, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_772, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_773, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1238 'mux' 'tmp_107_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1239 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_774 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503" [src/conv1.cpp:35]   --->   Operation 1239 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_774' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1240 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_775 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584" [src/conv1.cpp:35]   --->   Operation 1240 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_775' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1241 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_776 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_665" [src/conv1.cpp:35]   --->   Operation 1241 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_776' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1242 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_792 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509" [src/conv1.cpp:35]   --->   Operation 1242 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_792' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1243 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_793 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590" [src/conv1.cpp:35]   --->   Operation 1243 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_793' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1244 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_794 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_671" [src/conv1.cpp:35]   --->   Operation 1244 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_794' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1245 [1/1] (0.47ns)   --->   "%tmp_114_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_792, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_793, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_794, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1245 'mux' 'tmp_114_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1246 [1/1] (0.37ns)   --->   "%select_ln35_15 = select i1 %icmp_ln38, i12 %tmp_107_mid1, i12 %tmp_107" [src/conv1.cpp:35]   --->   Operation 1246 'select' 'select_ln35_15' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln35_13 = sext i12 %select_ln35_15" [src/conv1.cpp:35]   --->   Operation 1247 'sext' 'sext_ln35_13' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln35_19 = sext i12 %select_ln35_21" [src/conv1.cpp:35]   --->   Operation 1248 'sext' 'sext_ln35_19' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1249 [1/1] (0.37ns)   --->   "%select_ln35_22 = select i1 %icmp_ln38, i12 %tmp_114_mid1, i12 %tmp_114" [src/conv1.cpp:35]   --->   Operation 1249 'select' 'select_ln35_22' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1250 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_8 = add i35 %shl_ln53_3, i35 %mul_ln53_4" [src/conv1.cpp:53]   --->   Operation 1250 'add' 'add_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1251 [1/1] (0.79ns)   --->   "%add_ln53_272 = add i11 %mul_ln53_245, i11 %zext_ln53_56" [src/conv1.cpp:53]   --->   Operation 1251 'add' 'add_ln53_272' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln53_59 = zext i11 %add_ln53_272" [src/conv1.cpp:53]   --->   Operation 1252 'zext' 'zext_ln53_59' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1253 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_59" [src/conv1.cpp:53]   --->   Operation 1253 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1254 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_59" [src/conv1.cpp:53]   --->   Operation 1254 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1255 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_59" [src/conv1.cpp:53]   --->   Operation 1255 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_8, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1256 'partselect' 'tmp_216' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1257 [1/1] (0.00ns)   --->   "%shl_ln53_4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_216, i3 0" [src/conv1.cpp:53]   --->   Operation 1257 'bitconcatenate' 'shl_ln53_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1258 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_9)   --->   "%mul_ln53_5 = mul i35 %sext_ln53_5, i35 %sext_ln35_5" [src/conv1.cpp:53]   --->   Operation 1258 'mul' 'mul_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1259 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_9 = add i35 %shl_ln53_4, i35 %mul_ln53_5" [src/conv1.cpp:53]   --->   Operation 1259 'add' 'add_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1260 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_10)   --->   "%mul_ln53_6 = mul i35 %sext_ln53_6, i35 %sext_ln35_6" [src/conv1.cpp:53]   --->   Operation 1260 'mul' 'mul_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1261 [1/1] (0.79ns)   --->   "%add_ln53_289 = add i11 %mul_ln53_244, i11 %zext_ln53_78" [src/conv1.cpp:53]   --->   Operation 1261 'add' 'add_ln53_289' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln53_80 = zext i11 %add_ln53_289" [src/conv1.cpp:53]   --->   Operation 1262 'zext' 'zext_ln53_80' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1263 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_80" [src/conv1.cpp:53]   --->   Operation 1263 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1264 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_80" [src/conv1.cpp:53]   --->   Operation 1264 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1265 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_80" [src/conv1.cpp:53]   --->   Operation 1265 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1266 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587" [src/conv1.cpp:53]   --->   Operation 1266 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1267 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596" [src/conv1.cpp:53]   --->   Operation 1267 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1268 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605" [src/conv1.cpp:53]   --->   Operation 1268 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1269 [1/1] (0.47ns)   --->   "%tmp_183 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616, i2 %trunc_ln53_7" [src/conv1.cpp:53]   --->   Operation 1269 'mux' 'tmp_183' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1270 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_14 = add i35 %shl_ln53_9, i35 %mul_ln53_11" [src/conv1.cpp:53]   --->   Operation 1270 'add' 'add_ln53_14' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_14, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1271 'partselect' 'tmp_300' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1272 [1/1] (0.00ns)   --->   "%shl_ln53_s = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_300, i3 0" [src/conv1.cpp:53]   --->   Operation 1272 'bitconcatenate' 'shl_ln53_s' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1273 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_15)   --->   "%mul_ln53_12 = mul i35 %sext_ln53_12, i35 %sext_ln35_12" [src/conv1.cpp:53]   --->   Operation 1273 'mul' 'mul_ln53_12' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1274 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_15 = add i35 %shl_ln53_s, i35 %mul_ln53_12" [src/conv1.cpp:53]   --->   Operation 1274 'add' 'add_ln53_15' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1275 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_16)   --->   "%mul_ln53_13 = mul i35 %sext_ln53_13, i35 %sext_ln35_13" [src/conv1.cpp:53]   --->   Operation 1275 'mul' 'mul_ln53_13' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln53_15 = sext i24 %tmp_193" [src/conv1.cpp:53]   --->   Operation 1276 'sext' 'sext_ln53_15' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1277 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558" [src/conv1.cpp:53]   --->   Operation 1277 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1278 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567" [src/conv1.cpp:53]   --->   Operation 1278 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1279 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576" [src/conv1.cpp:53]   --->   Operation 1279 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln53_19 = sext i24 %tmp_207" [src/conv1.cpp:53]   --->   Operation 1280 'sext' 'sext_ln53_19' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1281 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_21)   --->   "%mul_ln53_19 = mul i35 %sext_ln53_19, i35 %sext_ln35_19" [src/conv1.cpp:53]   --->   Operation 1281 'mul' 'mul_ln53_19' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln53_20 = sext i24 %tmp_208" [src/conv1.cpp:53]   --->   Operation 1282 'sext' 'sext_ln53_20' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1283 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499" [src/conv1.cpp:53]   --->   Operation 1283 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1284 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508" [src/conv1.cpp:53]   --->   Operation 1284 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1285 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517" [src/conv1.cpp:53]   --->   Operation 1285 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1286 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378" [src/conv1.cpp:53]   --->   Operation 1286 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1287 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387" [src/conv1.cpp:53]   --->   Operation 1287 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1288 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396" [src/conv1.cpp:53]   --->   Operation 1288 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1289 [1/1] (0.47ns)   --->   "%tmp_218 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265, i2 %trunc_ln53_1" [src/conv1.cpp:53]   --->   Operation 1289 'mux' 'tmp_218' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1290 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_80 = add i35 %shl_ln53_74, i35 %mul_ln53_85" [src/conv1.cpp:53]   --->   Operation 1290 'add' 'add_ln53_80' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_80, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1291 'partselect' 'tmp_370' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1292 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_81)   --->   "%mul_ln53_86 = mul i35 %sext_ln53_6, i35 %sext_ln35_5" [src/conv1.cpp:53]   --->   Operation 1292 'mul' 'mul_ln53_86' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1293 [1/13] (1.53ns)   --->   "%urem_ln53_8 = urem i9 %add_ln51_7, i9 88" [src/conv1.cpp:53]   --->   Operation 1293 'urem' 'urem_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1294 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_86 = add i35 %shl_ln53_80, i35 %mul_ln53_92" [src/conv1.cpp:53]   --->   Operation 1294 'add' 'add_ln53_86' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_86, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1295 'partselect' 'tmp_377' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1296 [1/1] (0.00ns)   --->   "%shl_ln53_81 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_377, i3 0" [src/conv1.cpp:53]   --->   Operation 1296 'bitconcatenate' 'shl_ln53_81' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1297 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_87)   --->   "%mul_ln53_93 = mul i35 %sext_ln53_13, i35 %sext_ln35_12" [src/conv1.cpp:53]   --->   Operation 1297 'mul' 'mul_ln53_93' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1298 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_87 = add i35 %shl_ln53_81, i35 %mul_ln53_93" [src/conv1.cpp:53]   --->   Operation 1298 'add' 'add_ln53_87' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1299 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_88)   --->   "%mul_ln53_94 = mul i35 %sext_ln53_14, i35 %sext_ln35_13" [src/conv1.cpp:53]   --->   Operation 1299 'mul' 'mul_ln53_94' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1300 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_93)   --->   "%mul_ln53_100 = mul i35 %sext_ln53_20, i35 %sext_ln35_19" [src/conv1.cpp:53]   --->   Operation 1300 'mul' 'mul_ln53_100' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1301 [1/1] (0.00ns)   --->   "%shl_ln53_146 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_450, i3 0" [src/conv1.cpp:53]   --->   Operation 1301 'bitconcatenate' 'shl_ln53_146' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1302 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_152)   --->   "%mul_ln53_166 = mul i35 %sext_ln53_6, i35 %sext_ln35_4" [src/conv1.cpp:53]   --->   Operation 1302 'mul' 'mul_ln53_166' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1303 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_152 = add i35 %shl_ln53_146, i35 %mul_ln53_166" [src/conv1.cpp:53]   --->   Operation 1303 'add' 'add_ln53_152' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1304 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_153)   --->   "%mul_ln53_167 = mul i35 %sext_ln53_7, i35 %sext_ln35_5" [src/conv1.cpp:53]   --->   Operation 1304 'mul' 'mul_ln53_167' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1305 [2/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 1305 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1306 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_157 = add i35 %shl_ln53_151, i35 %mul_ln53_172" [src/conv1.cpp:53]   --->   Operation 1306 'add' 'add_ln53_157' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_157, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1307 'partselect' 'tmp_457' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1308 [1/1] (0.00ns)   --->   "%shl_ln53_152 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_457, i3 0" [src/conv1.cpp:53]   --->   Operation 1308 'bitconcatenate' 'shl_ln53_152' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 1309 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_158)   --->   "%mul_ln53_173 = mul i35 %sext_ln53_13, i35 %sext_ln35_11" [src/conv1.cpp:53]   --->   Operation 1309 'mul' 'mul_ln53_173' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1310 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_158 = add i35 %shl_ln53_152, i35 %mul_ln53_173" [src/conv1.cpp:53]   --->   Operation 1310 'add' 'add_ln53_158' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1311 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_159)   --->   "%mul_ln53_174 = mul i35 %sext_ln53_14, i35 %sext_ln35_12" [src/conv1.cpp:53]   --->   Operation 1311 'mul' 'mul_ln53_174' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1312 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_160)   --->   "%mul_ln53_175 = mul i35 %sext_ln53_15, i35 %sext_ln35_13" [src/conv1.cpp:53]   --->   Operation 1312 'mul' 'mul_ln53_175' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 2.03>
ST_26 : Operation 1313 [1/1] (0.76ns)   --->   "%empty_241 = add i8 %empty_233, i8 8" [src/conv1.cpp:35]   --->   Operation 1313 'add' 'empty_241' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1314 [1/1] (0.00ns)   --->   "%p_cast12 = zext i8 %empty_241" [src/conv1.cpp:35]   --->   Operation 1314 'zext' 'p_cast12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1315 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast12" [src/conv1.cpp:35]   --->   Operation 1315 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1316 [1/1] (0.76ns)   --->   "%empty_261 = add i8 %empty_233, i8 28" [src/conv1.cpp:35]   --->   Operation 1316 'add' 'empty_261' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1317 [1/1] (0.00ns)   --->   "%p_cast38 = zext i8 %empty_261" [src/conv1.cpp:35]   --->   Operation 1317 'zext' 'p_cast38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1318 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast38" [src/conv1.cpp:35]   --->   Operation 1318 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1319 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast12" [src/conv1.cpp:35]   --->   Operation 1319 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1320 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast38" [src/conv1.cpp:35]   --->   Operation 1320 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1321 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast12" [src/conv1.cpp:35]   --->   Operation 1321 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1322 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast38" [src/conv1.cpp:35]   --->   Operation 1322 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1323 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11" [src/conv1.cpp:35]   --->   Operation 1323 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1324 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92" [src/conv1.cpp:35]   --->   Operation 1324 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1325 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173" [src/conv1.cpp:35]   --->   Operation 1325 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1326 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21" [src/conv1.cpp:35]   --->   Operation 1326 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1327 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102" [src/conv1.cpp:35]   --->   Operation 1327 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1328 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183" [src/conv1.cpp:35]   --->   Operation 1328 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1329 [1/1] (0.47ns)   --->   "%tmp_112 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1329 'mux' 'tmp_112' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1330 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24" [src/conv1.cpp:35]   --->   Operation 1330 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1331 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105" [src/conv1.cpp:35]   --->   Operation 1331 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1332 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186" [src/conv1.cpp:35]   --->   Operation 1332 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1333 [1/1] (0.47ns)   --->   "%tmp_115 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1333 'mux' 'tmp_115' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1334 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31" [src/conv1.cpp:35]   --->   Operation 1334 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1335 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112" [src/conv1.cpp:35]   --->   Operation 1335 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1336 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193" [src/conv1.cpp:35]   --->   Operation 1336 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1337 [1/1] (0.76ns)   --->   "%empty_341 = add i8 %empty_323, i8 18" [src/conv1.cpp:35]   --->   Operation 1337 'add' 'empty_341' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1338 [1/1] (0.00ns)   --->   "%p_cast109 = zext i8 %empty_341" [src/conv1.cpp:35]   --->   Operation 1338 'zext' 'p_cast109' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1339 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast109" [src/conv1.cpp:35]   --->   Operation 1339 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1340 [1/1] (0.76ns)   --->   "%empty_344 = add i8 %empty_323, i8 21" [src/conv1.cpp:35]   --->   Operation 1340 'add' 'empty_344' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1341 [1/1] (0.00ns)   --->   "%p_cast112 = zext i8 %empty_344" [src/conv1.cpp:35]   --->   Operation 1341 'zext' 'p_cast112' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1342 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast112" [src/conv1.cpp:35]   --->   Operation 1342 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1343 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast109" [src/conv1.cpp:35]   --->   Operation 1343 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1344 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast112" [src/conv1.cpp:35]   --->   Operation 1344 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1345 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_669 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast109" [src/conv1.cpp:35]   --->   Operation 1345 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_669' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1346 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_672 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast112" [src/conv1.cpp:35]   --->   Operation 1346 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_672' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1347 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_753 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496" [src/conv1.cpp:35]   --->   Operation 1347 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_753' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1348 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_754 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577" [src/conv1.cpp:35]   --->   Operation 1348 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_754' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1349 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_755 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_658" [src/conv1.cpp:35]   --->   Operation 1349 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_755' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1350 [1/1] (0.47ns)   --->   "%tmp_101_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_753, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_754, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_755, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1350 'mux' 'tmp_101_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1351 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_774 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503" [src/conv1.cpp:35]   --->   Operation 1351 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_774' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1352 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_775 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584" [src/conv1.cpp:35]   --->   Operation 1352 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_775' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1353 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_776 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_665" [src/conv1.cpp:35]   --->   Operation 1353 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_776' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1354 [1/1] (0.47ns)   --->   "%tmp_108_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_774, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_775, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_776, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1354 'mux' 'tmp_108_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1355 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_786 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507" [src/conv1.cpp:35]   --->   Operation 1355 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_786' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1356 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_787 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588" [src/conv1.cpp:35]   --->   Operation 1356 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_787' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1357 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_788 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_669" [src/conv1.cpp:35]   --->   Operation 1357 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_788' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1358 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_795 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510" [src/conv1.cpp:35]   --->   Operation 1358 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_795' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1359 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_796 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591" [src/conv1.cpp:35]   --->   Operation 1359 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_796' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1360 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_797 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_672" [src/conv1.cpp:35]   --->   Operation 1360 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_797' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1361 [1/1] (0.37ns)   --->   "%select_ln35_9 = select i1 %icmp_ln38, i12 %tmp_101_mid1, i12 %tmp_101" [src/conv1.cpp:35]   --->   Operation 1361 'select' 'select_ln35_9' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1362 [1/1] (0.37ns)   --->   "%select_ln35_16 = select i1 %icmp_ln38, i12 %tmp_108_mid1, i12 %tmp_108" [src/conv1.cpp:35]   --->   Operation 1362 'select' 'select_ln35_16' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln35_20 = sext i12 %select_ln35_22" [src/conv1.cpp:35]   --->   Operation 1363 'sext' 'sext_ln35_20' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1364 [1/1] (0.79ns)   --->   "%add_ln53_246 = add i11 %mul_ln53_246, i11 %zext_ln53_23" [src/conv1.cpp:53]   --->   Operation 1364 'add' 'add_ln53_246' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln53_27 = zext i11 %add_ln53_246" [src/conv1.cpp:53]   --->   Operation 1365 'zext' 'zext_ln53_27' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1366 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_27" [src/conv1.cpp:53]   --->   Operation 1366 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1367 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_27" [src/conv1.cpp:53]   --->   Operation 1367 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1368 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_27" [src/conv1.cpp:53]   --->   Operation 1368 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1369 [1/1] (0.79ns)   --->   "%add_ln53_255 = add i11 %mul_ln53_246, i11 %zext_ln53_34" [src/conv1.cpp:53]   --->   Operation 1369 'add' 'add_ln53_255' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln53_38 = zext i11 %add_ln53_255" [src/conv1.cpp:53]   --->   Operation 1370 'zext' 'zext_ln53_38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1371 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_38" [src/conv1.cpp:53]   --->   Operation 1371 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1372 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_38" [src/conv1.cpp:53]   --->   Operation 1372 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1373 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_38" [src/conv1.cpp:53]   --->   Operation 1373 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1374 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_9 = add i35 %shl_ln53_4, i35 %mul_ln53_5" [src/conv1.cpp:53]   --->   Operation 1374 'add' 'add_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_9, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1375 'partselect' 'tmp_295' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1376 [1/1] (0.00ns)   --->   "%shl_ln53_5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_295, i3 0" [src/conv1.cpp:53]   --->   Operation 1376 'bitconcatenate' 'shl_ln53_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1377 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_10)   --->   "%mul_ln53_6 = mul i35 %sext_ln53_6, i35 %sext_ln35_6" [src/conv1.cpp:53]   --->   Operation 1377 'mul' 'mul_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1378 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_10 = add i35 %shl_ln53_5, i35 %mul_ln53_6" [src/conv1.cpp:53]   --->   Operation 1378 'add' 'add_ln53_10' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln53_8 = sext i24 %tmp_183" [src/conv1.cpp:53]   --->   Operation 1379 'sext' 'sext_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1380 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_15 = add i35 %shl_ln53_s, i35 %mul_ln53_12" [src/conv1.cpp:53]   --->   Operation 1380 'add' 'add_ln53_15' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1381 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_15, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1381 'partselect' 'tmp_301' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1382 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_16)   --->   "%mul_ln53_13 = mul i35 %sext_ln53_13, i35 %sext_ln35_13" [src/conv1.cpp:53]   --->   Operation 1382 'mul' 'mul_ln53_13' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1383 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558" [src/conv1.cpp:53]   --->   Operation 1383 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1384 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567" [src/conv1.cpp:53]   --->   Operation 1384 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1385 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576" [src/conv1.cpp:53]   --->   Operation 1385 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1386 [1/1] (0.47ns)   --->   "%tmp_194 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337, i2 %trunc_ln53_5" [src/conv1.cpp:53]   --->   Operation 1386 'mux' 'tmp_194' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1387 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_21)   --->   "%mul_ln53_19 = mul i35 %sext_ln53_19, i35 %sext_ln35_19" [src/conv1.cpp:53]   --->   Operation 1387 'mul' 'mul_ln53_19' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1388 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_22)   --->   "%mul_ln53_20 = mul i35 %sext_ln53_20, i35 %sext_ln35_20" [src/conv1.cpp:53]   --->   Operation 1388 'mul' 'mul_ln53_20' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln53_21 = sext i24 %tmp_209" [src/conv1.cpp:53]   --->   Operation 1389 'sext' 'sext_ln53_21' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1390 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499" [src/conv1.cpp:53]   --->   Operation 1390 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1391 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508" [src/conv1.cpp:53]   --->   Operation 1391 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1392 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517" [src/conv1.cpp:53]   --->   Operation 1392 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1393 [1/1] (0.47ns)   --->   "%tmp_211 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304, i2 %trunc_ln53_s" [src/conv1.cpp:53]   --->   Operation 1393 'mux' 'tmp_211' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1394 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410" [src/conv1.cpp:53]   --->   Operation 1394 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1395 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419" [src/conv1.cpp:53]   --->   Operation 1395 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1396 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428" [src/conv1.cpp:53]   --->   Operation 1396 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1397 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440" [src/conv1.cpp:53]   --->   Operation 1397 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1398 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449" [src/conv1.cpp:53]   --->   Operation 1398 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1399 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458" [src/conv1.cpp:53]   --->   Operation 1399 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1400 [1/1] (0.00ns)   --->   "%shl_ln53_75 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_370, i3 0" [src/conv1.cpp:53]   --->   Operation 1400 'bitconcatenate' 'shl_ln53_75' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1401 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_81)   --->   "%mul_ln53_86 = mul i35 %sext_ln53_6, i35 %sext_ln35_5" [src/conv1.cpp:53]   --->   Operation 1401 'mul' 'mul_ln53_86' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1402 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_81 = add i35 %shl_ln53_75, i35 %mul_ln53_86" [src/conv1.cpp:53]   --->   Operation 1402 'add' 'add_ln53_81' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1403 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_82)   --->   "%mul_ln53_87 = mul i35 %sext_ln53_7, i35 %sext_ln35_6" [src/conv1.cpp:53]   --->   Operation 1403 'mul' 'mul_ln53_87' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1404 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_87 = add i35 %shl_ln53_81, i35 %mul_ln53_93" [src/conv1.cpp:53]   --->   Operation 1404 'add' 'add_ln53_87' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_87, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1405 'partselect' 'tmp_378' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1406 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_88)   --->   "%mul_ln53_94 = mul i35 %sext_ln53_14, i35 %sext_ln35_13" [src/conv1.cpp:53]   --->   Operation 1406 'mul' 'mul_ln53_94' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1407 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_93)   --->   "%mul_ln53_100 = mul i35 %sext_ln53_20, i35 %sext_ln35_19" [src/conv1.cpp:53]   --->   Operation 1407 'mul' 'mul_ln53_100' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1408 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_94)   --->   "%mul_ln53_101 = mul i35 %sext_ln53_21, i35 %sext_ln35_20" [src/conv1.cpp:53]   --->   Operation 1408 'mul' 'mul_ln53_101' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1409 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_152 = add i35 %shl_ln53_146, i35 %mul_ln53_166" [src/conv1.cpp:53]   --->   Operation 1409 'add' 'add_ln53_152' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_152, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1410 'partselect' 'tmp_451' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1411 [1/1] (0.00ns)   --->   "%shl_ln53_147 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_451, i3 0" [src/conv1.cpp:53]   --->   Operation 1411 'bitconcatenate' 'shl_ln53_147' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1412 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_153)   --->   "%mul_ln53_167 = mul i35 %sext_ln53_7, i35 %sext_ln35_5" [src/conv1.cpp:53]   --->   Operation 1412 'mul' 'mul_ln53_167' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1413 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_153 = add i35 %shl_ln53_147, i35 %mul_ln53_167" [src/conv1.cpp:53]   --->   Operation 1413 'add' 'add_ln53_153' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1414 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_154)   --->   "%mul_ln53_168 = mul i35 %sext_ln53_8, i35 %sext_ln35_6" [src/conv1.cpp:53]   --->   Operation 1414 'mul' 'mul_ln53_168' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1415 [1/13] (1.53ns)   --->   "%urem_ln53_9 = urem i9 %add_ln51_8, i9 88" [src/conv1.cpp:53]   --->   Operation 1415 'urem' 'urem_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1416 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_158 = add i35 %shl_ln53_152, i35 %mul_ln53_173" [src/conv1.cpp:53]   --->   Operation 1416 'add' 'add_ln53_158' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1417 [1/1] (0.00ns)   --->   "%tmp_458 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_158, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1417 'partselect' 'tmp_458' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1418 [1/1] (0.00ns)   --->   "%shl_ln53_153 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_458, i3 0" [src/conv1.cpp:53]   --->   Operation 1418 'bitconcatenate' 'shl_ln53_153' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_26 : Operation 1419 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_159)   --->   "%mul_ln53_174 = mul i35 %sext_ln53_14, i35 %sext_ln35_12" [src/conv1.cpp:53]   --->   Operation 1419 'mul' 'mul_ln53_174' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1420 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_159 = add i35 %shl_ln53_153, i35 %mul_ln53_174" [src/conv1.cpp:53]   --->   Operation 1420 'add' 'add_ln53_159' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1421 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_160)   --->   "%mul_ln53_175 = mul i35 %sext_ln53_15, i35 %sext_ln35_13" [src/conv1.cpp:53]   --->   Operation 1421 'mul' 'mul_ln53_175' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1422 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_165)   --->   "%mul_ln53_181 = mul i35 %sext_ln53_21, i35 %sext_ln35_19" [src/conv1.cpp:53]   --->   Operation 1422 'mul' 'mul_ln53_181' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 5.13>
ST_27 : Operation 1423 [1/1] (0.76ns)   --->   "%empty_248 = add i8 %empty_233, i8 15" [src/conv1.cpp:35]   --->   Operation 1423 'add' 'empty_248' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1424 [1/1] (0.00ns)   --->   "%p_cast19 = zext i8 %empty_248" [src/conv1.cpp:35]   --->   Operation 1424 'zext' 'p_cast19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1425 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast19" [src/conv1.cpp:35]   --->   Operation 1425 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1426 [1/1] (0.76ns)   --->   "%empty_255 = add i8 %empty_233, i8 22" [src/conv1.cpp:35]   --->   Operation 1426 'add' 'empty_255' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1427 [1/1] (0.00ns)   --->   "%p_cast26 = zext i8 %empty_255" [src/conv1.cpp:35]   --->   Operation 1427 'zext' 'p_cast26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1428 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast26" [src/conv1.cpp:35]   --->   Operation 1428 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1429 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast19" [src/conv1.cpp:35]   --->   Operation 1429 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1430 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast26" [src/conv1.cpp:35]   --->   Operation 1430 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1431 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast19" [src/conv1.cpp:35]   --->   Operation 1431 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1432 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast26" [src/conv1.cpp:35]   --->   Operation 1432 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1433 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11" [src/conv1.cpp:35]   --->   Operation 1433 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1434 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92" [src/conv1.cpp:35]   --->   Operation 1434 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1435 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173" [src/conv1.cpp:35]   --->   Operation 1435 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1436 [1/1] (0.47ns)   --->   "%tmp_102 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1436 'mux' 'tmp_102' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1437 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18" [src/conv1.cpp:35]   --->   Operation 1437 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1438 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99" [src/conv1.cpp:35]   --->   Operation 1438 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1439 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180" [src/conv1.cpp:35]   --->   Operation 1439 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1440 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25" [src/conv1.cpp:35]   --->   Operation 1440 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1441 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106" [src/conv1.cpp:35]   --->   Operation 1441 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1442 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187" [src/conv1.cpp:35]   --->   Operation 1442 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1443 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31" [src/conv1.cpp:35]   --->   Operation 1443 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1444 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112" [src/conv1.cpp:35]   --->   Operation 1444 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1445 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193" [src/conv1.cpp:35]   --->   Operation 1445 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1446 [1/1] (0.47ns)   --->   "%tmp_122 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1446 'mux' 'tmp_122' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1447 [1/1] (0.76ns)   --->   "%empty_331 = add i8 %empty_323, i8 8" [src/conv1.cpp:35]   --->   Operation 1447 'add' 'empty_331' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1448 [1/1] (0.00ns)   --->   "%p_cast99 = zext i8 %empty_331" [src/conv1.cpp:35]   --->   Operation 1448 'zext' 'p_cast99' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1449 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast99" [src/conv1.cpp:35]   --->   Operation 1449 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1450 [1/1] (0.76ns)   --->   "%empty_351 = add i8 %empty_323, i8 28" [src/conv1.cpp:35]   --->   Operation 1450 'add' 'empty_351' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1451 [1/1] (0.00ns)   --->   "%p_cast119 = zext i8 %empty_351" [src/conv1.cpp:35]   --->   Operation 1451 'zext' 'p_cast119' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1452 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast119" [src/conv1.cpp:35]   --->   Operation 1452 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1453 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast99" [src/conv1.cpp:35]   --->   Operation 1453 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1454 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast119" [src/conv1.cpp:35]   --->   Operation 1454 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1455 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_659 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast99" [src/conv1.cpp:35]   --->   Operation 1455 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_659' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1456 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_679 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast119" [src/conv1.cpp:35]   --->   Operation 1456 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_679' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1457 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_756 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497" [src/conv1.cpp:35]   --->   Operation 1457 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_756' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1458 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_757 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578" [src/conv1.cpp:35]   --->   Operation 1458 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_757' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1459 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_758 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_659" [src/conv1.cpp:35]   --->   Operation 1459 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_758' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1460 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_786 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507" [src/conv1.cpp:35]   --->   Operation 1460 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_786' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1461 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_787 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588" [src/conv1.cpp:35]   --->   Operation 1461 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_787' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1462 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_788 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_669" [src/conv1.cpp:35]   --->   Operation 1462 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_788' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1463 [1/1] (0.47ns)   --->   "%tmp_112_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_786, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_787, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_788, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1463 'mux' 'tmp_112_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1464 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_795 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510" [src/conv1.cpp:35]   --->   Operation 1464 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_795' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1465 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_796 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591" [src/conv1.cpp:35]   --->   Operation 1465 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_796' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1466 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_797 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_672" [src/conv1.cpp:35]   --->   Operation 1466 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_797' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1467 [1/1] (0.47ns)   --->   "%tmp_115_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_795, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_796, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_797, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1467 'mux' 'tmp_115_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1468 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_816 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517" [src/conv1.cpp:35]   --->   Operation 1468 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_816' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1469 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_817 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598" [src/conv1.cpp:35]   --->   Operation 1469 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_817' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1470 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_818 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_679" [src/conv1.cpp:35]   --->   Operation 1470 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_818' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln35_14 = sext i12 %select_ln35_16" [src/conv1.cpp:35]   --->   Operation 1471 'sext' 'sext_ln35_14' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1472 [1/1] (0.37ns)   --->   "%select_ln35_20 = select i1 %icmp_ln38, i12 %tmp_112_mid1, i12 %tmp_112" [src/conv1.cpp:35]   --->   Operation 1472 'select' 'select_ln35_20' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln35_18 = sext i12 %select_ln35_20" [src/conv1.cpp:35]   --->   Operation 1473 'sext' 'sext_ln35_18' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1474 [1/1] (0.37ns)   --->   "%select_ln35_23 = select i1 %icmp_ln38, i12 %tmp_115_mid1, i12 %tmp_115" [src/conv1.cpp:35]   --->   Operation 1474 'select' 'select_ln35_23' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln35_21 = sext i12 %select_ln35_23" [src/conv1.cpp:35]   --->   Operation 1475 'sext' 'sext_ln35_21' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1476 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_10 = add i35 %shl_ln53_5, i35 %mul_ln53_6" [src/conv1.cpp:53]   --->   Operation 1476 'add' 'add_ln53_10' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1477 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_10, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1477 'partselect' 'tmp_296' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1478 [1/1] (0.79ns)   --->   "%add_ln53_298 = add i11 %mul_ln53_244, i11 %zext_ln53_89" [src/conv1.cpp:53]   --->   Operation 1478 'add' 'add_ln53_298' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln53_91 = zext i11 %add_ln53_298" [src/conv1.cpp:53]   --->   Operation 1479 'zext' 'zext_ln53_91' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1480 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_91" [src/conv1.cpp:53]   --->   Operation 1480 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1481 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_91" [src/conv1.cpp:53]   --->   Operation 1481 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1482 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_91" [src/conv1.cpp:53]   --->   Operation 1482 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1483 [1/1] (0.00ns)   --->   "%shl_ln53_10 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_301, i3 0" [src/conv1.cpp:53]   --->   Operation 1483 'bitconcatenate' 'shl_ln53_10' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1484 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_16)   --->   "%mul_ln53_13 = mul i35 %sext_ln53_13, i35 %sext_ln35_13" [src/conv1.cpp:53]   --->   Operation 1484 'mul' 'mul_ln53_13' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1485 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_16 = add i35 %shl_ln53_10, i35 %mul_ln53_13" [src/conv1.cpp:53]   --->   Operation 1485 'add' 'add_ln53_16' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1486 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_17)   --->   "%mul_ln53_14 = mul i35 %sext_ln53_14, i35 %sext_ln35_14" [src/conv1.cpp:53]   --->   Operation 1486 'mul' 'mul_ln53_14' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1487 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588" [src/conv1.cpp:53]   --->   Operation 1487 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1488 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597" [src/conv1.cpp:53]   --->   Operation 1488 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1489 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606" [src/conv1.cpp:53]   --->   Operation 1489 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln53_18 = sext i24 %tmp_206" [src/conv1.cpp:53]   --->   Operation 1490 'sext' 'sext_ln53_18' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1491 [1/1] (2.96ns)   --->   "%mul_ln53_18 = mul i35 %sext_ln53_18, i35 %sext_ln35_18" [src/conv1.cpp:53]   --->   Operation 1491 'mul' 'mul_ln53_18' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_18, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1492 'partselect' 'tmp_306' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1493 [1/1] (0.00ns)   --->   "%shl_ln53_15 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_306, i3 0" [src/conv1.cpp:53]   --->   Operation 1493 'bitconcatenate' 'shl_ln53_15' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1494 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_21)   --->   "%mul_ln53_19 = mul i35 %sext_ln53_19, i35 %sext_ln35_19" [src/conv1.cpp:53]   --->   Operation 1494 'mul' 'mul_ln53_19' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1495 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_21 = add i35 %shl_ln53_15, i35 %mul_ln53_19" [src/conv1.cpp:53]   --->   Operation 1495 'add' 'add_ln53_21' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1496 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_22)   --->   "%mul_ln53_20 = mul i35 %sext_ln53_20, i35 %sext_ln35_20" [src/conv1.cpp:53]   --->   Operation 1496 'mul' 'mul_ln53_20' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1497 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_23)   --->   "%mul_ln53_21 = mul i35 %sext_ln53_21, i35 %sext_ln35_21" [src/conv1.cpp:53]   --->   Operation 1497 'mul' 'mul_ln53_21' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln53_22 = sext i24 %tmp_210" [src/conv1.cpp:53]   --->   Operation 1498 'sext' 'sext_ln53_22' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1499 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410" [src/conv1.cpp:53]   --->   Operation 1499 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1500 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419" [src/conv1.cpp:53]   --->   Operation 1500 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1501 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428" [src/conv1.cpp:53]   --->   Operation 1501 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1502 [1/1] (0.47ns)   --->   "%tmp_219 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268, i2 %trunc_ln53_4" [src/conv1.cpp:53]   --->   Operation 1502 'mux' 'tmp_219' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1503 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440" [src/conv1.cpp:53]   --->   Operation 1503 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1504 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449" [src/conv1.cpp:53]   --->   Operation 1504 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1505 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458" [src/conv1.cpp:53]   --->   Operation 1505 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1506 [1/1] (0.47ns)   --->   "%tmp_220 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271, i2 %trunc_ln53_6" [src/conv1.cpp:53]   --->   Operation 1506 'mux' 'tmp_220' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1507 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_81 = add i35 %shl_ln53_75, i35 %mul_ln53_86" [src/conv1.cpp:53]   --->   Operation 1507 'add' 'add_ln53_81' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1508 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_81, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1508 'partselect' 'tmp_371' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1509 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_82)   --->   "%mul_ln53_87 = mul i35 %sext_ln53_7, i35 %sext_ln35_6" [src/conv1.cpp:53]   --->   Operation 1509 'mul' 'mul_ln53_87' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1510 [1/1] (0.00ns)   --->   "%zext_ln53_100 = zext i9 %urem_ln53_8" [src/conv1.cpp:53]   --->   Operation 1510 'zext' 'zext_ln53_100' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1511 [1/1] (0.79ns)   --->   "%add_ln53_307 = add i11 %mul_ln53_243, i11 %zext_ln53_100" [src/conv1.cpp:53]   --->   Operation 1511 'add' 'add_ln53_307' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln53_102 = zext i11 %add_ln53_307" [src/conv1.cpp:53]   --->   Operation 1512 'zext' 'zext_ln53_102' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1513 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_102" [src/conv1.cpp:53]   --->   Operation 1513 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1514 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_102" [src/conv1.cpp:53]   --->   Operation 1514 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1515 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_102" [src/conv1.cpp:53]   --->   Operation 1515 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1516 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94" [src/conv1.cpp:53]   --->   Operation 1516 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1517 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103" [src/conv1.cpp:53]   --->   Operation 1517 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1518 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112" [src/conv1.cpp:53]   --->   Operation 1518 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1519 [1/1] (0.00ns)   --->   "%shl_ln53_82 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_378, i3 0" [src/conv1.cpp:53]   --->   Operation 1519 'bitconcatenate' 'shl_ln53_82' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1520 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_88)   --->   "%mul_ln53_94 = mul i35 %sext_ln53_14, i35 %sext_ln35_13" [src/conv1.cpp:53]   --->   Operation 1520 'mul' 'mul_ln53_94' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1521 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_88 = add i35 %shl_ln53_82, i35 %mul_ln53_94" [src/conv1.cpp:53]   --->   Operation 1521 'add' 'add_ln53_88' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1522 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_89)   --->   "%mul_ln53_95 = mul i35 %sext_ln53_15, i35 %sext_ln35_14" [src/conv1.cpp:53]   --->   Operation 1522 'mul' 'mul_ln53_95' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1523 [1/1] (2.96ns)   --->   "%mul_ln53_99 = mul i35 %sext_ln53_19, i35 %sext_ln35_18" [src/conv1.cpp:53]   --->   Operation 1523 'mul' 'mul_ln53_99' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1524 [1/1] (0.00ns)   --->   "%tmp_384 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_99, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1524 'partselect' 'tmp_384' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1525 [1/1] (0.00ns)   --->   "%shl_ln53_87 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_384, i3 0" [src/conv1.cpp:53]   --->   Operation 1525 'bitconcatenate' 'shl_ln53_87' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1526 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_93)   --->   "%mul_ln53_100 = mul i35 %sext_ln53_20, i35 %sext_ln35_19" [src/conv1.cpp:53]   --->   Operation 1526 'mul' 'mul_ln53_100' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1527 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_93 = add i35 %shl_ln53_87, i35 %mul_ln53_100" [src/conv1.cpp:53]   --->   Operation 1527 'add' 'add_ln53_93' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1528 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_94)   --->   "%mul_ln53_101 = mul i35 %sext_ln53_21, i35 %sext_ln35_20" [src/conv1.cpp:53]   --->   Operation 1528 'mul' 'mul_ln53_101' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1529 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_95)   --->   "%mul_ln53_102 = mul i35 %sext_ln53_22, i35 %sext_ln35_21" [src/conv1.cpp:53]   --->   Operation 1529 'mul' 'mul_ln53_102' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1530 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_153 = add i35 %shl_ln53_147, i35 %mul_ln53_167" [src/conv1.cpp:53]   --->   Operation 1530 'add' 'add_ln53_153' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1531 [1/1] (0.00ns)   --->   "%tmp_452 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_153, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1531 'partselect' 'tmp_452' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1532 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_154)   --->   "%mul_ln53_168 = mul i35 %sext_ln53_8, i35 %sext_ln35_6" [src/conv1.cpp:53]   --->   Operation 1532 'mul' 'mul_ln53_168' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1533 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_159 = add i35 %shl_ln53_153, i35 %mul_ln53_174" [src/conv1.cpp:53]   --->   Operation 1533 'add' 'add_ln53_159' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1534 [1/1] (0.00ns)   --->   "%tmp_459 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_159, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1534 'partselect' 'tmp_459' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1535 [1/1] (0.00ns)   --->   "%shl_ln53_154 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_459, i3 0" [src/conv1.cpp:53]   --->   Operation 1535 'bitconcatenate' 'shl_ln53_154' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_27 : Operation 1536 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_160)   --->   "%mul_ln53_175 = mul i35 %sext_ln53_15, i35 %sext_ln35_13" [src/conv1.cpp:53]   --->   Operation 1536 'mul' 'mul_ln53_175' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1537 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_160 = add i35 %shl_ln53_154, i35 %mul_ln53_175" [src/conv1.cpp:53]   --->   Operation 1537 'add' 'add_ln53_160' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1538 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_165)   --->   "%mul_ln53_181 = mul i35 %sext_ln53_21, i35 %sext_ln35_19" [src/conv1.cpp:53]   --->   Operation 1538 'mul' 'mul_ln53_181' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1539 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_166)   --->   "%mul_ln53_182 = mul i35 %sext_ln53_22, i35 %sext_ln35_20" [src/conv1.cpp:53]   --->   Operation 1539 'mul' 'mul_ln53_182' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 3.61>
ST_28 : Operation 1540 [1/1] (0.76ns)   --->   "%empty_249 = add i8 %empty_233, i8 16" [src/conv1.cpp:35]   --->   Operation 1540 'add' 'empty_249' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1541 [1/1] (0.00ns)   --->   "%p_cast20 = zext i8 %empty_249" [src/conv1.cpp:35]   --->   Operation 1541 'zext' 'p_cast20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1542 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast20" [src/conv1.cpp:35]   --->   Operation 1542 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1543 [1/1] (0.76ns)   --->   "%empty_262 = add i8 %empty_233, i8 29" [src/conv1.cpp:35]   --->   Operation 1543 'add' 'empty_262' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1544 [1/1] (0.00ns)   --->   "%p_cast39 = zext i8 %empty_262" [src/conv1.cpp:35]   --->   Operation 1544 'zext' 'p_cast39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1545 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast39" [src/conv1.cpp:35]   --->   Operation 1545 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1546 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast20" [src/conv1.cpp:35]   --->   Operation 1546 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1547 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast39" [src/conv1.cpp:35]   --->   Operation 1547 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1548 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast20" [src/conv1.cpp:35]   --->   Operation 1548 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1549 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast39" [src/conv1.cpp:35]   --->   Operation 1549 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1550 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18" [src/conv1.cpp:35]   --->   Operation 1550 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1551 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99" [src/conv1.cpp:35]   --->   Operation 1551 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1552 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180" [src/conv1.cpp:35]   --->   Operation 1552 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1553 [1/1] (0.47ns)   --->   "%tmp_109 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1553 'mux' 'tmp_109' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1554 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19" [src/conv1.cpp:35]   --->   Operation 1554 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1555 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100" [src/conv1.cpp:35]   --->   Operation 1555 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1556 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181" [src/conv1.cpp:35]   --->   Operation 1556 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1557 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25" [src/conv1.cpp:35]   --->   Operation 1557 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1558 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106" [src/conv1.cpp:35]   --->   Operation 1558 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1559 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187" [src/conv1.cpp:35]   --->   Operation 1559 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1560 [1/1] (0.47ns)   --->   "%tmp_116 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1560 'mux' 'tmp_116' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1561 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32" [src/conv1.cpp:35]   --->   Operation 1561 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1562 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113" [src/conv1.cpp:35]   --->   Operation 1562 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1563 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194" [src/conv1.cpp:35]   --->   Operation 1563 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1564 [1/1] (0.76ns)   --->   "%empty_338 = add i8 %empty_323, i8 15" [src/conv1.cpp:35]   --->   Operation 1564 'add' 'empty_338' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1565 [1/1] (0.00ns)   --->   "%p_cast106 = zext i8 %empty_338" [src/conv1.cpp:35]   --->   Operation 1565 'zext' 'p_cast106' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1566 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast106" [src/conv1.cpp:35]   --->   Operation 1566 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1567 [1/1] (0.76ns)   --->   "%empty_345 = add i8 %empty_323, i8 22" [src/conv1.cpp:35]   --->   Operation 1567 'add' 'empty_345' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1568 [1/1] (0.00ns)   --->   "%p_cast113 = zext i8 %empty_345" [src/conv1.cpp:35]   --->   Operation 1568 'zext' 'p_cast113' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1569 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast113" [src/conv1.cpp:35]   --->   Operation 1569 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1570 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast106" [src/conv1.cpp:35]   --->   Operation 1570 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1571 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast113" [src/conv1.cpp:35]   --->   Operation 1571 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1572 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_666 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast106" [src/conv1.cpp:35]   --->   Operation 1572 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_666' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1573 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_673 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast113" [src/conv1.cpp:35]   --->   Operation 1573 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_673' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1574 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_756 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497" [src/conv1.cpp:35]   --->   Operation 1574 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_756' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1575 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_757 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578" [src/conv1.cpp:35]   --->   Operation 1575 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_757' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1576 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_758 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_659" [src/conv1.cpp:35]   --->   Operation 1576 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_758' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1577 [1/1] (0.47ns)   --->   "%tmp_102_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_756, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_757, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_758, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1577 'mux' 'tmp_102_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1578 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_777 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504" [src/conv1.cpp:35]   --->   Operation 1578 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_777' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1579 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_778 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585" [src/conv1.cpp:35]   --->   Operation 1579 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_778' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1580 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_779 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_666" [src/conv1.cpp:35]   --->   Operation 1580 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_779' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1581 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_798 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511" [src/conv1.cpp:35]   --->   Operation 1581 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_798' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1582 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_799 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592" [src/conv1.cpp:35]   --->   Operation 1582 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_799' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1583 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_800 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_673" [src/conv1.cpp:35]   --->   Operation 1583 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_800' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1584 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_816 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517" [src/conv1.cpp:35]   --->   Operation 1584 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_816' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1585 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_817 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598" [src/conv1.cpp:35]   --->   Operation 1585 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_817' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1586 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_818 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_679" [src/conv1.cpp:35]   --->   Operation 1586 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_818' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1587 [1/1] (0.47ns)   --->   "%tmp_122_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_816, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_817, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_818, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1587 'mux' 'tmp_122_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1588 [1/1] (0.00ns)   --->   "%sext_ln35_7 = sext i12 %select_ln35_9" [src/conv1.cpp:35]   --->   Operation 1588 'sext' 'sext_ln35_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1589 [1/1] (0.37ns)   --->   "%select_ln35_10 = select i1 %icmp_ln38, i12 %tmp_102_mid1, i12 %tmp_102" [src/conv1.cpp:35]   --->   Operation 1589 'select' 'select_ln35_10' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1590 [1/1] (0.37ns)   --->   "%select_ln35_30 = select i1 %icmp_ln38, i12 %tmp_122_mid1, i12 %tmp_122" [src/conv1.cpp:35]   --->   Operation 1590 'select' 'select_ln35_30' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1591 [1/1] (0.79ns)   --->   "%add_ln53_264 = add i11 %mul_ln53_246, i11 %zext_ln53_45" [src/conv1.cpp:53]   --->   Operation 1591 'add' 'add_ln53_264' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln53_49 = zext i11 %add_ln53_264" [src/conv1.cpp:53]   --->   Operation 1592 'zext' 'zext_ln53_49' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1593 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_49" [src/conv1.cpp:53]   --->   Operation 1593 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1594 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_49" [src/conv1.cpp:53]   --->   Operation 1594 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1595 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_49" [src/conv1.cpp:53]   --->   Operation 1595 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1596 [1/1] (0.79ns)   --->   "%add_ln53_281 = add i11 %mul_ln53_245, i11 %zext_ln53_67" [src/conv1.cpp:53]   --->   Operation 1596 'add' 'add_ln53_281' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln53_70 = zext i11 %add_ln53_281" [src/conv1.cpp:53]   --->   Operation 1597 'zext' 'zext_ln53_70' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1598 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_70" [src/conv1.cpp:53]   --->   Operation 1598 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1599 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_70" [src/conv1.cpp:53]   --->   Operation 1599 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1600 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_70" [src/conv1.cpp:53]   --->   Operation 1600 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1601 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_11)   --->   "%mul_ln53_7 = mul i35 %sext_ln53_7, i35 %sext_ln35_7" [src/conv1.cpp:53]   --->   Operation 1601 'mul' 'mul_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1602 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_16 = add i35 %shl_ln53_10, i35 %mul_ln53_13" [src/conv1.cpp:53]   --->   Operation 1602 'add' 'add_ln53_16' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_16, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1603 'partselect' 'tmp_302' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1604 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_17)   --->   "%mul_ln53_14 = mul i35 %sext_ln53_14, i35 %sext_ln35_14" [src/conv1.cpp:53]   --->   Operation 1604 'mul' 'mul_ln53_14' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln53_16 = sext i24 %tmp_194" [src/conv1.cpp:53]   --->   Operation 1605 'sext' 'sext_ln53_16' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1606 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588" [src/conv1.cpp:53]   --->   Operation 1606 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1607 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597" [src/conv1.cpp:53]   --->   Operation 1607 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1608 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606" [src/conv1.cpp:53]   --->   Operation 1608 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1609 [1/1] (0.47ns)   --->   "%tmp_195 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340, i2 %trunc_ln53_7" [src/conv1.cpp:53]   --->   Operation 1609 'mux' 'tmp_195' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1610 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_21 = add i35 %shl_ln53_15, i35 %mul_ln53_19" [src/conv1.cpp:53]   --->   Operation 1610 'add' 'add_ln53_21' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_21, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1611 'partselect' 'tmp_307' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1612 [1/1] (0.00ns)   --->   "%shl_ln53_16 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_307, i3 0" [src/conv1.cpp:53]   --->   Operation 1612 'bitconcatenate' 'shl_ln53_16' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1613 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_22)   --->   "%mul_ln53_20 = mul i35 %sext_ln53_20, i35 %sext_ln35_20" [src/conv1.cpp:53]   --->   Operation 1613 'mul' 'mul_ln53_20' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1614 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_22 = add i35 %shl_ln53_16, i35 %mul_ln53_20" [src/conv1.cpp:53]   --->   Operation 1614 'add' 'add_ln53_22' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1615 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_23)   --->   "%mul_ln53_21 = mul i35 %sext_ln53_21, i35 %sext_ln35_21" [src/conv1.cpp:53]   --->   Operation 1615 'mul' 'mul_ln53_21' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1616 [1/1] (0.00ns)   --->   "%sext_ln53_23 = sext i24 %tmp_211" [src/conv1.cpp:53]   --->   Operation 1616 'sext' 'sext_ln53_23' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1617 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529" [src/conv1.cpp:53]   --->   Operation 1617 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1618 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538" [src/conv1.cpp:53]   --->   Operation 1618 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1619 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547" [src/conv1.cpp:53]   --->   Operation 1619 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1620 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470" [src/conv1.cpp:53]   --->   Operation 1620 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1621 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479" [src/conv1.cpp:53]   --->   Operation 1621 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1622 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488" [src/conv1.cpp:53]   --->   Operation 1622 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1623 [1/1] (0.00ns)   --->   "%shl_ln53_76 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_371, i3 0" [src/conv1.cpp:53]   --->   Operation 1623 'bitconcatenate' 'shl_ln53_76' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1624 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_82)   --->   "%mul_ln53_87 = mul i35 %sext_ln53_7, i35 %sext_ln35_6" [src/conv1.cpp:53]   --->   Operation 1624 'mul' 'mul_ln53_87' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1625 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_82 = add i35 %shl_ln53_76, i35 %mul_ln53_87" [src/conv1.cpp:53]   --->   Operation 1625 'add' 'add_ln53_82' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1626 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_83)   --->   "%mul_ln53_88 = mul i35 %sext_ln53_8, i35 %sext_ln35_7" [src/conv1.cpp:53]   --->   Operation 1626 'mul' 'mul_ln53_88' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1627 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94" [src/conv1.cpp:53]   --->   Operation 1627 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1628 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103" [src/conv1.cpp:53]   --->   Operation 1628 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1629 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112" [src/conv1.cpp:53]   --->   Operation 1629 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1630 [1/1] (0.47ns)   --->   "%tmp_273 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122, i2 %trunc_ln53_9" [src/conv1.cpp:53]   --->   Operation 1630 'mux' 'tmp_273' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln53_81 = sext i24 %tmp_273" [src/conv1.cpp:53]   --->   Operation 1631 'sext' 'sext_ln53_81' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1632 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_88 = add i35 %shl_ln53_82, i35 %mul_ln53_94" [src/conv1.cpp:53]   --->   Operation 1632 'add' 'add_ln53_88' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1633 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_88, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1633 'partselect' 'tmp_379' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1634 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_89)   --->   "%mul_ln53_95 = mul i35 %sext_ln53_15, i35 %sext_ln35_14" [src/conv1.cpp:53]   --->   Operation 1634 'mul' 'mul_ln53_95' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1635 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_93 = add i35 %shl_ln53_87, i35 %mul_ln53_100" [src/conv1.cpp:53]   --->   Operation 1635 'add' 'add_ln53_93' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_93, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1636 'partselect' 'tmp_385' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1637 [1/1] (0.00ns)   --->   "%shl_ln53_88 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_385, i3 0" [src/conv1.cpp:53]   --->   Operation 1637 'bitconcatenate' 'shl_ln53_88' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1638 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_94)   --->   "%mul_ln53_101 = mul i35 %sext_ln53_21, i35 %sext_ln35_20" [src/conv1.cpp:53]   --->   Operation 1638 'mul' 'mul_ln53_101' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1639 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_94 = add i35 %shl_ln53_88, i35 %mul_ln53_101" [src/conv1.cpp:53]   --->   Operation 1639 'add' 'add_ln53_94' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1640 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_95)   --->   "%mul_ln53_102 = mul i35 %sext_ln53_22, i35 %sext_ln35_21" [src/conv1.cpp:53]   --->   Operation 1640 'mul' 'mul_ln53_102' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1641 [1/1] (0.00ns)   --->   "%shl_ln53_148 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_452, i3 0" [src/conv1.cpp:53]   --->   Operation 1641 'bitconcatenate' 'shl_ln53_148' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1642 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_154)   --->   "%mul_ln53_168 = mul i35 %sext_ln53_8, i35 %sext_ln35_6" [src/conv1.cpp:53]   --->   Operation 1642 'mul' 'mul_ln53_168' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1643 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_154 = add i35 %shl_ln53_148, i35 %mul_ln53_168" [src/conv1.cpp:53]   --->   Operation 1643 'add' 'add_ln53_154' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1644 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_155)   --->   "%mul_ln53_169 = mul i35 %sext_ln53_81, i35 %sext_ln35_7" [src/conv1.cpp:53]   --->   Operation 1644 'mul' 'mul_ln53_169' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1645 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_160 = add i35 %shl_ln53_154, i35 %mul_ln53_175" [src/conv1.cpp:53]   --->   Operation 1645 'add' 'add_ln53_160' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_460 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_160, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1646 'partselect' 'tmp_460' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1647 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_161)   --->   "%mul_ln53_176 = mul i35 %sext_ln53_16, i35 %sext_ln35_14" [src/conv1.cpp:53]   --->   Operation 1647 'mul' 'mul_ln53_176' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1648 [1/1] (2.96ns)   --->   "%mul_ln53_180 = mul i35 %sext_ln53_20, i35 %sext_ln35_18" [src/conv1.cpp:53]   --->   Operation 1648 'mul' 'mul_ln53_180' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_465 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_180, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1649 'partselect' 'tmp_465' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1650 [1/1] (0.00ns)   --->   "%shl_ln53_159 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_465, i3 0" [src/conv1.cpp:53]   --->   Operation 1650 'bitconcatenate' 'shl_ln53_159' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_28 : Operation 1651 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_165)   --->   "%mul_ln53_181 = mul i35 %sext_ln53_21, i35 %sext_ln35_19" [src/conv1.cpp:53]   --->   Operation 1651 'mul' 'mul_ln53_181' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1652 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_165 = add i35 %shl_ln53_159, i35 %mul_ln53_181" [src/conv1.cpp:53]   --->   Operation 1652 'add' 'add_ln53_165' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1653 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_166)   --->   "%mul_ln53_182 = mul i35 %sext_ln53_22, i35 %sext_ln35_20" [src/conv1.cpp:53]   --->   Operation 1653 'mul' 'mul_ln53_182' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1654 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_167)   --->   "%mul_ln53_183 = mul i35 %sext_ln53_23, i35 %sext_ln35_21" [src/conv1.cpp:53]   --->   Operation 1654 'mul' 'mul_ln53_183' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 2.70>
ST_29 : Operation 1655 [1/1] (0.76ns)   --->   "%empty_256 = add i8 %empty_233, i8 23" [src/conv1.cpp:35]   --->   Operation 1655 'add' 'empty_256' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1656 [1/1] (0.00ns)   --->   "%p_cast27 = zext i8 %empty_256" [src/conv1.cpp:35]   --->   Operation 1656 'zext' 'p_cast27' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1657 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast27" [src/conv1.cpp:35]   --->   Operation 1657 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1658 [1/1] (0.76ns)   --->   "%empty_260 = add i8 %empty_233, i8 27" [src/conv1.cpp:35]   --->   Operation 1658 'add' 'empty_260' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1659 [1/1] (0.00ns)   --->   "%p_cast37 = zext i8 %empty_260" [src/conv1.cpp:35]   --->   Operation 1659 'zext' 'p_cast37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1660 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast37" [src/conv1.cpp:35]   --->   Operation 1660 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1661 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast27" [src/conv1.cpp:35]   --->   Operation 1661 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1662 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast37" [src/conv1.cpp:35]   --->   Operation 1662 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1663 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast27" [src/conv1.cpp:35]   --->   Operation 1663 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1664 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast37" [src/conv1.cpp:35]   --->   Operation 1664 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1665 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19" [src/conv1.cpp:35]   --->   Operation 1665 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1666 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100" [src/conv1.cpp:35]   --->   Operation 1666 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1667 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181" [src/conv1.cpp:35]   --->   Operation 1667 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1668 [1/1] (0.47ns)   --->   "%tmp_110 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1668 'mux' 'tmp_110' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1669 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26" [src/conv1.cpp:35]   --->   Operation 1669 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1670 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107" [src/conv1.cpp:35]   --->   Operation 1670 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1671 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188" [src/conv1.cpp:35]   --->   Operation 1671 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1672 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30" [src/conv1.cpp:35]   --->   Operation 1672 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1673 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111" [src/conv1.cpp:35]   --->   Operation 1673 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1674 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192" [src/conv1.cpp:35]   --->   Operation 1674 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1675 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32" [src/conv1.cpp:35]   --->   Operation 1675 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1676 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113" [src/conv1.cpp:35]   --->   Operation 1676 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1677 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194" [src/conv1.cpp:35]   --->   Operation 1677 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1678 [1/1] (0.47ns)   --->   "%tmp_123 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1678 'mux' 'tmp_123' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1679 [1/1] (0.76ns)   --->   "%empty_339 = add i8 %empty_323, i8 16" [src/conv1.cpp:35]   --->   Operation 1679 'add' 'empty_339' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1680 [1/1] (0.00ns)   --->   "%p_cast107 = zext i8 %empty_339" [src/conv1.cpp:35]   --->   Operation 1680 'zext' 'p_cast107' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1681 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast107" [src/conv1.cpp:35]   --->   Operation 1681 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1682 [1/1] (0.76ns)   --->   "%empty_352 = add i8 %empty_323, i8 29" [src/conv1.cpp:35]   --->   Operation 1682 'add' 'empty_352' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1683 [1/1] (0.00ns)   --->   "%p_cast120 = zext i8 %empty_352" [src/conv1.cpp:35]   --->   Operation 1683 'zext' 'p_cast120' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1684 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast120" [src/conv1.cpp:35]   --->   Operation 1684 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1685 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast107" [src/conv1.cpp:35]   --->   Operation 1685 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1686 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast120" [src/conv1.cpp:35]   --->   Operation 1686 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1687 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_667 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast107" [src/conv1.cpp:35]   --->   Operation 1687 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_667' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1688 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_680 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast120" [src/conv1.cpp:35]   --->   Operation 1688 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_680' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1689 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_777 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504" [src/conv1.cpp:35]   --->   Operation 1689 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_777' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1690 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_778 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585" [src/conv1.cpp:35]   --->   Operation 1690 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_778' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1691 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_779 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_666" [src/conv1.cpp:35]   --->   Operation 1691 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_779' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1692 [1/1] (0.47ns)   --->   "%tmp_109_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_777, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_778, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_779, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1692 'mux' 'tmp_109_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1693 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_780 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505" [src/conv1.cpp:35]   --->   Operation 1693 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_780' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1694 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_781 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586" [src/conv1.cpp:35]   --->   Operation 1694 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_781' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1695 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_782 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_667" [src/conv1.cpp:35]   --->   Operation 1695 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_782' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1696 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_798 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511" [src/conv1.cpp:35]   --->   Operation 1696 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_798' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1697 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_799 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592" [src/conv1.cpp:35]   --->   Operation 1697 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_799' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1698 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_800 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_673" [src/conv1.cpp:35]   --->   Operation 1698 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_800' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1699 [1/1] (0.47ns)   --->   "%tmp_116_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_798, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_799, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_800, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1699 'mux' 'tmp_116_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1700 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_819 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518" [src/conv1.cpp:35]   --->   Operation 1700 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_819' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1701 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_820 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599" [src/conv1.cpp:35]   --->   Operation 1701 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_820' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1702 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_821 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_680" [src/conv1.cpp:35]   --->   Operation 1702 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_821' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1703 [1/1] (0.37ns)   --->   "%select_ln35_17 = select i1 %icmp_ln38, i12 %tmp_109_mid1, i12 %tmp_109" [src/conv1.cpp:35]   --->   Operation 1703 'select' 'select_ln35_17' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1704 [1/1] (0.37ns)   --->   "%select_ln35_24 = select i1 %icmp_ln38, i12 %tmp_116_mid1, i12 %tmp_116" [src/conv1.cpp:35]   --->   Operation 1704 'select' 'select_ln35_24' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln35_22 = sext i12 %select_ln35_24" [src/conv1.cpp:35]   --->   Operation 1705 'sext' 'sext_ln35_22' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln35_28 = sext i12 %select_ln35_30" [src/conv1.cpp:35]   --->   Operation 1706 'sext' 'sext_ln35_28' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1707 [1/1] (0.79ns)   --->   "%add_ln53_228 = add i11 %mul_ln53_246, i11 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 1707 'add' 'add_ln53_228' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln53_6 = zext i11 %add_ln53_228" [src/conv1.cpp:53]   --->   Operation 1708 'zext' 'zext_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1709 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_6" [src/conv1.cpp:53]   --->   Operation 1709 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1710 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_6" [src/conv1.cpp:53]   --->   Operation 1710 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1711 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_6" [src/conv1.cpp:53]   --->   Operation 1711 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1712 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_11)   --->   "%mul_ln53_7 = mul i35 %sext_ln53_7, i35 %sext_ln35_7" [src/conv1.cpp:53]   --->   Operation 1712 'mul' 'mul_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1713 [1/1] (0.00ns)   --->   "%shl_ln53_11 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_302, i3 0" [src/conv1.cpp:53]   --->   Operation 1713 'bitconcatenate' 'shl_ln53_11' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1714 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_17)   --->   "%mul_ln53_14 = mul i35 %sext_ln53_14, i35 %sext_ln35_14" [src/conv1.cpp:53]   --->   Operation 1714 'mul' 'mul_ln53_14' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1715 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_17 = add i35 %shl_ln53_11, i35 %mul_ln53_14" [src/conv1.cpp:53]   --->   Operation 1715 'add' 'add_ln53_17' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1716 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_22 = add i35 %shl_ln53_16, i35 %mul_ln53_20" [src/conv1.cpp:53]   --->   Operation 1716 'add' 'add_ln53_22' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1717 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_22, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1717 'partselect' 'tmp_308' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1718 [1/1] (0.00ns)   --->   "%shl_ln53_17 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_308, i3 0" [src/conv1.cpp:53]   --->   Operation 1718 'bitconcatenate' 'shl_ln53_17' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1719 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_23)   --->   "%mul_ln53_21 = mul i35 %sext_ln53_21, i35 %sext_ln35_21" [src/conv1.cpp:53]   --->   Operation 1719 'mul' 'mul_ln53_21' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1720 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_23 = add i35 %shl_ln53_17, i35 %mul_ln53_21" [src/conv1.cpp:53]   --->   Operation 1720 'add' 'add_ln53_23' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1721 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_24)   --->   "%mul_ln53_22 = mul i35 %sext_ln53_22, i35 %sext_ln35_22" [src/conv1.cpp:53]   --->   Operation 1721 'mul' 'mul_ln53_22' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1722 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529" [src/conv1.cpp:53]   --->   Operation 1722 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1723 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538" [src/conv1.cpp:53]   --->   Operation 1723 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1724 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547" [src/conv1.cpp:53]   --->   Operation 1724 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1725 [1/1] (0.47ns)   --->   "%tmp_212 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307, i2 %trunc_ln53_2" [src/conv1.cpp:53]   --->   Operation 1725 'mux' 'tmp_212' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln53_24 = sext i24 %tmp_212" [src/conv1.cpp:53]   --->   Operation 1726 'sext' 'sext_ln53_24' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1727 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344" [src/conv1.cpp:53]   --->   Operation 1727 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1728 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353" [src/conv1.cpp:53]   --->   Operation 1728 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1729 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362" [src/conv1.cpp:53]   --->   Operation 1729 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln53_28 = sext i24 %tmp_218" [src/conv1.cpp:53]   --->   Operation 1730 'sext' 'sext_ln53_28' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1731 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_29)   --->   "%mul_ln53_28 = mul i35 %sext_ln53_28, i35 %sext_ln35_28" [src/conv1.cpp:53]   --->   Operation 1731 'mul' 'mul_ln53_28' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln53_29 = sext i24 %tmp_219" [src/conv1.cpp:53]   --->   Operation 1732 'sext' 'sext_ln53_29' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1733 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470" [src/conv1.cpp:53]   --->   Operation 1733 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1734 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479" [src/conv1.cpp:53]   --->   Operation 1734 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1735 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488" [src/conv1.cpp:53]   --->   Operation 1735 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1736 [1/1] (0.47ns)   --->   "%tmp_221 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274, i2 %trunc_ln53_8" [src/conv1.cpp:53]   --->   Operation 1736 'mux' 'tmp_221' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1737 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_82 = add i35 %shl_ln53_76, i35 %mul_ln53_87" [src/conv1.cpp:53]   --->   Operation 1737 'add' 'add_ln53_82' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1738 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_82, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1738 'partselect' 'tmp_372' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1739 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_83)   --->   "%mul_ln53_88 = mul i35 %sext_ln53_8, i35 %sext_ln35_7" [src/conv1.cpp:53]   --->   Operation 1739 'mul' 'mul_ln53_88' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1740 [1/1] (0.00ns)   --->   "%shl_ln53_83 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_379, i3 0" [src/conv1.cpp:53]   --->   Operation 1740 'bitconcatenate' 'shl_ln53_83' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1741 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_89)   --->   "%mul_ln53_95 = mul i35 %sext_ln53_15, i35 %sext_ln35_14" [src/conv1.cpp:53]   --->   Operation 1741 'mul' 'mul_ln53_95' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1742 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_89 = add i35 %shl_ln53_83, i35 %mul_ln53_95" [src/conv1.cpp:53]   --->   Operation 1742 'add' 'add_ln53_89' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1743 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_94 = add i35 %shl_ln53_88, i35 %mul_ln53_101" [src/conv1.cpp:53]   --->   Operation 1743 'add' 'add_ln53_94' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_94, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1744 'partselect' 'tmp_386' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1745 [1/1] (0.00ns)   --->   "%shl_ln53_89 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_386, i3 0" [src/conv1.cpp:53]   --->   Operation 1745 'bitconcatenate' 'shl_ln53_89' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1746 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_95)   --->   "%mul_ln53_102 = mul i35 %sext_ln53_22, i35 %sext_ln35_21" [src/conv1.cpp:53]   --->   Operation 1746 'mul' 'mul_ln53_102' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1747 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_95 = add i35 %shl_ln53_89, i35 %mul_ln53_102" [src/conv1.cpp:53]   --->   Operation 1747 'add' 'add_ln53_95' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1748 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_96)   --->   "%mul_ln53_103 = mul i35 %sext_ln53_23, i35 %sext_ln35_22" [src/conv1.cpp:53]   --->   Operation 1748 'mul' 'mul_ln53_103' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1749 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_101)   --->   "%mul_ln53_109 = mul i35 %sext_ln53_29, i35 %sext_ln35_28" [src/conv1.cpp:53]   --->   Operation 1749 'mul' 'mul_ln53_109' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1750 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_154 = add i35 %shl_ln53_148, i35 %mul_ln53_168" [src/conv1.cpp:53]   --->   Operation 1750 'add' 'add_ln53_154' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1751 [1/1] (0.00ns)   --->   "%tmp_453 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_154, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1751 'partselect' 'tmp_453' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1752 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_155)   --->   "%mul_ln53_169 = mul i35 %sext_ln53_81, i35 %sext_ln35_7" [src/conv1.cpp:53]   --->   Operation 1752 'mul' 'mul_ln53_169' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1753 [1/1] (0.00ns)   --->   "%zext_ln53_111 = zext i9 %urem_ln53_9" [src/conv1.cpp:53]   --->   Operation 1753 'zext' 'zext_ln53_111' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1754 [1/1] (0.79ns)   --->   "%add_ln53_316 = add i11 %mul_ln53_243, i11 %zext_ln53_111" [src/conv1.cpp:53]   --->   Operation 1754 'add' 'add_ln53_316' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln53_113 = zext i11 %add_ln53_316" [src/conv1.cpp:53]   --->   Operation 1755 'zext' 'zext_ln53_113' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1756 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_113" [src/conv1.cpp:53]   --->   Operation 1756 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1757 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_113" [src/conv1.cpp:53]   --->   Operation 1757 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1758 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_113" [src/conv1.cpp:53]   --->   Operation 1758 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1759 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38" [src/conv1.cpp:53]   --->   Operation 1759 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1760 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47" [src/conv1.cpp:53]   --->   Operation 1760 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1761 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56" [src/conv1.cpp:53]   --->   Operation 1761 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1762 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_161)   --->   "%mul_ln53_176 = mul i35 %sext_ln53_16, i35 %sext_ln35_14" [src/conv1.cpp:53]   --->   Operation 1762 'mul' 'mul_ln53_176' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1763 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_165 = add i35 %shl_ln53_159, i35 %mul_ln53_181" [src/conv1.cpp:53]   --->   Operation 1763 'add' 'add_ln53_165' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1764 [1/1] (0.00ns)   --->   "%tmp_466 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_165, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1764 'partselect' 'tmp_466' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1765 [1/1] (0.00ns)   --->   "%shl_ln53_160 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_466, i3 0" [src/conv1.cpp:53]   --->   Operation 1765 'bitconcatenate' 'shl_ln53_160' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_29 : Operation 1766 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_166)   --->   "%mul_ln53_182 = mul i35 %sext_ln53_22, i35 %sext_ln35_20" [src/conv1.cpp:53]   --->   Operation 1766 'mul' 'mul_ln53_182' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1767 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_166 = add i35 %shl_ln53_160, i35 %mul_ln53_182" [src/conv1.cpp:53]   --->   Operation 1767 'add' 'add_ln53_166' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1768 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_167)   --->   "%mul_ln53_183 = mul i35 %sext_ln53_23, i35 %sext_ln35_21" [src/conv1.cpp:53]   --->   Operation 1768 'mul' 'mul_ln53_183' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1769 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_168)   --->   "%mul_ln53_184 = mul i35 %sext_ln53_24, i35 %sext_ln35_22" [src/conv1.cpp:53]   --->   Operation 1769 'mul' 'mul_ln53_184' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 2.52>
ST_30 : Operation 1770 [1/1] (0.76ns)   --->   "%empty_263 = add i8 %empty_233, i8 30" [src/conv1.cpp:35]   --->   Operation 1770 'add' 'empty_263' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1771 [1/1] (0.00ns)   --->   "%p_cast40 = zext i8 %empty_263" [src/conv1.cpp:35]   --->   Operation 1771 'zext' 'p_cast40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1772 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast40" [src/conv1.cpp:35]   --->   Operation 1772 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1773 [1/1] (0.76ns)   --->   "%empty_270 = add i8 %empty_233, i8 37" [src/conv1.cpp:35]   --->   Operation 1773 'add' 'empty_270' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1774 [1/1] (0.00ns)   --->   "%p_cast47 = zext i8 %empty_270" [src/conv1.cpp:35]   --->   Operation 1774 'zext' 'p_cast47' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1775 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast47" [src/conv1.cpp:35]   --->   Operation 1775 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1776 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast40" [src/conv1.cpp:35]   --->   Operation 1776 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1777 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast47" [src/conv1.cpp:35]   --->   Operation 1777 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1778 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast40" [src/conv1.cpp:35]   --->   Operation 1778 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1779 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast47" [src/conv1.cpp:35]   --->   Operation 1779 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1780 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26" [src/conv1.cpp:35]   --->   Operation 1780 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1781 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107" [src/conv1.cpp:35]   --->   Operation 1781 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1782 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188" [src/conv1.cpp:35]   --->   Operation 1782 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1783 [1/1] (0.47ns)   --->   "%tmp_117 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1783 'mux' 'tmp_117' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1784 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30" [src/conv1.cpp:35]   --->   Operation 1784 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1785 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111" [src/conv1.cpp:35]   --->   Operation 1785 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1786 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192" [src/conv1.cpp:35]   --->   Operation 1786 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1787 [1/1] (0.47ns)   --->   "%tmp_121 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1787 'mux' 'tmp_121' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1788 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33" [src/conv1.cpp:35]   --->   Operation 1788 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1789 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114" [src/conv1.cpp:35]   --->   Operation 1789 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1790 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195" [src/conv1.cpp:35]   --->   Operation 1790 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1791 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40" [src/conv1.cpp:35]   --->   Operation 1791 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1792 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121" [src/conv1.cpp:35]   --->   Operation 1792 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1793 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202" [src/conv1.cpp:35]   --->   Operation 1793 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1794 [1/1] (0.76ns)   --->   "%empty_346 = add i8 %empty_323, i8 23" [src/conv1.cpp:35]   --->   Operation 1794 'add' 'empty_346' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1795 [1/1] (0.00ns)   --->   "%p_cast114 = zext i8 %empty_346" [src/conv1.cpp:35]   --->   Operation 1795 'zext' 'p_cast114' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1796 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast114" [src/conv1.cpp:35]   --->   Operation 1796 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1797 [1/1] (0.76ns)   --->   "%empty_350 = add i8 %empty_323, i8 27" [src/conv1.cpp:35]   --->   Operation 1797 'add' 'empty_350' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1798 [1/1] (0.00ns)   --->   "%p_cast118 = zext i8 %empty_350" [src/conv1.cpp:35]   --->   Operation 1798 'zext' 'p_cast118' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1799 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast118" [src/conv1.cpp:35]   --->   Operation 1799 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1800 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast114" [src/conv1.cpp:35]   --->   Operation 1800 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1801 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast118" [src/conv1.cpp:35]   --->   Operation 1801 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1802 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_674 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast114" [src/conv1.cpp:35]   --->   Operation 1802 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_674' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1803 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_678 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast118" [src/conv1.cpp:35]   --->   Operation 1803 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_678' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1804 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_780 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505" [src/conv1.cpp:35]   --->   Operation 1804 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_780' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1805 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_781 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586" [src/conv1.cpp:35]   --->   Operation 1805 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_781' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1806 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_782 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_667" [src/conv1.cpp:35]   --->   Operation 1806 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_782' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1807 [1/1] (0.47ns)   --->   "%tmp_110_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_780, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_781, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_782, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1807 'mux' 'tmp_110_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1808 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_801 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512" [src/conv1.cpp:35]   --->   Operation 1808 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_801' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1809 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_802 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593" [src/conv1.cpp:35]   --->   Operation 1809 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_802' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1810 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_803 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_674" [src/conv1.cpp:35]   --->   Operation 1810 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_803' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1811 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_813 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516" [src/conv1.cpp:35]   --->   Operation 1811 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_813' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1812 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_814 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597" [src/conv1.cpp:35]   --->   Operation 1812 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_814' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1813 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_815 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_678" [src/conv1.cpp:35]   --->   Operation 1813 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_815' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1814 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_819 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518" [src/conv1.cpp:35]   --->   Operation 1814 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_819' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1815 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_820 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599" [src/conv1.cpp:35]   --->   Operation 1815 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_820' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1816 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_821 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_680" [src/conv1.cpp:35]   --->   Operation 1816 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_821' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1817 [1/1] (0.47ns)   --->   "%tmp_123_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_819, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_820, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_821, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1817 'mux' 'tmp_123_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln35_15 = sext i12 %select_ln35_17" [src/conv1.cpp:35]   --->   Operation 1818 'sext' 'sext_ln35_15' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1819 [1/1] (0.37ns)   --->   "%select_ln35_18 = select i1 %icmp_ln38, i12 %tmp_110_mid1, i12 %tmp_110" [src/conv1.cpp:35]   --->   Operation 1819 'select' 'select_ln35_18' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1820 [1/1] (0.37ns)   --->   "%select_ln35_31 = select i1 %icmp_ln38, i12 %tmp_123_mid1, i12 %tmp_123" [src/conv1.cpp:35]   --->   Operation 1820 'select' 'select_ln35_31' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln35_29 = sext i12 %select_ln35_31" [src/conv1.cpp:35]   --->   Operation 1821 'sext' 'sext_ln35_29' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1822 [1/1] (0.79ns)   --->   "%add_ln53_238 = add i11 %mul_ln53_247, i11 %zext_ln53_12" [src/conv1.cpp:53]   --->   Operation 1822 'add' 'add_ln53_238' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln53_17 = zext i11 %add_ln53_238" [src/conv1.cpp:53]   --->   Operation 1823 'zext' 'zext_ln53_17' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1824 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_17" [src/conv1.cpp:53]   --->   Operation 1824 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1825 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_17" [src/conv1.cpp:53]   --->   Operation 1825 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1826 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_17" [src/conv1.cpp:53]   --->   Operation 1826 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1827 [1/1] (0.79ns)   --->   "%add_ln53_290 = add i11 %mul_ln53_245, i11 %zext_ln53_78" [src/conv1.cpp:53]   --->   Operation 1827 'add' 'add_ln53_290' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1828 [1/1] (0.00ns)   --->   "%zext_ln53_81 = zext i11 %add_ln53_290" [src/conv1.cpp:53]   --->   Operation 1828 'zext' 'zext_ln53_81' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1829 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_81" [src/conv1.cpp:53]   --->   Operation 1829 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1830 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_81" [src/conv1.cpp:53]   --->   Operation 1830 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1831 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_81" [src/conv1.cpp:53]   --->   Operation 1831 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1832 [1/1] (0.00ns)   --->   "%shl_ln53_6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_296, i3 0" [src/conv1.cpp:53]   --->   Operation 1832 'bitconcatenate' 'shl_ln53_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1833 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_11)   --->   "%mul_ln53_7 = mul i35 %sext_ln53_7, i35 %sext_ln35_7" [src/conv1.cpp:53]   --->   Operation 1833 'mul' 'mul_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1834 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_11 = add i35 %shl_ln53_6, i35 %mul_ln53_7" [src/conv1.cpp:53]   --->   Operation 1834 'add' 'add_ln53_11' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1835 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_17 = add i35 %shl_ln53_11, i35 %mul_ln53_14" [src/conv1.cpp:53]   --->   Operation 1835 'add' 'add_ln53_17' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_17, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1836 'partselect' 'tmp_303' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1837 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_18)   --->   "%mul_ln53_15 = mul i35 %sext_ln53_15, i35 %sext_ln35_15" [src/conv1.cpp:53]   --->   Operation 1837 'mul' 'mul_ln53_15' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1838 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_23 = add i35 %shl_ln53_17, i35 %mul_ln53_21" [src/conv1.cpp:53]   --->   Operation 1838 'add' 'add_ln53_23' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1839 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_23, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1839 'partselect' 'tmp_309' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1840 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_24)   --->   "%mul_ln53_22 = mul i35 %sext_ln53_22, i35 %sext_ln35_22" [src/conv1.cpp:53]   --->   Operation 1840 'mul' 'mul_ln53_22' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1841 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559" [src/conv1.cpp:53]   --->   Operation 1841 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1842 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568" [src/conv1.cpp:53]   --->   Operation 1842 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1843 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577" [src/conv1.cpp:53]   --->   Operation 1843 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1844 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344" [src/conv1.cpp:53]   --->   Operation 1844 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1845 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353" [src/conv1.cpp:53]   --->   Operation 1845 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1846 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362" [src/conv1.cpp:53]   --->   Operation 1846 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1847 [1/1] (0.47ns)   --->   "%tmp_215 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262, i2 %trunc_ln" [src/conv1.cpp:53]   --->   Operation 1847 'mux' 'tmp_215' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1848 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_29)   --->   "%mul_ln53_28 = mul i35 %sext_ln53_28, i35 %sext_ln35_28" [src/conv1.cpp:53]   --->   Operation 1848 'mul' 'mul_ln53_28' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1849 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_30)   --->   "%mul_ln53_29 = mul i35 %sext_ln53_29, i35 %sext_ln35_29" [src/conv1.cpp:53]   --->   Operation 1849 'mul' 'mul_ln53_29' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln53_30 = sext i24 %tmp_220" [src/conv1.cpp:53]   --->   Operation 1850 'sext' 'sext_ln53_30' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1851 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379" [src/conv1.cpp:53]   --->   Operation 1851 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1852 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388" [src/conv1.cpp:53]   --->   Operation 1852 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1853 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397" [src/conv1.cpp:53]   --->   Operation 1853 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1854 [1/1] (0.00ns)   --->   "%shl_ln53_77 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_372, i3 0" [src/conv1.cpp:53]   --->   Operation 1854 'bitconcatenate' 'shl_ln53_77' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1855 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_83)   --->   "%mul_ln53_88 = mul i35 %sext_ln53_8, i35 %sext_ln35_7" [src/conv1.cpp:53]   --->   Operation 1855 'mul' 'mul_ln53_88' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1856 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_83 = add i35 %shl_ln53_77, i35 %mul_ln53_88" [src/conv1.cpp:53]   --->   Operation 1856 'add' 'add_ln53_83' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1857 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_89 = add i35 %shl_ln53_83, i35 %mul_ln53_95" [src/conv1.cpp:53]   --->   Operation 1857 'add' 'add_ln53_89' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_89, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1858 'partselect' 'tmp_380' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1859 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_90)   --->   "%mul_ln53_96 = mul i35 %sext_ln53_16, i35 %sext_ln35_15" [src/conv1.cpp:53]   --->   Operation 1859 'mul' 'mul_ln53_96' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1860 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_95 = add i35 %shl_ln53_89, i35 %mul_ln53_102" [src/conv1.cpp:53]   --->   Operation 1860 'add' 'add_ln53_95' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1861 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_95, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1861 'partselect' 'tmp_387' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1862 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_96)   --->   "%mul_ln53_103 = mul i35 %sext_ln53_23, i35 %sext_ln35_22" [src/conv1.cpp:53]   --->   Operation 1862 'mul' 'mul_ln53_103' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1863 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_101)   --->   "%mul_ln53_109 = mul i35 %sext_ln53_29, i35 %sext_ln35_28" [src/conv1.cpp:53]   --->   Operation 1863 'mul' 'mul_ln53_109' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1864 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_102)   --->   "%mul_ln53_110 = mul i35 %sext_ln53_30, i35 %sext_ln35_29" [src/conv1.cpp:53]   --->   Operation 1864 'mul' 'mul_ln53_110' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1865 [1/1] (0.00ns)   --->   "%shl_ln53_149 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_453, i3 0" [src/conv1.cpp:53]   --->   Operation 1865 'bitconcatenate' 'shl_ln53_149' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1866 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_155)   --->   "%mul_ln53_169 = mul i35 %sext_ln53_81, i35 %sext_ln35_7" [src/conv1.cpp:53]   --->   Operation 1866 'mul' 'mul_ln53_169' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1867 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_155 = add i35 %shl_ln53_149, i35 %mul_ln53_169" [src/conv1.cpp:53]   --->   Operation 1867 'add' 'add_ln53_155' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1868 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38" [src/conv1.cpp:53]   --->   Operation 1868 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1869 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47" [src/conv1.cpp:53]   --->   Operation 1869 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1870 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56" [src/conv1.cpp:53]   --->   Operation 1870 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 1871 [1/1] (0.47ns)   --->   "%tmp_284 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66, i2 %trunc_ln53_3" [src/conv1.cpp:53]   --->   Operation 1871 'mux' 'tmp_284' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1872 [1/1] (0.00ns)   --->   "%shl_ln53_155 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_460, i3 0" [src/conv1.cpp:53]   --->   Operation 1872 'bitconcatenate' 'shl_ln53_155' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1873 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_161)   --->   "%mul_ln53_176 = mul i35 %sext_ln53_16, i35 %sext_ln35_14" [src/conv1.cpp:53]   --->   Operation 1873 'mul' 'mul_ln53_176' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1874 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_161 = add i35 %shl_ln53_155, i35 %mul_ln53_176" [src/conv1.cpp:53]   --->   Operation 1874 'add' 'add_ln53_161' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1875 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_166 = add i35 %shl_ln53_160, i35 %mul_ln53_182" [src/conv1.cpp:53]   --->   Operation 1875 'add' 'add_ln53_166' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1876 [1/1] (0.00ns)   --->   "%tmp_467 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_166, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1876 'partselect' 'tmp_467' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1877 [1/1] (0.00ns)   --->   "%shl_ln53_161 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_467, i3 0" [src/conv1.cpp:53]   --->   Operation 1877 'bitconcatenate' 'shl_ln53_161' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_30 : Operation 1878 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_167)   --->   "%mul_ln53_183 = mul i35 %sext_ln53_23, i35 %sext_ln35_21" [src/conv1.cpp:53]   --->   Operation 1878 'mul' 'mul_ln53_183' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1879 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_167 = add i35 %shl_ln53_161, i35 %mul_ln53_183" [src/conv1.cpp:53]   --->   Operation 1879 'add' 'add_ln53_167' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1880 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_168)   --->   "%mul_ln53_184 = mul i35 %sext_ln53_24, i35 %sext_ln35_22" [src/conv1.cpp:53]   --->   Operation 1880 'mul' 'mul_ln53_184' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1881 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_173)   --->   "%mul_ln53_190 = mul i35 %sext_ln53_30, i35 %sext_ln35_28" [src/conv1.cpp:53]   --->   Operation 1881 'mul' 'mul_ln53_190' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 5.13>
ST_31 : Operation 1882 [1/1] (0.76ns)   --->   "%empty_250 = add i8 %empty_233, i8 17" [src/conv1.cpp:35]   --->   Operation 1882 'add' 'empty_250' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1883 [1/1] (0.00ns)   --->   "%p_cast21 = zext i8 %empty_250" [src/conv1.cpp:35]   --->   Operation 1883 'zext' 'p_cast21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1884 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast21" [src/conv1.cpp:35]   --->   Operation 1884 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1885 [1/1] (0.76ns)   --->   "%empty_257 = add i8 %empty_233, i8 24" [src/conv1.cpp:35]   --->   Operation 1885 'add' 'empty_257' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1886 [1/1] (0.00ns)   --->   "%p_cast28 = zext i8 %empty_257" [src/conv1.cpp:35]   --->   Operation 1886 'zext' 'p_cast28' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1887 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast28" [src/conv1.cpp:35]   --->   Operation 1887 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1888 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast21" [src/conv1.cpp:35]   --->   Operation 1888 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1889 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast28" [src/conv1.cpp:35]   --->   Operation 1889 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1890 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast21" [src/conv1.cpp:35]   --->   Operation 1890 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1891 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast28" [src/conv1.cpp:35]   --->   Operation 1891 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1892 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20" [src/conv1.cpp:35]   --->   Operation 1892 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1893 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101" [src/conv1.cpp:35]   --->   Operation 1893 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1894 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182" [src/conv1.cpp:35]   --->   Operation 1894 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1895 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27" [src/conv1.cpp:35]   --->   Operation 1895 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1896 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108" [src/conv1.cpp:35]   --->   Operation 1896 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1897 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189" [src/conv1.cpp:35]   --->   Operation 1897 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1898 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33" [src/conv1.cpp:35]   --->   Operation 1898 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1899 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114" [src/conv1.cpp:35]   --->   Operation 1899 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1900 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195" [src/conv1.cpp:35]   --->   Operation 1900 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1901 [1/1] (0.47ns)   --->   "%tmp_124 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1901 'mux' 'tmp_124' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1902 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40" [src/conv1.cpp:35]   --->   Operation 1902 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1903 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121" [src/conv1.cpp:35]   --->   Operation 1903 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1904 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202" [src/conv1.cpp:35]   --->   Operation 1904 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1905 [1/1] (0.47ns)   --->   "%tmp_131 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 1905 'mux' 'tmp_131' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1906 [1/1] (0.76ns)   --->   "%empty_353 = add i8 %empty_323, i8 30" [src/conv1.cpp:35]   --->   Operation 1906 'add' 'empty_353' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1907 [1/1] (0.00ns)   --->   "%p_cast121 = zext i8 %empty_353" [src/conv1.cpp:35]   --->   Operation 1907 'zext' 'p_cast121' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1908 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast121" [src/conv1.cpp:35]   --->   Operation 1908 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1909 [1/1] (0.76ns)   --->   "%empty_360 = add i8 %empty_323, i8 37" [src/conv1.cpp:35]   --->   Operation 1909 'add' 'empty_360' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1910 [1/1] (0.00ns)   --->   "%p_cast128 = zext i8 %empty_360" [src/conv1.cpp:35]   --->   Operation 1910 'zext' 'p_cast128' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1911 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast128" [src/conv1.cpp:35]   --->   Operation 1911 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1912 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast121" [src/conv1.cpp:35]   --->   Operation 1912 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1913 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast128" [src/conv1.cpp:35]   --->   Operation 1913 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1914 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_681 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast121" [src/conv1.cpp:35]   --->   Operation 1914 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_681' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1915 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_688 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast128" [src/conv1.cpp:35]   --->   Operation 1915 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_688' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 1916 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_801 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512" [src/conv1.cpp:35]   --->   Operation 1916 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_801' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1917 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_802 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593" [src/conv1.cpp:35]   --->   Operation 1917 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_802' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1918 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_803 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_674" [src/conv1.cpp:35]   --->   Operation 1918 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_803' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1919 [1/1] (0.47ns)   --->   "%tmp_117_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_801, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_802, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_803, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1919 'mux' 'tmp_117_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1920 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_813 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516" [src/conv1.cpp:35]   --->   Operation 1920 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_813' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1921 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_814 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597" [src/conv1.cpp:35]   --->   Operation 1921 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_814' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1922 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_815 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_678" [src/conv1.cpp:35]   --->   Operation 1922 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_815' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1923 [1/1] (0.47ns)   --->   "%tmp_121_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_813, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_814, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_815, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 1923 'mux' 'tmp_121_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1924 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_822 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519" [src/conv1.cpp:35]   --->   Operation 1924 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_822' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1925 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_823 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600" [src/conv1.cpp:35]   --->   Operation 1925 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_823' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1926 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_824 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_681" [src/conv1.cpp:35]   --->   Operation 1926 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_824' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1927 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_843 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526" [src/conv1.cpp:35]   --->   Operation 1927 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_843' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1928 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_844 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607" [src/conv1.cpp:35]   --->   Operation 1928 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_844' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1929 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_845 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_688" [src/conv1.cpp:35]   --->   Operation 1929 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_845' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln35_8 = sext i12 %select_ln35_10" [src/conv1.cpp:35]   --->   Operation 1930 'sext' 'sext_ln35_8' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1931 [1/1] (0.37ns)   --->   "%select_ln35_25 = select i1 %icmp_ln38, i12 %tmp_117_mid1, i12 %tmp_117" [src/conv1.cpp:35]   --->   Operation 1931 'select' 'select_ln35_25' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1932 [1/1] (0.37ns)   --->   "%select_ln35_29 = select i1 %icmp_ln38, i12 %tmp_121_mid1, i12 %tmp_121" [src/conv1.cpp:35]   --->   Operation 1932 'select' 'select_ln35_29' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln35_27 = sext i12 %select_ln35_29" [src/conv1.cpp:35]   --->   Operation 1933 'sext' 'sext_ln35_27' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1934 [1/1] (0.79ns)   --->   "%add_ln53_247 = add i11 %mul_ln53_247, i11 %zext_ln53_23" [src/conv1.cpp:53]   --->   Operation 1934 'add' 'add_ln53_247' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln53_28 = zext i11 %add_ln53_247" [src/conv1.cpp:53]   --->   Operation 1935 'zext' 'zext_ln53_28' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1936 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_28" [src/conv1.cpp:53]   --->   Operation 1936 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1937 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_28" [src/conv1.cpp:53]   --->   Operation 1937 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1938 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_28" [src/conv1.cpp:53]   --->   Operation 1938 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1939 [1/1] (0.79ns)   --->   "%add_ln53_273 = add i11 %mul_ln53_246, i11 %zext_ln53_56" [src/conv1.cpp:53]   --->   Operation 1939 'add' 'add_ln53_273' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln53_60 = zext i11 %add_ln53_273" [src/conv1.cpp:53]   --->   Operation 1940 'zext' 'zext_ln53_60' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1941 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_60" [src/conv1.cpp:53]   --->   Operation 1941 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1942 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_60" [src/conv1.cpp:53]   --->   Operation 1942 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1943 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_60" [src/conv1.cpp:53]   --->   Operation 1943 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1944 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_11 = add i35 %shl_ln53_6, i35 %mul_ln53_7" [src/conv1.cpp:53]   --->   Operation 1944 'add' 'add_ln53_11' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_11, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1945 'partselect' 'tmp_297' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1946 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_12)   --->   "%mul_ln53_8 = mul i35 %sext_ln53_8, i35 %sext_ln35_8" [src/conv1.cpp:53]   --->   Operation 1946 'mul' 'mul_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1947 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_18)   --->   "%mul_ln53_15 = mul i35 %sext_ln53_15, i35 %sext_ln35_15" [src/conv1.cpp:53]   --->   Operation 1947 'mul' 'mul_ln53_15' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln53_17 = sext i24 %tmp_195" [src/conv1.cpp:53]   --->   Operation 1948 'sext' 'sext_ln53_17' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1949 [1/1] (0.00ns)   --->   "%shl_ln53_18 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_309, i3 0" [src/conv1.cpp:53]   --->   Operation 1949 'bitconcatenate' 'shl_ln53_18' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1950 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_24)   --->   "%mul_ln53_22 = mul i35 %sext_ln53_22, i35 %sext_ln35_22" [src/conv1.cpp:53]   --->   Operation 1950 'mul' 'mul_ln53_22' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1951 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_24 = add i35 %shl_ln53_18, i35 %mul_ln53_22" [src/conv1.cpp:53]   --->   Operation 1951 'add' 'add_ln53_24' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1952 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559" [src/conv1.cpp:53]   --->   Operation 1952 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1953 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568" [src/conv1.cpp:53]   --->   Operation 1953 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1954 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577" [src/conv1.cpp:53]   --->   Operation 1954 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1955 [1/1] (0.47ns)   --->   "%tmp_213 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310, i2 %trunc_ln53_5" [src/conv1.cpp:53]   --->   Operation 1955 'mux' 'tmp_213' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln53_27 = sext i24 %tmp_215" [src/conv1.cpp:53]   --->   Operation 1956 'sext' 'sext_ln53_27' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1957 [1/1] (2.96ns)   --->   "%mul_ln53_27 = mul i35 %sext_ln53_27, i35 %sext_ln35_27" [src/conv1.cpp:53]   --->   Operation 1957 'mul' 'mul_ln53_27' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1958 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_27, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1958 'partselect' 'tmp_315' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1959 [1/1] (0.00ns)   --->   "%shl_ln53_23 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_315, i3 0" [src/conv1.cpp:53]   --->   Operation 1959 'bitconcatenate' 'shl_ln53_23' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1960 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_29)   --->   "%mul_ln53_28 = mul i35 %sext_ln53_28, i35 %sext_ln35_28" [src/conv1.cpp:53]   --->   Operation 1960 'mul' 'mul_ln53_28' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1961 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_29 = add i35 %shl_ln53_23, i35 %mul_ln53_28" [src/conv1.cpp:53]   --->   Operation 1961 'add' 'add_ln53_29' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1962 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_30)   --->   "%mul_ln53_29 = mul i35 %sext_ln53_29, i35 %sext_ln35_29" [src/conv1.cpp:53]   --->   Operation 1962 'mul' 'mul_ln53_29' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln53_31 = sext i24 %tmp_221" [src/conv1.cpp:53]   --->   Operation 1963 'sext' 'sext_ln53_31' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1964 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500" [src/conv1.cpp:53]   --->   Operation 1964 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1965 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509" [src/conv1.cpp:53]   --->   Operation 1965 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1966 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518" [src/conv1.cpp:53]   --->   Operation 1966 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1967 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379" [src/conv1.cpp:53]   --->   Operation 1967 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1968 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388" [src/conv1.cpp:53]   --->   Operation 1968 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1969 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397" [src/conv1.cpp:53]   --->   Operation 1969 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1970 [1/1] (0.47ns)   --->   "%tmp_227 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238, i2 %trunc_ln53_1" [src/conv1.cpp:53]   --->   Operation 1970 'mux' 'tmp_227' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1971 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411" [src/conv1.cpp:53]   --->   Operation 1971 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1972 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420" [src/conv1.cpp:53]   --->   Operation 1972 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1973 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429" [src/conv1.cpp:53]   --->   Operation 1973 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 1974 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_83 = add i35 %shl_ln53_77, i35 %mul_ln53_88" [src/conv1.cpp:53]   --->   Operation 1974 'add' 'add_ln53_83' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1975 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_83, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1975 'partselect' 'tmp_373' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1976 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_84)   --->   "%mul_ln53_89 = mul i35 %sext_ln53_81, i35 %sext_ln35_8" [src/conv1.cpp:53]   --->   Operation 1976 'mul' 'mul_ln53_89' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1977 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_90)   --->   "%mul_ln53_96 = mul i35 %sext_ln53_16, i35 %sext_ln35_15" [src/conv1.cpp:53]   --->   Operation 1977 'mul' 'mul_ln53_96' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1978 [1/1] (0.00ns)   --->   "%shl_ln53_90 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_387, i3 0" [src/conv1.cpp:53]   --->   Operation 1978 'bitconcatenate' 'shl_ln53_90' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1979 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_96)   --->   "%mul_ln53_103 = mul i35 %sext_ln53_23, i35 %sext_ln35_22" [src/conv1.cpp:53]   --->   Operation 1979 'mul' 'mul_ln53_103' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1980 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_96 = add i35 %shl_ln53_90, i35 %mul_ln53_103" [src/conv1.cpp:53]   --->   Operation 1980 'add' 'add_ln53_96' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1981 [1/1] (2.96ns)   --->   "%mul_ln53_108 = mul i35 %sext_ln53_28, i35 %sext_ln35_27" [src/conv1.cpp:53]   --->   Operation 1981 'mul' 'mul_ln53_108' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1982 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_108, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1982 'partselect' 'tmp_393' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1983 [1/1] (0.00ns)   --->   "%shl_ln53_95 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_393, i3 0" [src/conv1.cpp:53]   --->   Operation 1983 'bitconcatenate' 'shl_ln53_95' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1984 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_101)   --->   "%mul_ln53_109 = mul i35 %sext_ln53_29, i35 %sext_ln35_28" [src/conv1.cpp:53]   --->   Operation 1984 'mul' 'mul_ln53_109' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1985 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_101 = add i35 %shl_ln53_95, i35 %mul_ln53_109" [src/conv1.cpp:53]   --->   Operation 1985 'add' 'add_ln53_101' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1986 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_102)   --->   "%mul_ln53_110 = mul i35 %sext_ln53_30, i35 %sext_ln35_29" [src/conv1.cpp:53]   --->   Operation 1986 'mul' 'mul_ln53_110' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1987 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_155 = add i35 %shl_ln53_149, i35 %mul_ln53_169" [src/conv1.cpp:53]   --->   Operation 1987 'add' 'add_ln53_155' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln53_90 = sext i24 %tmp_284" [src/conv1.cpp:53]   --->   Operation 1988 'sext' 'sext_ln53_90' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1989 [1/1] (0.00ns)   --->   "%tmp_454 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_155, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1989 'partselect' 'tmp_454' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1990 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_156)   --->   "%mul_ln53_170 = mul i35 %sext_ln53_90, i35 %sext_ln35_8" [src/conv1.cpp:53]   --->   Operation 1990 'mul' 'mul_ln53_170' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1991 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_161 = add i35 %shl_ln53_155, i35 %mul_ln53_176" [src/conv1.cpp:53]   --->   Operation 1991 'add' 'add_ln53_161' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_461 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_161, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1992 'partselect' 'tmp_461' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1993 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_162)   --->   "%mul_ln53_177 = mul i35 %sext_ln53_17, i35 %sext_ln35_15" [src/conv1.cpp:53]   --->   Operation 1993 'mul' 'mul_ln53_177' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1994 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_167 = add i35 %shl_ln53_161, i35 %mul_ln53_183" [src/conv1.cpp:53]   --->   Operation 1994 'add' 'add_ln53_167' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1995 [1/1] (0.00ns)   --->   "%tmp_468 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_167, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 1995 'partselect' 'tmp_468' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1996 [1/1] (0.00ns)   --->   "%shl_ln53_162 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_468, i3 0" [src/conv1.cpp:53]   --->   Operation 1996 'bitconcatenate' 'shl_ln53_162' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_31 : Operation 1997 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_168)   --->   "%mul_ln53_184 = mul i35 %sext_ln53_24, i35 %sext_ln35_22" [src/conv1.cpp:53]   --->   Operation 1997 'mul' 'mul_ln53_184' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1998 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_168 = add i35 %shl_ln53_162, i35 %mul_ln53_184" [src/conv1.cpp:53]   --->   Operation 1998 'add' 'add_ln53_168' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1999 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_173)   --->   "%mul_ln53_190 = mul i35 %sext_ln53_30, i35 %sext_ln35_28" [src/conv1.cpp:53]   --->   Operation 1999 'mul' 'mul_ln53_190' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2000 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_174)   --->   "%mul_ln53_191 = mul i35 %sext_ln53_31, i35 %sext_ln35_29" [src/conv1.cpp:53]   --->   Operation 2000 'mul' 'mul_ln53_191' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 3.61>
ST_32 : Operation 2001 [1/1] (0.76ns)   --->   "%empty_264 = add i8 %empty_233, i8 31" [src/conv1.cpp:35]   --->   Operation 2001 'add' 'empty_264' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2002 [1/1] (0.00ns)   --->   "%p_cast41 = zext i8 %empty_264" [src/conv1.cpp:35]   --->   Operation 2002 'zext' 'p_cast41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2003 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast41" [src/conv1.cpp:35]   --->   Operation 2003 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2004 [1/1] (0.76ns)   --->   "%empty_271 = add i8 %empty_233, i8 38" [src/conv1.cpp:35]   --->   Operation 2004 'add' 'empty_271' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2005 [1/1] (0.00ns)   --->   "%p_cast48 = zext i8 %empty_271" [src/conv1.cpp:35]   --->   Operation 2005 'zext' 'p_cast48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2006 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast48" [src/conv1.cpp:35]   --->   Operation 2006 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2007 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast41" [src/conv1.cpp:35]   --->   Operation 2007 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2008 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast48" [src/conv1.cpp:35]   --->   Operation 2008 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2009 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast41" [src/conv1.cpp:35]   --->   Operation 2009 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2010 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast48" [src/conv1.cpp:35]   --->   Operation 2010 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2011 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20" [src/conv1.cpp:35]   --->   Operation 2011 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2012 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101" [src/conv1.cpp:35]   --->   Operation 2012 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2013 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182" [src/conv1.cpp:35]   --->   Operation 2013 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2014 [1/1] (0.47ns)   --->   "%tmp_111 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2014 'mux' 'tmp_111' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2015 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27" [src/conv1.cpp:35]   --->   Operation 2015 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2016 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108" [src/conv1.cpp:35]   --->   Operation 2016 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2017 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189" [src/conv1.cpp:35]   --->   Operation 2017 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2018 [1/1] (0.47ns)   --->   "%tmp_118 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2018 'mux' 'tmp_118' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2019 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34" [src/conv1.cpp:35]   --->   Operation 2019 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2020 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115" [src/conv1.cpp:35]   --->   Operation 2020 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2021 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196" [src/conv1.cpp:35]   --->   Operation 2021 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2022 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41" [src/conv1.cpp:35]   --->   Operation 2022 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2023 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122" [src/conv1.cpp:35]   --->   Operation 2023 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2024 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203" [src/conv1.cpp:35]   --->   Operation 2024 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2025 [1/1] (0.76ns)   --->   "%empty_340 = add i8 %empty_323, i8 17" [src/conv1.cpp:35]   --->   Operation 2025 'add' 'empty_340' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2026 [1/1] (0.00ns)   --->   "%p_cast108 = zext i8 %empty_340" [src/conv1.cpp:35]   --->   Operation 2026 'zext' 'p_cast108' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2027 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast108" [src/conv1.cpp:35]   --->   Operation 2027 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2028 [1/1] (0.76ns)   --->   "%empty_347 = add i8 %empty_323, i8 24" [src/conv1.cpp:35]   --->   Operation 2028 'add' 'empty_347' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2029 [1/1] (0.00ns)   --->   "%p_cast115 = zext i8 %empty_347" [src/conv1.cpp:35]   --->   Operation 2029 'zext' 'p_cast115' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2030 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast115" [src/conv1.cpp:35]   --->   Operation 2030 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2031 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast108" [src/conv1.cpp:35]   --->   Operation 2031 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2032 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast115" [src/conv1.cpp:35]   --->   Operation 2032 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2033 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_668 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast108" [src/conv1.cpp:35]   --->   Operation 2033 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_668' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2034 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_675 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast115" [src/conv1.cpp:35]   --->   Operation 2034 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_675' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2035 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_783 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506" [src/conv1.cpp:35]   --->   Operation 2035 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_783' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2036 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_784 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587" [src/conv1.cpp:35]   --->   Operation 2036 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_784' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2037 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_785 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_668" [src/conv1.cpp:35]   --->   Operation 2037 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_785' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2038 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_804 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513" [src/conv1.cpp:35]   --->   Operation 2038 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_804' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2039 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_805 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594" [src/conv1.cpp:35]   --->   Operation 2039 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_805' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2040 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_806 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_675" [src/conv1.cpp:35]   --->   Operation 2040 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_806' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2041 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_822 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519" [src/conv1.cpp:35]   --->   Operation 2041 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_822' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2042 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_823 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600" [src/conv1.cpp:35]   --->   Operation 2042 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_823' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2043 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_824 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_681" [src/conv1.cpp:35]   --->   Operation 2043 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_824' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2044 [1/1] (0.47ns)   --->   "%tmp_124_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_822, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_823, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_824, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2044 'mux' 'tmp_124_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2045 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_843 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526" [src/conv1.cpp:35]   --->   Operation 2045 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_843' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2046 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_844 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607" [src/conv1.cpp:35]   --->   Operation 2046 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_844' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2047 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_845 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_688" [src/conv1.cpp:35]   --->   Operation 2047 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_845' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2048 [1/1] (0.47ns)   --->   "%tmp_131_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_843, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_844, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_845, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2048 'mux' 'tmp_131_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln35_23 = sext i12 %select_ln35_25" [src/conv1.cpp:35]   --->   Operation 2049 'sext' 'sext_ln35_23' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2050 [1/1] (0.37ns)   --->   "%select_ln35_32 = select i1 %icmp_ln38, i12 %tmp_124_mid1, i12 %tmp_124" [src/conv1.cpp:35]   --->   Operation 2050 'select' 'select_ln35_32' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2051 [1/1] (0.00ns)   --->   "%sext_ln35_30 = sext i12 %select_ln35_32" [src/conv1.cpp:35]   --->   Operation 2051 'sext' 'sext_ln35_30' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2052 [1/1] (0.37ns)   --->   "%select_ln35_39 = select i1 %icmp_ln38, i12 %tmp_131_mid1, i12 %tmp_131" [src/conv1.cpp:35]   --->   Operation 2052 'select' 'select_ln35_39' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2053 [1/1] (0.79ns)   --->   "%add_ln53_256 = add i11 %mul_ln53_247, i11 %zext_ln53_34" [src/conv1.cpp:53]   --->   Operation 2053 'add' 'add_ln53_256' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln53_39 = zext i11 %add_ln53_256" [src/conv1.cpp:53]   --->   Operation 2054 'zext' 'zext_ln53_39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2055 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_39" [src/conv1.cpp:53]   --->   Operation 2055 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2056 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_39" [src/conv1.cpp:53]   --->   Operation 2056 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2057 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_39" [src/conv1.cpp:53]   --->   Operation 2057 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2058 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_12)   --->   "%mul_ln53_8 = mul i35 %sext_ln53_8, i35 %sext_ln35_8" [src/conv1.cpp:53]   --->   Operation 2058 'mul' 'mul_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2059 [1/1] (0.00ns)   --->   "%shl_ln53_12 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_303, i3 0" [src/conv1.cpp:53]   --->   Operation 2059 'bitconcatenate' 'shl_ln53_12' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2060 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_18)   --->   "%mul_ln53_15 = mul i35 %sext_ln53_15, i35 %sext_ln35_15" [src/conv1.cpp:53]   --->   Operation 2060 'mul' 'mul_ln53_15' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2061 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_18 = add i35 %shl_ln53_12, i35 %mul_ln53_15" [src/conv1.cpp:53]   --->   Operation 2061 'add' 'add_ln53_18' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2062 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_24 = add i35 %shl_ln53_18, i35 %mul_ln53_22" [src/conv1.cpp:53]   --->   Operation 2062 'add' 'add_ln53_24' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2063 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_24, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2063 'partselect' 'tmp_310' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2064 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_25)   --->   "%mul_ln53_23 = mul i35 %sext_ln53_23, i35 %sext_ln35_23" [src/conv1.cpp:53]   --->   Operation 2064 'mul' 'mul_ln53_23' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2065 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_29 = add i35 %shl_ln53_23, i35 %mul_ln53_28" [src/conv1.cpp:53]   --->   Operation 2065 'add' 'add_ln53_29' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_29, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2066 'partselect' 'tmp_316' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2067 [1/1] (0.00ns)   --->   "%shl_ln53_24 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_316, i3 0" [src/conv1.cpp:53]   --->   Operation 2067 'bitconcatenate' 'shl_ln53_24' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2068 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_30)   --->   "%mul_ln53_29 = mul i35 %sext_ln53_29, i35 %sext_ln35_29" [src/conv1.cpp:53]   --->   Operation 2068 'mul' 'mul_ln53_29' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2069 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_30 = add i35 %shl_ln53_24, i35 %mul_ln53_29" [src/conv1.cpp:53]   --->   Operation 2069 'add' 'add_ln53_30' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2070 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_31)   --->   "%mul_ln53_30 = mul i35 %sext_ln53_30, i35 %sext_ln35_30" [src/conv1.cpp:53]   --->   Operation 2070 'mul' 'mul_ln53_30' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2071 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500" [src/conv1.cpp:53]   --->   Operation 2071 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2072 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509" [src/conv1.cpp:53]   --->   Operation 2072 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2073 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518" [src/conv1.cpp:53]   --->   Operation 2073 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2074 [1/1] (0.47ns)   --->   "%tmp_222 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277, i2 %trunc_ln53_s" [src/conv1.cpp:53]   --->   Operation 2074 'mux' 'tmp_222' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln53_32 = sext i24 %tmp_222" [src/conv1.cpp:53]   --->   Operation 2075 'sext' 'sext_ln53_32' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2076 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411" [src/conv1.cpp:53]   --->   Operation 2076 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2077 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420" [src/conv1.cpp:53]   --->   Operation 2077 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2078 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429" [src/conv1.cpp:53]   --->   Operation 2078 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2079 [1/1] (0.47ns)   --->   "%tmp_228 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241, i2 %trunc_ln53_4" [src/conv1.cpp:53]   --->   Operation 2079 'mux' 'tmp_228' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2080 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441" [src/conv1.cpp:53]   --->   Operation 2080 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2081 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450" [src/conv1.cpp:53]   --->   Operation 2081 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2082 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459" [src/conv1.cpp:53]   --->   Operation 2082 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2083 [1/1] (0.79ns)   --->   "%add_ln53_306 = add i11 %mul_ln53_244, i11 %zext_ln53_100" [src/conv1.cpp:53]   --->   Operation 2083 'add' 'add_ln53_306' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln53_101 = zext i11 %add_ln53_306" [src/conv1.cpp:53]   --->   Operation 2084 'zext' 'zext_ln53_101' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2085 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_101" [src/conv1.cpp:53]   --->   Operation 2085 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2086 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_101" [src/conv1.cpp:53]   --->   Operation 2086 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2087 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_101" [src/conv1.cpp:53]   --->   Operation 2087 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2088 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_84)   --->   "%mul_ln53_89 = mul i35 %sext_ln53_81, i35 %sext_ln35_8" [src/conv1.cpp:53]   --->   Operation 2088 'mul' 'mul_ln53_89' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2089 [1/1] (0.00ns)   --->   "%shl_ln53_84 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_380, i3 0" [src/conv1.cpp:53]   --->   Operation 2089 'bitconcatenate' 'shl_ln53_84' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2090 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_90)   --->   "%mul_ln53_96 = mul i35 %sext_ln53_16, i35 %sext_ln35_15" [src/conv1.cpp:53]   --->   Operation 2090 'mul' 'mul_ln53_96' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2091 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_90 = add i35 %shl_ln53_84, i35 %mul_ln53_96" [src/conv1.cpp:53]   --->   Operation 2091 'add' 'add_ln53_90' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2092 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93" [src/conv1.cpp:53]   --->   Operation 2092 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2093 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102" [src/conv1.cpp:53]   --->   Operation 2093 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2094 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111" [src/conv1.cpp:53]   --->   Operation 2094 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2095 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_96 = add i35 %shl_ln53_90, i35 %mul_ln53_103" [src/conv1.cpp:53]   --->   Operation 2095 'add' 'add_ln53_96' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp_388 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_96, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2096 'partselect' 'tmp_388' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2097 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_97)   --->   "%mul_ln53_104 = mul i35 %sext_ln53_24, i35 %sext_ln35_23" [src/conv1.cpp:53]   --->   Operation 2097 'mul' 'mul_ln53_104' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2098 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_101 = add i35 %shl_ln53_95, i35 %mul_ln53_109" [src/conv1.cpp:53]   --->   Operation 2098 'add' 'add_ln53_101' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2099 [1/1] (0.00ns)   --->   "%tmp_394 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_101, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2099 'partselect' 'tmp_394' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2100 [1/1] (0.00ns)   --->   "%shl_ln53_96 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_394, i3 0" [src/conv1.cpp:53]   --->   Operation 2100 'bitconcatenate' 'shl_ln53_96' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2101 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_102)   --->   "%mul_ln53_110 = mul i35 %sext_ln53_30, i35 %sext_ln35_29" [src/conv1.cpp:53]   --->   Operation 2101 'mul' 'mul_ln53_110' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2102 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_102 = add i35 %shl_ln53_96, i35 %mul_ln53_110" [src/conv1.cpp:53]   --->   Operation 2102 'add' 'add_ln53_102' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2103 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_103)   --->   "%mul_ln53_111 = mul i35 %sext_ln53_31, i35 %sext_ln35_30" [src/conv1.cpp:53]   --->   Operation 2103 'mul' 'mul_ln53_111' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2104 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_156)   --->   "%mul_ln53_170 = mul i35 %sext_ln53_90, i35 %sext_ln35_8" [src/conv1.cpp:53]   --->   Operation 2104 'mul' 'mul_ln53_170' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2105 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_162)   --->   "%mul_ln53_177 = mul i35 %sext_ln53_17, i35 %sext_ln35_15" [src/conv1.cpp:53]   --->   Operation 2105 'mul' 'mul_ln53_177' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2106 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_168 = add i35 %shl_ln53_162, i35 %mul_ln53_184" [src/conv1.cpp:53]   --->   Operation 2106 'add' 'add_ln53_168' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2107 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_168, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2107 'partselect' 'tmp_469' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2108 [1/1] (2.96ns)   --->   "%mul_ln53_189 = mul i35 %sext_ln53_29, i35 %sext_ln35_27" [src/conv1.cpp:53]   --->   Operation 2108 'mul' 'mul_ln53_189' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_474 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_189, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2109 'partselect' 'tmp_474' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2110 [1/1] (0.00ns)   --->   "%shl_ln53_167 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_474, i3 0" [src/conv1.cpp:53]   --->   Operation 2110 'bitconcatenate' 'shl_ln53_167' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 2111 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_173)   --->   "%mul_ln53_190 = mul i35 %sext_ln53_30, i35 %sext_ln35_28" [src/conv1.cpp:53]   --->   Operation 2111 'mul' 'mul_ln53_190' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2112 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_173 = add i35 %shl_ln53_167, i35 %mul_ln53_190" [src/conv1.cpp:53]   --->   Operation 2112 'add' 'add_ln53_173' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2113 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_174)   --->   "%mul_ln53_191 = mul i35 %sext_ln53_31, i35 %sext_ln35_29" [src/conv1.cpp:53]   --->   Operation 2113 'mul' 'mul_ln53_191' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2114 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_175)   --->   "%mul_ln53_192 = mul i35 %sext_ln53_32, i35 %sext_ln35_30" [src/conv1.cpp:53]   --->   Operation 2114 'mul' 'mul_ln53_192' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 2.70>
ST_33 : Operation 2115 [1/1] (0.76ns)   --->   "%empty_258 = add i8 %empty_233, i8 25" [src/conv1.cpp:35]   --->   Operation 2115 'add' 'empty_258' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2116 [1/1] (0.00ns)   --->   "%p_cast35 = zext i8 %empty_258" [src/conv1.cpp:35]   --->   Operation 2116 'zext' 'p_cast35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2117 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast35" [src/conv1.cpp:35]   --->   Operation 2117 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2118 [1/1] (0.76ns)   --->   "%empty_265 = add i8 %empty_233, i8 32" [src/conv1.cpp:35]   --->   Operation 2118 'add' 'empty_265' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2119 [1/1] (0.00ns)   --->   "%p_cast42 = zext i8 %empty_265" [src/conv1.cpp:35]   --->   Operation 2119 'zext' 'p_cast42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2120 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast42" [src/conv1.cpp:35]   --->   Operation 2120 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2121 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast35" [src/conv1.cpp:35]   --->   Operation 2121 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2122 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast42" [src/conv1.cpp:35]   --->   Operation 2122 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2123 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast35" [src/conv1.cpp:35]   --->   Operation 2123 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2124 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast42" [src/conv1.cpp:35]   --->   Operation 2124 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2125 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28" [src/conv1.cpp:35]   --->   Operation 2125 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2126 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109" [src/conv1.cpp:35]   --->   Operation 2126 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2127 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190" [src/conv1.cpp:35]   --->   Operation 2127 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2128 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34" [src/conv1.cpp:35]   --->   Operation 2128 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2129 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115" [src/conv1.cpp:35]   --->   Operation 2129 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2130 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196" [src/conv1.cpp:35]   --->   Operation 2130 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2131 [1/1] (0.47ns)   --->   "%tmp_125 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2131 'mux' 'tmp_125' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2132 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35" [src/conv1.cpp:35]   --->   Operation 2132 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2133 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116" [src/conv1.cpp:35]   --->   Operation 2133 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2134 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197" [src/conv1.cpp:35]   --->   Operation 2134 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2135 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41" [src/conv1.cpp:35]   --->   Operation 2135 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2136 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122" [src/conv1.cpp:35]   --->   Operation 2136 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2137 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203" [src/conv1.cpp:35]   --->   Operation 2137 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2138 [1/1] (0.47ns)   --->   "%tmp_132 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2138 'mux' 'tmp_132' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2139 [1/1] (0.76ns)   --->   "%empty_354 = add i8 %empty_323, i8 31" [src/conv1.cpp:35]   --->   Operation 2139 'add' 'empty_354' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2140 [1/1] (0.00ns)   --->   "%p_cast122 = zext i8 %empty_354" [src/conv1.cpp:35]   --->   Operation 2140 'zext' 'p_cast122' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2141 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast122" [src/conv1.cpp:35]   --->   Operation 2141 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2142 [1/1] (0.76ns)   --->   "%empty_361 = add i8 %empty_323, i8 38" [src/conv1.cpp:35]   --->   Operation 2142 'add' 'empty_361' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2143 [1/1] (0.00ns)   --->   "%p_cast129 = zext i8 %empty_361" [src/conv1.cpp:35]   --->   Operation 2143 'zext' 'p_cast129' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2144 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast129" [src/conv1.cpp:35]   --->   Operation 2144 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2145 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast122" [src/conv1.cpp:35]   --->   Operation 2145 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2146 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast129" [src/conv1.cpp:35]   --->   Operation 2146 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2147 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_682 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast122" [src/conv1.cpp:35]   --->   Operation 2147 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_682' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2148 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_689 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast129" [src/conv1.cpp:35]   --->   Operation 2148 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_689' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2149 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_783 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506" [src/conv1.cpp:35]   --->   Operation 2149 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_783' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2150 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_784 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587" [src/conv1.cpp:35]   --->   Operation 2150 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_784' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2151 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_785 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_668" [src/conv1.cpp:35]   --->   Operation 2151 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_785' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2152 [1/1] (0.47ns)   --->   "%tmp_111_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_783, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_784, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_785, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2152 'mux' 'tmp_111_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2153 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_804 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513" [src/conv1.cpp:35]   --->   Operation 2153 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_804' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2154 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_805 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594" [src/conv1.cpp:35]   --->   Operation 2154 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_805' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2155 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_806 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_675" [src/conv1.cpp:35]   --->   Operation 2155 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_806' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2156 [1/1] (0.47ns)   --->   "%tmp_118_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_804, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_805, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_806, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2156 'mux' 'tmp_118_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2157 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_825 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520" [src/conv1.cpp:35]   --->   Operation 2157 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_825' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2158 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_826 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601" [src/conv1.cpp:35]   --->   Operation 2158 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_826' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2159 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_827 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_682" [src/conv1.cpp:35]   --->   Operation 2159 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_827' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2160 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_846 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527" [src/conv1.cpp:35]   --->   Operation 2160 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_846' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2161 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_847 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608" [src/conv1.cpp:35]   --->   Operation 2161 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_847' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2162 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_848 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_689" [src/conv1.cpp:35]   --->   Operation 2162 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_848' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln35_16 = sext i12 %select_ln35_18" [src/conv1.cpp:35]   --->   Operation 2163 'sext' 'sext_ln35_16' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2164 [1/1] (0.37ns)   --->   "%select_ln35_19 = select i1 %icmp_ln38, i12 %tmp_111_mid1, i12 %tmp_111" [src/conv1.cpp:35]   --->   Operation 2164 'select' 'select_ln35_19' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2165 [1/1] (0.37ns)   --->   "%select_ln35_26 = select i1 %icmp_ln38, i12 %tmp_118_mid1, i12 %tmp_118" [src/conv1.cpp:35]   --->   Operation 2165 'select' 'select_ln35_26' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln35_24 = sext i12 %select_ln35_26" [src/conv1.cpp:35]   --->   Operation 2166 'sext' 'sext_ln35_24' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2167 [1/1] (0.79ns)   --->   "%add_ln53_282 = add i11 %mul_ln53_246, i11 %zext_ln53_67" [src/conv1.cpp:53]   --->   Operation 2167 'add' 'add_ln53_282' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2168 [1/1] (0.00ns)   --->   "%zext_ln53_71 = zext i11 %add_ln53_282" [src/conv1.cpp:53]   --->   Operation 2168 'zext' 'zext_ln53_71' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2169 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_71" [src/conv1.cpp:53]   --->   Operation 2169 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2170 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_71" [src/conv1.cpp:53]   --->   Operation 2170 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2171 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_71" [src/conv1.cpp:53]   --->   Operation 2171 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2172 [1/1] (0.79ns)   --->   "%add_ln53_299 = add i11 %mul_ln53_245, i11 %zext_ln53_89" [src/conv1.cpp:53]   --->   Operation 2172 'add' 'add_ln53_299' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2173 [1/1] (0.00ns)   --->   "%zext_ln53_92 = zext i11 %add_ln53_299" [src/conv1.cpp:53]   --->   Operation 2173 'zext' 'zext_ln53_92' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2174 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_92" [src/conv1.cpp:53]   --->   Operation 2174 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2175 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_92" [src/conv1.cpp:53]   --->   Operation 2175 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2176 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_92" [src/conv1.cpp:53]   --->   Operation 2176 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2177 [1/1] (0.00ns)   --->   "%shl_ln53_7 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_297, i3 0" [src/conv1.cpp:53]   --->   Operation 2177 'bitconcatenate' 'shl_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2178 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_12)   --->   "%mul_ln53_8 = mul i35 %sext_ln53_8, i35 %sext_ln35_8" [src/conv1.cpp:53]   --->   Operation 2178 'mul' 'mul_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2179 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_12 = add i35 %shl_ln53_7, i35 %mul_ln53_8" [src/conv1.cpp:53]   --->   Operation 2179 'add' 'add_ln53_12' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2180 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_18 = add i35 %shl_ln53_12, i35 %mul_ln53_15" [src/conv1.cpp:53]   --->   Operation 2180 'add' 'add_ln53_18' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2181 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_18, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2181 'partselect' 'tmp_304' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2182 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_19)   --->   "%mul_ln53_16 = mul i35 %sext_ln53_16, i35 %sext_ln35_16" [src/conv1.cpp:53]   --->   Operation 2182 'mul' 'mul_ln53_16' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2183 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_25)   --->   "%mul_ln53_23 = mul i35 %sext_ln53_23, i35 %sext_ln35_23" [src/conv1.cpp:53]   --->   Operation 2183 'mul' 'mul_ln53_23' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2184 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_26)   --->   "%mul_ln53_24 = mul i35 %sext_ln53_24, i35 %sext_ln35_24" [src/conv1.cpp:53]   --->   Operation 2184 'mul' 'mul_ln53_24' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln53_25 = sext i24 %tmp_213" [src/conv1.cpp:53]   --->   Operation 2185 'sext' 'sext_ln53_25' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2186 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589" [src/conv1.cpp:53]   --->   Operation 2186 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2187 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598" [src/conv1.cpp:53]   --->   Operation 2187 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2188 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607" [src/conv1.cpp:53]   --->   Operation 2188 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2189 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_30 = add i35 %shl_ln53_24, i35 %mul_ln53_29" [src/conv1.cpp:53]   --->   Operation 2189 'add' 'add_ln53_30' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2190 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_30, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2190 'partselect' 'tmp_317' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2191 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_31)   --->   "%mul_ln53_30 = mul i35 %sext_ln53_30, i35 %sext_ln35_30" [src/conv1.cpp:53]   --->   Operation 2191 'mul' 'mul_ln53_30' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2192 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530" [src/conv1.cpp:53]   --->   Operation 2192 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2193 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539" [src/conv1.cpp:53]   --->   Operation 2193 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2194 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548" [src/conv1.cpp:53]   --->   Operation 2194 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2195 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441" [src/conv1.cpp:53]   --->   Operation 2195 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2196 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450" [src/conv1.cpp:53]   --->   Operation 2196 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2197 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459" [src/conv1.cpp:53]   --->   Operation 2197 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2198 [1/1] (0.47ns)   --->   "%tmp_229 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244, i2 %trunc_ln53_6" [src/conv1.cpp:53]   --->   Operation 2198 'mux' 'tmp_229' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2199 [1/1] (0.00ns)   --->   "%shl_ln53_78 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_373, i3 0" [src/conv1.cpp:53]   --->   Operation 2199 'bitconcatenate' 'shl_ln53_78' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2200 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_84)   --->   "%mul_ln53_89 = mul i35 %sext_ln53_81, i35 %sext_ln35_8" [src/conv1.cpp:53]   --->   Operation 2200 'mul' 'mul_ln53_89' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2201 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_84 = add i35 %shl_ln53_78, i35 %mul_ln53_89" [src/conv1.cpp:53]   --->   Operation 2201 'add' 'add_ln53_84' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2202 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_90 = add i35 %shl_ln53_84, i35 %mul_ln53_96" [src/conv1.cpp:53]   --->   Operation 2202 'add' 'add_ln53_90' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_90, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2203 'partselect' 'tmp_381' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2204 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_91)   --->   "%mul_ln53_97 = mul i35 %sext_ln53_17, i35 %sext_ln35_16" [src/conv1.cpp:53]   --->   Operation 2204 'mul' 'mul_ln53_97' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2205 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93" [src/conv1.cpp:53]   --->   Operation 2205 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2206 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102" [src/conv1.cpp:53]   --->   Operation 2206 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2207 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111" [src/conv1.cpp:53]   --->   Operation 2207 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2208 [1/1] (0.47ns)   --->   "%tmp_276 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92, i2 %trunc_ln53_9" [src/conv1.cpp:53]   --->   Operation 2208 'mux' 'tmp_276' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln53_82 = sext i24 %tmp_276" [src/conv1.cpp:53]   --->   Operation 2209 'sext' 'sext_ln53_82' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2210 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_97)   --->   "%mul_ln53_104 = mul i35 %sext_ln53_24, i35 %sext_ln35_23" [src/conv1.cpp:53]   --->   Operation 2210 'mul' 'mul_ln53_104' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2211 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_102 = add i35 %shl_ln53_96, i35 %mul_ln53_110" [src/conv1.cpp:53]   --->   Operation 2211 'add' 'add_ln53_102' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_102, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2212 'partselect' 'tmp_395' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2213 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_103)   --->   "%mul_ln53_111 = mul i35 %sext_ln53_31, i35 %sext_ln35_30" [src/conv1.cpp:53]   --->   Operation 2213 'mul' 'mul_ln53_111' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2214 [1/1] (0.00ns)   --->   "%shl_ln53_150 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_454, i3 0" [src/conv1.cpp:53]   --->   Operation 2214 'bitconcatenate' 'shl_ln53_150' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2215 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_156)   --->   "%mul_ln53_170 = mul i35 %sext_ln53_90, i35 %sext_ln35_8" [src/conv1.cpp:53]   --->   Operation 2215 'mul' 'mul_ln53_170' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2216 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_156 = add i35 %shl_ln53_150, i35 %mul_ln53_170" [src/conv1.cpp:53]   --->   Operation 2216 'add' 'add_ln53_156' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2217 [1/1] (0.00ns)   --->   "%shl_ln53_156 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_461, i3 0" [src/conv1.cpp:53]   --->   Operation 2217 'bitconcatenate' 'shl_ln53_156' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2218 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_162)   --->   "%mul_ln53_177 = mul i35 %sext_ln53_17, i35 %sext_ln35_15" [src/conv1.cpp:53]   --->   Operation 2218 'mul' 'mul_ln53_177' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2219 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_162 = add i35 %shl_ln53_156, i35 %mul_ln53_177" [src/conv1.cpp:53]   --->   Operation 2219 'add' 'add_ln53_162' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2220 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_163)   --->   "%mul_ln53_178 = mul i35 %sext_ln53_82, i35 %sext_ln35_16" [src/conv1.cpp:53]   --->   Operation 2220 'mul' 'mul_ln53_178' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2221 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_169)   --->   "%mul_ln53_185 = mul i35 %sext_ln53_25, i35 %sext_ln35_23" [src/conv1.cpp:53]   --->   Operation 2221 'mul' 'mul_ln53_185' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2222 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_173 = add i35 %shl_ln53_167, i35 %mul_ln53_190" [src/conv1.cpp:53]   --->   Operation 2222 'add' 'add_ln53_173' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2223 [1/1] (0.00ns)   --->   "%tmp_475 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_173, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2223 'partselect' 'tmp_475' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2224 [1/1] (0.00ns)   --->   "%shl_ln53_168 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_475, i3 0" [src/conv1.cpp:53]   --->   Operation 2224 'bitconcatenate' 'shl_ln53_168' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 2225 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_174)   --->   "%mul_ln53_191 = mul i35 %sext_ln53_31, i35 %sext_ln35_29" [src/conv1.cpp:53]   --->   Operation 2225 'mul' 'mul_ln53_191' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2226 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_174 = add i35 %shl_ln53_168, i35 %mul_ln53_191" [src/conv1.cpp:53]   --->   Operation 2226 'add' 'add_ln53_174' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2227 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_175)   --->   "%mul_ln53_192 = mul i35 %sext_ln53_32, i35 %sext_ln35_30" [src/conv1.cpp:53]   --->   Operation 2227 'mul' 'mul_ln53_192' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 3.27>
ST_34 : Operation 2228 [1/1] (0.76ns)   --->   "%empty_269 = add i8 %empty_233, i8 36" [src/conv1.cpp:35]   --->   Operation 2228 'add' 'empty_269' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2229 [1/1] (0.00ns)   --->   "%p_cast46 = zext i8 %empty_269" [src/conv1.cpp:35]   --->   Operation 2229 'zext' 'p_cast46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2230 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast46" [src/conv1.cpp:35]   --->   Operation 2230 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2231 [1/1] (0.76ns)   --->   "%empty_272 = add i8 %empty_233, i8 39" [src/conv1.cpp:35]   --->   Operation 2231 'add' 'empty_272' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2232 [1/1] (0.00ns)   --->   "%p_cast49 = zext i8 %empty_272" [src/conv1.cpp:35]   --->   Operation 2232 'zext' 'p_cast49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2233 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast49" [src/conv1.cpp:35]   --->   Operation 2233 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2234 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast46" [src/conv1.cpp:35]   --->   Operation 2234 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2235 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast49" [src/conv1.cpp:35]   --->   Operation 2235 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2236 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast46" [src/conv1.cpp:35]   --->   Operation 2236 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2237 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast49" [src/conv1.cpp:35]   --->   Operation 2237 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2238 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28" [src/conv1.cpp:35]   --->   Operation 2238 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2239 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109" [src/conv1.cpp:35]   --->   Operation 2239 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2240 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190" [src/conv1.cpp:35]   --->   Operation 2240 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2241 [1/1] (0.47ns)   --->   "%tmp_119 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2241 'mux' 'tmp_119' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2242 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35" [src/conv1.cpp:35]   --->   Operation 2242 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2243 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116" [src/conv1.cpp:35]   --->   Operation 2243 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2244 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197" [src/conv1.cpp:35]   --->   Operation 2244 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2245 [1/1] (0.47ns)   --->   "%tmp_126 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2245 'mux' 'tmp_126' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2246 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39" [src/conv1.cpp:35]   --->   Operation 2246 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2247 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120" [src/conv1.cpp:35]   --->   Operation 2247 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2248 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201" [src/conv1.cpp:35]   --->   Operation 2248 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2249 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42" [src/conv1.cpp:35]   --->   Operation 2249 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2250 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123" [src/conv1.cpp:35]   --->   Operation 2250 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2251 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204" [src/conv1.cpp:35]   --->   Operation 2251 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2252 [1/1] (0.76ns)   --->   "%empty_348 = add i8 %empty_323, i8 25" [src/conv1.cpp:35]   --->   Operation 2252 'add' 'empty_348' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2253 [1/1] (0.00ns)   --->   "%p_cast116 = zext i8 %empty_348" [src/conv1.cpp:35]   --->   Operation 2253 'zext' 'p_cast116' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2254 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast116" [src/conv1.cpp:35]   --->   Operation 2254 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2255 [1/1] (0.76ns)   --->   "%empty_355 = add i8 %empty_323, i8 32" [src/conv1.cpp:35]   --->   Operation 2255 'add' 'empty_355' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2256 [1/1] (0.00ns)   --->   "%p_cast123 = zext i8 %empty_355" [src/conv1.cpp:35]   --->   Operation 2256 'zext' 'p_cast123' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2257 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast123" [src/conv1.cpp:35]   --->   Operation 2257 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2258 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast116" [src/conv1.cpp:35]   --->   Operation 2258 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2259 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast123" [src/conv1.cpp:35]   --->   Operation 2259 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2260 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_676 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast116" [src/conv1.cpp:35]   --->   Operation 2260 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_676' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2261 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_683 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast123" [src/conv1.cpp:35]   --->   Operation 2261 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_683' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2262 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_807 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514" [src/conv1.cpp:35]   --->   Operation 2262 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_807' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2263 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_808 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595" [src/conv1.cpp:35]   --->   Operation 2263 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_808' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2264 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_809 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_676" [src/conv1.cpp:35]   --->   Operation 2264 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_809' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2265 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_825 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520" [src/conv1.cpp:35]   --->   Operation 2265 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_825' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2266 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_826 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601" [src/conv1.cpp:35]   --->   Operation 2266 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_826' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2267 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_827 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_682" [src/conv1.cpp:35]   --->   Operation 2267 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_827' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2268 [1/1] (0.47ns)   --->   "%tmp_125_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_825, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_826, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_827, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2268 'mux' 'tmp_125_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2269 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_828 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521" [src/conv1.cpp:35]   --->   Operation 2269 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_828' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2270 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_829 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602" [src/conv1.cpp:35]   --->   Operation 2270 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_829' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2271 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_830 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_683" [src/conv1.cpp:35]   --->   Operation 2271 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_830' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2272 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_846 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527" [src/conv1.cpp:35]   --->   Operation 2272 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_846' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2273 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_847 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608" [src/conv1.cpp:35]   --->   Operation 2273 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_847' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2274 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_848 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_689" [src/conv1.cpp:35]   --->   Operation 2274 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_848' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2275 [1/1] (0.47ns)   --->   "%tmp_132_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_846, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_847, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_848, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2275 'mux' 'tmp_132_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2276 [1/1] (0.37ns)   --->   "%select_ln35_33 = select i1 %icmp_ln38, i12 %tmp_125_mid1, i12 %tmp_125" [src/conv1.cpp:35]   --->   Operation 2276 'select' 'select_ln35_33' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln35_31 = sext i12 %select_ln35_33" [src/conv1.cpp:35]   --->   Operation 2277 'sext' 'sext_ln35_31' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln35_37 = sext i12 %select_ln35_39" [src/conv1.cpp:35]   --->   Operation 2278 'sext' 'sext_ln35_37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2279 [1/1] (0.37ns)   --->   "%select_ln35_40 = select i1 %icmp_ln38, i12 %tmp_132_mid1, i12 %tmp_132" [src/conv1.cpp:35]   --->   Operation 2279 'select' 'select_ln35_40' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2280 [1/1] (0.79ns)   --->   "%add_ln53_265 = add i11 %mul_ln53_247, i11 %zext_ln53_45" [src/conv1.cpp:53]   --->   Operation 2280 'add' 'add_ln53_265' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2281 [1/1] (0.00ns)   --->   "%zext_ln53_50 = zext i11 %add_ln53_265" [src/conv1.cpp:53]   --->   Operation 2281 'zext' 'zext_ln53_50' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2282 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_50" [src/conv1.cpp:53]   --->   Operation 2282 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2283 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_50" [src/conv1.cpp:53]   --->   Operation 2283 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2284 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_50" [src/conv1.cpp:53]   --->   Operation 2284 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2285 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_12 = add i35 %shl_ln53_7, i35 %mul_ln53_8" [src/conv1.cpp:53]   --->   Operation 2285 'add' 'add_ln53_12' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2286 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_12, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2286 'partselect' 'tmp_217' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i32 %tmp_184" [src/conv1.cpp:56]   --->   Operation 2287 'sext' 'sext_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln56_1 = sext i32 %tmp_217" [src/conv1.cpp:56]   --->   Operation 2288 'sext' 'sext_ln56_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2289 [1/1] (1.01ns)   --->   "%sub_ln56 = sub i33 0, i33 %sext_ln56" [src/conv1.cpp:56]   --->   Operation 2289 'sub' 'sub_ln56' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2290 [1/1] (1.01ns)   --->   "%icmp_ln56 = icmp_eq  i33 %sext_ln56_1, i33 %sub_ln56" [src/conv1.cpp:56]   --->   Operation 2290 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2291 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %if.end.i.i, void %if.then.i.i" [src/conv1.cpp:56]   --->   Operation 2291 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2292 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.01231, void %V32.i.i24.i.i103.case.11232" [src/conv1.cpp:56]   --->   Operation 2292 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56)> <Delay = 0.00>
ST_34 : Operation 2293 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 2293 'store' 'store_ln56' <Predicate = (!icmp_ln35 & icmp_ln56 & !tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_34 : Operation 2294 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1230" [src/conv1.cpp:56]   --->   Operation 2294 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56 & !tmp_197)> <Delay = 0.00>
ST_34 : Operation 2295 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 2295 'store' 'store_ln56' <Predicate = (!icmp_ln35 & icmp_ln56 & tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_34 : Operation 2296 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1230" [src/conv1.cpp:56]   --->   Operation 2296 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56 & tmp_197)> <Delay = 0.00>
ST_34 : Operation 2297 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i" [src/conv1.cpp:56]   --->   Operation 2297 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56)> <Delay = 0.00>
ST_34 : Operation 2298 [1/1] (1.01ns)   --->   "%add_ln56 = add i32 %tmp_217, i32 %tmp_184" [src/conv1.cpp:56]   --->   Operation 2298 'add' 'add_ln56' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2299 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.0, void %V32.i.i24.i.i103.case.1" [src/conv1.cpp:56]   --->   Operation 2299 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2300 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_19)   --->   "%mul_ln53_16 = mul i35 %sext_ln53_16, i35 %sext_ln35_16" [src/conv1.cpp:53]   --->   Operation 2300 'mul' 'mul_ln53_16' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2301 [1/1] (0.00ns)   --->   "%shl_ln53_19 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_310, i3 0" [src/conv1.cpp:53]   --->   Operation 2301 'bitconcatenate' 'shl_ln53_19' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2302 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_25)   --->   "%mul_ln53_23 = mul i35 %sext_ln53_23, i35 %sext_ln35_23" [src/conv1.cpp:53]   --->   Operation 2302 'mul' 'mul_ln53_23' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2303 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_25 = add i35 %shl_ln53_19, i35 %mul_ln53_23" [src/conv1.cpp:53]   --->   Operation 2303 'add' 'add_ln53_25' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2304 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_26)   --->   "%mul_ln53_24 = mul i35 %sext_ln53_24, i35 %sext_ln35_24" [src/conv1.cpp:53]   --->   Operation 2304 'mul' 'mul_ln53_24' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2305 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589" [src/conv1.cpp:53]   --->   Operation 2305 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2306 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598" [src/conv1.cpp:53]   --->   Operation 2306 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2307 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607" [src/conv1.cpp:53]   --->   Operation 2307 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2308 [1/1] (0.47ns)   --->   "%tmp_214 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313, i2 %trunc_ln53_7" [src/conv1.cpp:53]   --->   Operation 2308 'mux' 'tmp_214' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2309 [1/1] (0.00ns)   --->   "%shl_ln53_25 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_317, i3 0" [src/conv1.cpp:53]   --->   Operation 2309 'bitconcatenate' 'shl_ln53_25' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2310 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_31)   --->   "%mul_ln53_30 = mul i35 %sext_ln53_30, i35 %sext_ln35_30" [src/conv1.cpp:53]   --->   Operation 2310 'mul' 'mul_ln53_30' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2311 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_31 = add i35 %shl_ln53_25, i35 %mul_ln53_30" [src/conv1.cpp:53]   --->   Operation 2311 'add' 'add_ln53_31' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2312 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_32)   --->   "%mul_ln53_31 = mul i35 %sext_ln53_31, i35 %sext_ln35_31" [src/conv1.cpp:53]   --->   Operation 2312 'mul' 'mul_ln53_31' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2313 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530" [src/conv1.cpp:53]   --->   Operation 2313 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2314 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539" [src/conv1.cpp:53]   --->   Operation 2314 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2315 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548" [src/conv1.cpp:53]   --->   Operation 2315 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2316 [1/1] (0.47ns)   --->   "%tmp_223 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280, i2 %trunc_ln53_2" [src/conv1.cpp:53]   --->   Operation 2316 'mux' 'tmp_223' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln53_33 = sext i24 %tmp_223" [src/conv1.cpp:53]   --->   Operation 2317 'sext' 'sext_ln53_33' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln53_37 = sext i24 %tmp_227" [src/conv1.cpp:53]   --->   Operation 2318 'sext' 'sext_ln53_37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2319 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_37)   --->   "%mul_ln53_37 = mul i35 %sext_ln53_37, i35 %sext_ln35_37" [src/conv1.cpp:53]   --->   Operation 2319 'mul' 'mul_ln53_37' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln53_38 = sext i24 %tmp_228" [src/conv1.cpp:53]   --->   Operation 2320 'sext' 'sext_ln53_38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2321 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471" [src/conv1.cpp:53]   --->   Operation 2321 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2322 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480" [src/conv1.cpp:53]   --->   Operation 2322 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2323 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489" [src/conv1.cpp:53]   --->   Operation 2323 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2324 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_84 = add i35 %shl_ln53_78, i35 %mul_ln53_89" [src/conv1.cpp:53]   --->   Operation 2324 'add' 'add_ln53_84' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_84, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2325 'partselect' 'tmp_374' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln56_18 = sext i32 %tmp_275" [src/conv1.cpp:56]   --->   Operation 2326 'sext' 'sext_ln56_18' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln56_19 = sext i32 %tmp_374" [src/conv1.cpp:56]   --->   Operation 2327 'sext' 'sext_ln56_19' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2328 [1/1] (1.01ns)   --->   "%sub_ln56_9 = sub i33 0, i33 %sext_ln56_18" [src/conv1.cpp:56]   --->   Operation 2328 'sub' 'sub_ln56_9' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2329 [1/1] (1.01ns)   --->   "%icmp_ln56_9 = icmp_eq  i33 %sext_ln56_19, i33 %sub_ln56_9" [src/conv1.cpp:56]   --->   Operation 2329 'icmp' 'icmp_ln56_9' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2330 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_9, void %if.end.i.i.1, void %if.then.i.i.1" [src/conv1.cpp:56]   --->   Operation 2330 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2331 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01258, void %V32.i.i24.i.i103.1.case.11259" [src/conv1.cpp:56]   --->   Operation 2331 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_9)> <Delay = 0.00>
ST_34 : Operation 2332 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 2332 'store' 'store_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_9 & !tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_34 : Operation 2333 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1257" [src/conv1.cpp:56]   --->   Operation 2333 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_9 & !tmp_199)> <Delay = 0.00>
ST_34 : Operation 2334 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 2334 'store' 'store_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_9 & tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_34 : Operation 2335 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1257" [src/conv1.cpp:56]   --->   Operation 2335 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_9 & tmp_199)> <Delay = 0.00>
ST_34 : Operation 2336 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.1" [src/conv1.cpp:56]   --->   Operation 2336 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_9)> <Delay = 0.00>
ST_34 : Operation 2337 [1/1] (1.01ns)   --->   "%add_ln56_10 = add i32 %tmp_374, i32 %tmp_275" [src/conv1.cpp:56]   --->   Operation 2337 'add' 'add_ln56_10' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2338 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.0, void %V32.i.i24.i.i103.1.case.1" [src/conv1.cpp:56]   --->   Operation 2338 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2339 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_91)   --->   "%mul_ln53_97 = mul i35 %sext_ln53_17, i35 %sext_ln35_16" [src/conv1.cpp:53]   --->   Operation 2339 'mul' 'mul_ln53_97' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2340 [1/1] (0.00ns)   --->   "%shl_ln53_91 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_388, i3 0" [src/conv1.cpp:53]   --->   Operation 2340 'bitconcatenate' 'shl_ln53_91' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2341 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_97)   --->   "%mul_ln53_104 = mul i35 %sext_ln53_24, i35 %sext_ln35_23" [src/conv1.cpp:53]   --->   Operation 2341 'mul' 'mul_ln53_104' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2342 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_97 = add i35 %shl_ln53_91, i35 %mul_ln53_104" [src/conv1.cpp:53]   --->   Operation 2342 'add' 'add_ln53_97' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2343 [1/1] (0.00ns)   --->   "%shl_ln53_97 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_395, i3 0" [src/conv1.cpp:53]   --->   Operation 2343 'bitconcatenate' 'shl_ln53_97' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2344 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_103)   --->   "%mul_ln53_111 = mul i35 %sext_ln53_31, i35 %sext_ln35_30" [src/conv1.cpp:53]   --->   Operation 2344 'mul' 'mul_ln53_111' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2345 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_103 = add i35 %shl_ln53_97, i35 %mul_ln53_111" [src/conv1.cpp:53]   --->   Operation 2345 'add' 'add_ln53_103' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2346 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_104)   --->   "%mul_ln53_112 = mul i35 %sext_ln53_32, i35 %sext_ln35_31" [src/conv1.cpp:53]   --->   Operation 2346 'mul' 'mul_ln53_112' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2347 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_109)   --->   "%mul_ln53_118 = mul i35 %sext_ln53_38, i35 %sext_ln35_37" [src/conv1.cpp:53]   --->   Operation 2347 'mul' 'mul_ln53_118' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2348 [1/1] (0.79ns)   --->   "%add_ln53_315 = add i11 %mul_ln53_244, i11 %zext_ln53_111" [src/conv1.cpp:53]   --->   Operation 2348 'add' 'add_ln53_315' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln53_112 = zext i11 %add_ln53_315" [src/conv1.cpp:53]   --->   Operation 2349 'zext' 'zext_ln53_112' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2350 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_112" [src/conv1.cpp:53]   --->   Operation 2350 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2351 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_112" [src/conv1.cpp:53]   --->   Operation 2351 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2352 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_112" [src/conv1.cpp:53]   --->   Operation 2352 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2353 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_156 = add i35 %shl_ln53_150, i35 %mul_ln53_170" [src/conv1.cpp:53]   --->   Operation 2353 'add' 'add_ln53_156' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2354 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_156, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2354 'partselect' 'tmp_455' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2355 [1/1] (0.00ns)   --->   "%sext_ln56_36 = sext i32 %tmp_285" [src/conv1.cpp:56]   --->   Operation 2355 'sext' 'sext_ln56_36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln56_37 = sext i32 %tmp_455" [src/conv1.cpp:56]   --->   Operation 2356 'sext' 'sext_ln56_37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2357 [1/1] (1.01ns)   --->   "%sub_ln56_18 = sub i33 0, i33 %sext_ln56_36" [src/conv1.cpp:56]   --->   Operation 2357 'sub' 'sub_ln56_18' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2358 [1/1] (1.01ns)   --->   "%icmp_ln56_18 = icmp_eq  i33 %sext_ln56_37, i33 %sub_ln56_18" [src/conv1.cpp:56]   --->   Operation 2358 'icmp' 'icmp_ln56_18' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2359 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_18, void %if.end.i.i.2, void %if.then.i.i.2" [src/conv1.cpp:56]   --->   Operation 2359 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2360 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01285, void %V32.i.i24.i.i103.2.case.11286" [src/conv1.cpp:56]   --->   Operation 2360 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_18)> <Delay = 0.00>
ST_34 : Operation 2361 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.2" [src/conv1.cpp:56]   --->   Operation 2361 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_18)> <Delay = 0.00>
ST_34 : Operation 2362 [1/1] (1.01ns)   --->   "%add_ln56_19 = add i32 %tmp_455, i32 %tmp_285" [src/conv1.cpp:56]   --->   Operation 2362 'add' 'add_ln56_19' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2363 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.0, void %V32.i.i24.i.i103.2.case.1" [src/conv1.cpp:56]   --->   Operation 2363 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2364 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_162 = add i35 %shl_ln53_156, i35 %mul_ln53_177" [src/conv1.cpp:53]   --->   Operation 2364 'add' 'add_ln53_162' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2365 [1/1] (0.00ns)   --->   "%tmp_462 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_162, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2365 'partselect' 'tmp_462' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2366 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_163)   --->   "%mul_ln53_178 = mul i35 %sext_ln53_82, i35 %sext_ln35_16" [src/conv1.cpp:53]   --->   Operation 2366 'mul' 'mul_ln53_178' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2367 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37" [src/conv1.cpp:53]   --->   Operation 2367 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2368 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46" [src/conv1.cpp:53]   --->   Operation 2368 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2369 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55" [src/conv1.cpp:53]   --->   Operation 2369 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2370 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_169)   --->   "%mul_ln53_185 = mul i35 %sext_ln53_25, i35 %sext_ln35_23" [src/conv1.cpp:53]   --->   Operation 2370 'mul' 'mul_ln53_185' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2371 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_174 = add i35 %shl_ln53_168, i35 %mul_ln53_191" [src/conv1.cpp:53]   --->   Operation 2371 'add' 'add_ln53_174' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2372 [1/1] (0.00ns)   --->   "%tmp_476 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_174, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2372 'partselect' 'tmp_476' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2373 [1/1] (0.00ns)   --->   "%shl_ln53_169 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_476, i3 0" [src/conv1.cpp:53]   --->   Operation 2373 'bitconcatenate' 'shl_ln53_169' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_34 : Operation 2374 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_175)   --->   "%mul_ln53_192 = mul i35 %sext_ln53_32, i35 %sext_ln35_30" [src/conv1.cpp:53]   --->   Operation 2374 'mul' 'mul_ln53_192' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2375 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_175 = add i35 %shl_ln53_169, i35 %mul_ln53_192" [src/conv1.cpp:53]   --->   Operation 2375 'add' 'add_ln53_175' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2376 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_176)   --->   "%mul_ln53_193 = mul i35 %sext_ln53_33, i35 %sext_ln35_31" [src/conv1.cpp:53]   --->   Operation 2376 'mul' 'mul_ln53_193' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 2.03>
ST_35 : Operation 2377 [1/1] (0.76ns)   --->   "%empty_259 = add i8 %empty_233, i8 26" [src/conv1.cpp:35]   --->   Operation 2377 'add' 'empty_259' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2378 [1/1] (0.00ns)   --->   "%p_cast36 = zext i8 %empty_259" [src/conv1.cpp:35]   --->   Operation 2378 'zext' 'p_cast36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2379 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast36" [src/conv1.cpp:35]   --->   Operation 2379 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2380 [1/1] (0.76ns)   --->   "%empty_279 = add i8 %empty_233, i8 46" [src/conv1.cpp:35]   --->   Operation 2380 'add' 'empty_279' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2381 [1/1] (0.00ns)   --->   "%p_cast56 = zext i8 %empty_279" [src/conv1.cpp:35]   --->   Operation 2381 'zext' 'p_cast56' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2382 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast56" [src/conv1.cpp:35]   --->   Operation 2382 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2383 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast36" [src/conv1.cpp:35]   --->   Operation 2383 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2384 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast56" [src/conv1.cpp:35]   --->   Operation 2384 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2385 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast36" [src/conv1.cpp:35]   --->   Operation 2385 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2386 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast56" [src/conv1.cpp:35]   --->   Operation 2386 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2387 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29" [src/conv1.cpp:35]   --->   Operation 2387 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2388 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110" [src/conv1.cpp:35]   --->   Operation 2388 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2389 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191" [src/conv1.cpp:35]   --->   Operation 2389 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2390 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39" [src/conv1.cpp:35]   --->   Operation 2390 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2391 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120" [src/conv1.cpp:35]   --->   Operation 2391 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2392 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201" [src/conv1.cpp:35]   --->   Operation 2392 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2393 [1/1] (0.47ns)   --->   "%tmp_130 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2393 'mux' 'tmp_130' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2394 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42" [src/conv1.cpp:35]   --->   Operation 2394 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2395 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123" [src/conv1.cpp:35]   --->   Operation 2395 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2396 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204" [src/conv1.cpp:35]   --->   Operation 2396 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2397 [1/1] (0.47ns)   --->   "%tmp_133 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2397 'mux' 'tmp_133' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2398 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49" [src/conv1.cpp:35]   --->   Operation 2398 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2399 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130" [src/conv1.cpp:35]   --->   Operation 2399 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2400 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211" [src/conv1.cpp:35]   --->   Operation 2400 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2401 [1/1] (0.76ns)   --->   "%empty_359 = add i8 %empty_323, i8 36" [src/conv1.cpp:35]   --->   Operation 2401 'add' 'empty_359' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2402 [1/1] (0.00ns)   --->   "%p_cast127 = zext i8 %empty_359" [src/conv1.cpp:35]   --->   Operation 2402 'zext' 'p_cast127' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2403 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast127" [src/conv1.cpp:35]   --->   Operation 2403 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2404 [1/1] (0.76ns)   --->   "%empty_362 = add i8 %empty_323, i8 39" [src/conv1.cpp:35]   --->   Operation 2404 'add' 'empty_362' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2405 [1/1] (0.00ns)   --->   "%p_cast130 = zext i8 %empty_362" [src/conv1.cpp:35]   --->   Operation 2405 'zext' 'p_cast130' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2406 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast130" [src/conv1.cpp:35]   --->   Operation 2406 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2407 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast127" [src/conv1.cpp:35]   --->   Operation 2407 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2408 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast130" [src/conv1.cpp:35]   --->   Operation 2408 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2409 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_687 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast127" [src/conv1.cpp:35]   --->   Operation 2409 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_687' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2410 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_690 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast130" [src/conv1.cpp:35]   --->   Operation 2410 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_690' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2411 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_807 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514" [src/conv1.cpp:35]   --->   Operation 2411 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_807' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2412 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_808 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595" [src/conv1.cpp:35]   --->   Operation 2412 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_808' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2413 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_809 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_676" [src/conv1.cpp:35]   --->   Operation 2413 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_809' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2414 [1/1] (0.47ns)   --->   "%tmp_119_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_807, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_808, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_809, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2414 'mux' 'tmp_119_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2415 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_828 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521" [src/conv1.cpp:35]   --->   Operation 2415 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_828' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2416 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_829 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602" [src/conv1.cpp:35]   --->   Operation 2416 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_829' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2417 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_830 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_683" [src/conv1.cpp:35]   --->   Operation 2417 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_830' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2418 [1/1] (0.47ns)   --->   "%tmp_126_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_828, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_829, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_830, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2418 'mux' 'tmp_126_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2419 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_840 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525" [src/conv1.cpp:35]   --->   Operation 2419 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_840' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2420 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_841 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606" [src/conv1.cpp:35]   --->   Operation 2420 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_841' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2421 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_842 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_687" [src/conv1.cpp:35]   --->   Operation 2421 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_842' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2422 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_849 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528" [src/conv1.cpp:35]   --->   Operation 2422 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_849' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2423 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_850 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609" [src/conv1.cpp:35]   --->   Operation 2423 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_850' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2424 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_851 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_690" [src/conv1.cpp:35]   --->   Operation 2424 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_851' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2425 [1/1] (0.37ns)   --->   "%select_ln35_27 = select i1 %icmp_ln38, i12 %tmp_119_mid1, i12 %tmp_119" [src/conv1.cpp:35]   --->   Operation 2425 'select' 'select_ln35_27' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2426 [1/1] (0.37ns)   --->   "%select_ln35_34 = select i1 %icmp_ln38, i12 %tmp_126_mid1, i12 %tmp_126" [src/conv1.cpp:35]   --->   Operation 2426 'select' 'select_ln35_34' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln35_38 = sext i12 %select_ln35_40" [src/conv1.cpp:35]   --->   Operation 2427 'sext' 'sext_ln35_38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2428 [1/1] (0.79ns)   --->   "%add_ln53_229 = add i11 %mul_ln53_247, i11 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 2428 'add' 'add_ln53_229' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln53_7 = zext i11 %add_ln53_229" [src/conv1.cpp:53]   --->   Operation 2429 'zext' 'zext_ln53_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2430 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_7" [src/conv1.cpp:53]   --->   Operation 2430 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2431 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_7" [src/conv1.cpp:53]   --->   Operation 2431 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2432 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_7" [src/conv1.cpp:53]   --->   Operation 2432 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2433 [1/1] (0.79ns)   --->   "%add_ln53_239 = add i11 %mul_ln53_248, i11 %zext_ln53_12" [src/conv1.cpp:53]   --->   Operation 2433 'add' 'add_ln53_239' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2434 [1/1] (0.00ns)   --->   "%zext_ln53_18 = zext i11 %add_ln53_239" [src/conv1.cpp:53]   --->   Operation 2434 'zext' 'zext_ln53_18' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2435 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_18" [src/conv1.cpp:53]   --->   Operation 2435 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2436 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_18" [src/conv1.cpp:53]   --->   Operation 2436 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2437 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_18" [src/conv1.cpp:53]   --->   Operation 2437 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2438 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 2438 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_35 : Operation 2439 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit" [src/conv1.cpp:56]   --->   Operation 2439 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 0.00>
ST_35 : Operation 2440 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 2440 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_35 : Operation 2441 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit" [src/conv1.cpp:56]   --->   Operation 2441 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 0.00>
ST_35 : Operation 2442 [1/1] (0.00ns)   --->   "%shl_ln53_13 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_304, i3 0" [src/conv1.cpp:53]   --->   Operation 2442 'bitconcatenate' 'shl_ln53_13' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2443 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_19)   --->   "%mul_ln53_16 = mul i35 %sext_ln53_16, i35 %sext_ln35_16" [src/conv1.cpp:53]   --->   Operation 2443 'mul' 'mul_ln53_16' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2444 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_19 = add i35 %shl_ln53_13, i35 %mul_ln53_16" [src/conv1.cpp:53]   --->   Operation 2444 'add' 'add_ln53_19' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2445 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_25 = add i35 %shl_ln53_19, i35 %mul_ln53_23" [src/conv1.cpp:53]   --->   Operation 2445 'add' 'add_ln53_25' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2446 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_25, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2446 'partselect' 'tmp_311' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2447 [1/1] (0.00ns)   --->   "%shl_ln53_20 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_311, i3 0" [src/conv1.cpp:53]   --->   Operation 2447 'bitconcatenate' 'shl_ln53_20' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2448 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_26)   --->   "%mul_ln53_24 = mul i35 %sext_ln53_24, i35 %sext_ln35_24" [src/conv1.cpp:53]   --->   Operation 2448 'mul' 'mul_ln53_24' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2449 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_26 = add i35 %shl_ln53_20, i35 %mul_ln53_24" [src/conv1.cpp:53]   --->   Operation 2449 'add' 'add_ln53_26' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln53_26 = sext i24 %tmp_214" [src/conv1.cpp:53]   --->   Operation 2450 'sext' 'sext_ln53_26' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2451 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_31 = add i35 %shl_ln53_25, i35 %mul_ln53_30" [src/conv1.cpp:53]   --->   Operation 2451 'add' 'add_ln53_31' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2452 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_31, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2452 'partselect' 'tmp_318' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2453 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_32)   --->   "%mul_ln53_31 = mul i35 %sext_ln53_31, i35 %sext_ln35_31" [src/conv1.cpp:53]   --->   Operation 2453 'mul' 'mul_ln53_31' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2454 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345" [src/conv1.cpp:53]   --->   Operation 2454 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2455 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354" [src/conv1.cpp:53]   --->   Operation 2455 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2456 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363" [src/conv1.cpp:53]   --->   Operation 2456 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2457 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_37)   --->   "%mul_ln53_37 = mul i35 %sext_ln53_37, i35 %sext_ln35_37" [src/conv1.cpp:53]   --->   Operation 2457 'mul' 'mul_ln53_37' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2458 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_38)   --->   "%mul_ln53_38 = mul i35 %sext_ln53_38, i35 %sext_ln35_38" [src/conv1.cpp:53]   --->   Operation 2458 'mul' 'mul_ln53_38' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2459 [1/1] (0.00ns)   --->   "%sext_ln53_39 = sext i24 %tmp_229" [src/conv1.cpp:53]   --->   Operation 2459 'sext' 'sext_ln53_39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2460 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471" [src/conv1.cpp:53]   --->   Operation 2460 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2461 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480" [src/conv1.cpp:53]   --->   Operation 2461 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2462 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489" [src/conv1.cpp:53]   --->   Operation 2462 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2463 [1/1] (0.47ns)   --->   "%tmp_230 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247, i2 %trunc_ln53_8" [src/conv1.cpp:53]   --->   Operation 2463 'mux' 'tmp_230' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2464 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380" [src/conv1.cpp:53]   --->   Operation 2464 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2465 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389" [src/conv1.cpp:53]   --->   Operation 2465 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2466 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398" [src/conv1.cpp:53]   --->   Operation 2466 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2467 [1/1] (0.00ns)   --->   "%shl_ln53_85 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_381, i3 0" [src/conv1.cpp:53]   --->   Operation 2467 'bitconcatenate' 'shl_ln53_85' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2468 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_91)   --->   "%mul_ln53_97 = mul i35 %sext_ln53_17, i35 %sext_ln35_16" [src/conv1.cpp:53]   --->   Operation 2468 'mul' 'mul_ln53_97' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2469 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_91 = add i35 %shl_ln53_85, i35 %mul_ln53_97" [src/conv1.cpp:53]   --->   Operation 2469 'add' 'add_ln53_91' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2470 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_97 = add i35 %shl_ln53_91, i35 %mul_ln53_104" [src/conv1.cpp:53]   --->   Operation 2470 'add' 'add_ln53_97' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2471 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_97, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2471 'partselect' 'tmp_389' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2472 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_98)   --->   "%mul_ln53_105 = mul i35 %sext_ln53_25, i35 %sext_ln35_24" [src/conv1.cpp:53]   --->   Operation 2472 'mul' 'mul_ln53_105' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2473 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_103 = add i35 %shl_ln53_97, i35 %mul_ln53_111" [src/conv1.cpp:53]   --->   Operation 2473 'add' 'add_ln53_103' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2474 [1/1] (0.00ns)   --->   "%tmp_396 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_103, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2474 'partselect' 'tmp_396' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2475 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_104)   --->   "%mul_ln53_112 = mul i35 %sext_ln53_32, i35 %sext_ln35_31" [src/conv1.cpp:53]   --->   Operation 2475 'mul' 'mul_ln53_112' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2476 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_109)   --->   "%mul_ln53_118 = mul i35 %sext_ln53_38, i35 %sext_ln35_37" [src/conv1.cpp:53]   --->   Operation 2476 'mul' 'mul_ln53_118' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2477 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_110)   --->   "%mul_ln53_119 = mul i35 %sext_ln53_39, i35 %sext_ln35_38" [src/conv1.cpp:53]   --->   Operation 2477 'mul' 'mul_ln53_119' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2478 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 2478 'store' 'store_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_18 & !tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_35 : Operation 2479 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1284" [src/conv1.cpp:56]   --->   Operation 2479 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_18 & !tmp_202)> <Delay = 0.00>
ST_35 : Operation 2480 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 2480 'store' 'store_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_18 & tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_35 : Operation 2481 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1284" [src/conv1.cpp:56]   --->   Operation 2481 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_18 & tmp_202)> <Delay = 0.00>
ST_35 : Operation 2482 [1/1] (0.00ns)   --->   "%shl_ln53_157 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_462, i3 0" [src/conv1.cpp:53]   --->   Operation 2482 'bitconcatenate' 'shl_ln53_157' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2483 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_163)   --->   "%mul_ln53_178 = mul i35 %sext_ln53_82, i35 %sext_ln35_16" [src/conv1.cpp:53]   --->   Operation 2483 'mul' 'mul_ln53_178' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2484 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_163 = add i35 %shl_ln53_157, i35 %mul_ln53_178" [src/conv1.cpp:53]   --->   Operation 2484 'add' 'add_ln53_163' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2485 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37" [src/conv1.cpp:53]   --->   Operation 2485 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2486 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46" [src/conv1.cpp:53]   --->   Operation 2486 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2487 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55" [src/conv1.cpp:53]   --->   Operation 2487 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2488 [1/1] (0.47ns)   --->   "%tmp_286 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36, i2 %trunc_ln53_3" [src/conv1.cpp:53]   --->   Operation 2488 'mux' 'tmp_286' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2489 [1/1] (0.00ns)   --->   "%shl_ln53_163 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_469, i3 0" [src/conv1.cpp:53]   --->   Operation 2489 'bitconcatenate' 'shl_ln53_163' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2490 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_169)   --->   "%mul_ln53_185 = mul i35 %sext_ln53_25, i35 %sext_ln35_23" [src/conv1.cpp:53]   --->   Operation 2490 'mul' 'mul_ln53_185' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2491 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_169 = add i35 %shl_ln53_163, i35 %mul_ln53_185" [src/conv1.cpp:53]   --->   Operation 2491 'add' 'add_ln53_169' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2492 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_170)   --->   "%mul_ln53_186 = mul i35 %sext_ln53_26, i35 %sext_ln35_24" [src/conv1.cpp:53]   --->   Operation 2492 'mul' 'mul_ln53_186' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2493 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_175 = add i35 %shl_ln53_169, i35 %mul_ln53_192" [src/conv1.cpp:53]   --->   Operation 2493 'add' 'add_ln53_175' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2494 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_175, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2494 'partselect' 'tmp_477' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_35 : Operation 2495 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_176)   --->   "%mul_ln53_193 = mul i35 %sext_ln53_33, i35 %sext_ln35_31" [src/conv1.cpp:53]   --->   Operation 2495 'mul' 'mul_ln53_193' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2496 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_181)   --->   "%mul_ln53_199 = mul i35 %sext_ln53_39, i35 %sext_ln35_37" [src/conv1.cpp:53]   --->   Operation 2496 'mul' 'mul_ln53_199' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 5.32>
ST_36 : Operation 2497 [1/1] (0.76ns)   --->   "%empty_266 = add i8 %empty_233, i8 33" [src/conv1.cpp:35]   --->   Operation 2497 'add' 'empty_266' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2498 [1/1] (0.00ns)   --->   "%p_cast43 = zext i8 %empty_266" [src/conv1.cpp:35]   --->   Operation 2498 'zext' 'p_cast43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2499 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast43" [src/conv1.cpp:35]   --->   Operation 2499 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2500 [1/1] (0.76ns)   --->   "%empty_273 = add i8 %empty_233, i8 40" [src/conv1.cpp:35]   --->   Operation 2500 'add' 'empty_273' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2501 [1/1] (0.00ns)   --->   "%p_cast50 = zext i8 %empty_273" [src/conv1.cpp:35]   --->   Operation 2501 'zext' 'p_cast50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2502 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast50" [src/conv1.cpp:35]   --->   Operation 2502 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2503 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast43" [src/conv1.cpp:35]   --->   Operation 2503 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2504 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast50" [src/conv1.cpp:35]   --->   Operation 2504 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2505 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast43" [src/conv1.cpp:35]   --->   Operation 2505 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2506 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast50" [src/conv1.cpp:35]   --->   Operation 2506 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2507 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29" [src/conv1.cpp:35]   --->   Operation 2507 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2508 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110" [src/conv1.cpp:35]   --->   Operation 2508 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2509 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191" [src/conv1.cpp:35]   --->   Operation 2509 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2510 [1/1] (0.47ns)   --->   "%tmp_120 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2510 'mux' 'tmp_120' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2511 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36" [src/conv1.cpp:35]   --->   Operation 2511 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2512 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117" [src/conv1.cpp:35]   --->   Operation 2512 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2513 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198" [src/conv1.cpp:35]   --->   Operation 2513 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2514 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43" [src/conv1.cpp:35]   --->   Operation 2514 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2515 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124" [src/conv1.cpp:35]   --->   Operation 2515 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2516 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205" [src/conv1.cpp:35]   --->   Operation 2516 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2517 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49" [src/conv1.cpp:35]   --->   Operation 2517 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2518 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130" [src/conv1.cpp:35]   --->   Operation 2518 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2519 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211" [src/conv1.cpp:35]   --->   Operation 2519 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2520 [1/1] (0.47ns)   --->   "%tmp_140 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2520 'mux' 'tmp_140' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2521 [1/1] (0.76ns)   --->   "%empty_349 = add i8 %empty_323, i8 26" [src/conv1.cpp:35]   --->   Operation 2521 'add' 'empty_349' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2522 [1/1] (0.00ns)   --->   "%p_cast117 = zext i8 %empty_349" [src/conv1.cpp:35]   --->   Operation 2522 'zext' 'p_cast117' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2523 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast117" [src/conv1.cpp:35]   --->   Operation 2523 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2524 [1/1] (0.76ns)   --->   "%empty_369 = add i8 %empty_323, i8 46" [src/conv1.cpp:35]   --->   Operation 2524 'add' 'empty_369' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2525 [1/1] (0.00ns)   --->   "%p_cast137 = zext i8 %empty_369" [src/conv1.cpp:35]   --->   Operation 2525 'zext' 'p_cast137' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2526 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast137" [src/conv1.cpp:35]   --->   Operation 2526 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2527 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast117" [src/conv1.cpp:35]   --->   Operation 2527 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2528 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast137" [src/conv1.cpp:35]   --->   Operation 2528 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2529 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_677 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast117" [src/conv1.cpp:35]   --->   Operation 2529 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_677' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2530 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_697 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast137" [src/conv1.cpp:35]   --->   Operation 2530 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_697' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2531 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_810 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515" [src/conv1.cpp:35]   --->   Operation 2531 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_810' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2532 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_811 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596" [src/conv1.cpp:35]   --->   Operation 2532 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_811' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2533 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_812 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_677" [src/conv1.cpp:35]   --->   Operation 2533 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_812' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2534 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_840 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525" [src/conv1.cpp:35]   --->   Operation 2534 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_840' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2535 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_841 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606" [src/conv1.cpp:35]   --->   Operation 2535 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_841' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2536 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_842 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_687" [src/conv1.cpp:35]   --->   Operation 2536 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_842' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2537 [1/1] (0.47ns)   --->   "%tmp_130_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_840, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_841, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_842, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2537 'mux' 'tmp_130_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2538 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_849 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528" [src/conv1.cpp:35]   --->   Operation 2538 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_849' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2539 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_850 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609" [src/conv1.cpp:35]   --->   Operation 2539 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_850' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2540 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_851 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_690" [src/conv1.cpp:35]   --->   Operation 2540 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_851' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2541 [1/1] (0.47ns)   --->   "%tmp_133_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_849, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_850, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_851, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2541 'mux' 'tmp_133_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2542 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_870 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535" [src/conv1.cpp:35]   --->   Operation 2542 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_870' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2543 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_871 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616" [src/conv1.cpp:35]   --->   Operation 2543 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_871' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2544 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_872 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_697" [src/conv1.cpp:35]   --->   Operation 2544 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_872' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln35_17 = sext i12 %select_ln35_19" [src/conv1.cpp:35]   --->   Operation 2545 'sext' 'sext_ln35_17' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2546 [1/1] (0.37ns)   --->   "%select_ln35_38 = select i1 %icmp_ln38, i12 %tmp_130_mid1, i12 %tmp_130" [src/conv1.cpp:35]   --->   Operation 2546 'select' 'select_ln35_38' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln35_36 = sext i12 %select_ln35_38" [src/conv1.cpp:35]   --->   Operation 2547 'sext' 'sext_ln35_36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2548 [1/1] (0.37ns)   --->   "%select_ln35_41 = select i1 %icmp_ln38, i12 %tmp_133_mid1, i12 %tmp_133" [src/conv1.cpp:35]   --->   Operation 2548 'select' 'select_ln35_41' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln35_39 = sext i12 %select_ln35_41" [src/conv1.cpp:35]   --->   Operation 2549 'sext' 'sext_ln35_39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2550 [1/1] (0.79ns)   --->   "%add_ln53_274 = add i11 %mul_ln53_247, i11 %zext_ln53_56" [src/conv1.cpp:53]   --->   Operation 2550 'add' 'add_ln53_274' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2551 [1/1] (0.00ns)   --->   "%zext_ln53_61 = zext i11 %add_ln53_274" [src/conv1.cpp:53]   --->   Operation 2551 'zext' 'zext_ln53_61' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2552 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_61" [src/conv1.cpp:53]   --->   Operation 2552 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2553 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_61" [src/conv1.cpp:53]   --->   Operation 2553 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2554 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_61" [src/conv1.cpp:53]   --->   Operation 2554 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2555 [1/1] (0.79ns)   --->   "%add_ln53_291 = add i11 %mul_ln53_246, i11 %zext_ln53_78" [src/conv1.cpp:53]   --->   Operation 2555 'add' 'add_ln53_291' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2556 [1/1] (0.00ns)   --->   "%zext_ln53_82 = zext i11 %add_ln53_291" [src/conv1.cpp:53]   --->   Operation 2556 'zext' 'zext_ln53_82' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2557 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_82" [src/conv1.cpp:53]   --->   Operation 2557 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2558 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_82" [src/conv1.cpp:53]   --->   Operation 2558 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2559 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_82" [src/conv1.cpp:53]   --->   Operation 2559 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2560 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_19 = add i35 %shl_ln53_13, i35 %mul_ln53_16" [src/conv1.cpp:53]   --->   Operation 2560 'add' 'add_ln53_19' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2561 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_19, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2561 'partselect' 'tmp_305' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2562 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_20)   --->   "%mul_ln53_17 = mul i35 %sext_ln53_17, i35 %sext_ln35_17" [src/conv1.cpp:53]   --->   Operation 2562 'mul' 'mul_ln53_17' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2563 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_26 = add i35 %shl_ln53_20, i35 %mul_ln53_24" [src/conv1.cpp:53]   --->   Operation 2563 'add' 'add_ln53_26' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2564 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_26, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2564 'partselect' 'tmp_313' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2565 [1/1] (0.00ns)   --->   "%shl_ln53_26 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_318, i3 0" [src/conv1.cpp:53]   --->   Operation 2565 'bitconcatenate' 'shl_ln53_26' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2566 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_32)   --->   "%mul_ln53_31 = mul i35 %sext_ln53_31, i35 %sext_ln35_31" [src/conv1.cpp:53]   --->   Operation 2566 'mul' 'mul_ln53_31' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2567 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_32 = add i35 %shl_ln53_26, i35 %mul_ln53_31" [src/conv1.cpp:53]   --->   Operation 2567 'add' 'add_ln53_32' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2568 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560" [src/conv1.cpp:53]   --->   Operation 2568 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2569 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569" [src/conv1.cpp:53]   --->   Operation 2569 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2570 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578" [src/conv1.cpp:53]   --->   Operation 2570 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2571 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345" [src/conv1.cpp:53]   --->   Operation 2571 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2572 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354" [src/conv1.cpp:53]   --->   Operation 2572 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2573 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363" [src/conv1.cpp:53]   --->   Operation 2573 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2574 [1/1] (0.47ns)   --->   "%tmp_226 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235, i2 %trunc_ln" [src/conv1.cpp:53]   --->   Operation 2574 'mux' 'tmp_226' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln53_36 = sext i24 %tmp_226" [src/conv1.cpp:53]   --->   Operation 2575 'sext' 'sext_ln53_36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2576 [1/1] (2.96ns)   --->   "%mul_ln53_36 = mul i35 %sext_ln53_36, i35 %sext_ln35_36" [src/conv1.cpp:53]   --->   Operation 2576 'mul' 'mul_ln53_36' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2577 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_36, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2577 'partselect' 'tmp_323' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2578 [1/1] (0.00ns)   --->   "%shl_ln53_31 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_323, i3 0" [src/conv1.cpp:53]   --->   Operation 2578 'bitconcatenate' 'shl_ln53_31' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2579 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_37)   --->   "%mul_ln53_37 = mul i35 %sext_ln53_37, i35 %sext_ln35_37" [src/conv1.cpp:53]   --->   Operation 2579 'mul' 'mul_ln53_37' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2580 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_37 = add i35 %shl_ln53_31, i35 %mul_ln53_37" [src/conv1.cpp:53]   --->   Operation 2580 'add' 'add_ln53_37' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2581 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_38)   --->   "%mul_ln53_38 = mul i35 %sext_ln53_38, i35 %sext_ln35_38" [src/conv1.cpp:53]   --->   Operation 2581 'mul' 'mul_ln53_38' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2582 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_39)   --->   "%mul_ln53_39 = mul i35 %sext_ln53_39, i35 %sext_ln35_39" [src/conv1.cpp:53]   --->   Operation 2582 'mul' 'mul_ln53_39' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln53_40 = sext i24 %tmp_230" [src/conv1.cpp:53]   --->   Operation 2583 'sext' 'sext_ln53_40' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2584 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501" [src/conv1.cpp:53]   --->   Operation 2584 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2585 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510" [src/conv1.cpp:53]   --->   Operation 2585 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2586 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519" [src/conv1.cpp:53]   --->   Operation 2586 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2587 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380" [src/conv1.cpp:53]   --->   Operation 2587 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2588 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389" [src/conv1.cpp:53]   --->   Operation 2588 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2589 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398" [src/conv1.cpp:53]   --->   Operation 2589 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2590 [1/1] (0.47ns)   --->   "%tmp_237 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211, i2 %trunc_ln53_1" [src/conv1.cpp:53]   --->   Operation 2590 'mux' 'tmp_237' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2591 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_10, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 2591 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_36 : Operation 2592 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit" [src/conv1.cpp:56]   --->   Operation 2592 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 0.00>
ST_36 : Operation 2593 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_10, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 2593 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_36 : Operation 2594 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit" [src/conv1.cpp:56]   --->   Operation 2594 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 0.00>
ST_36 : Operation 2595 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_91 = add i35 %shl_ln53_85, i35 %mul_ln53_97" [src/conv1.cpp:53]   --->   Operation 2595 'add' 'add_ln53_91' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2596 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_91, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2596 'partselect' 'tmp_382' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2597 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_92)   --->   "%mul_ln53_98 = mul i35 %sext_ln53_82, i35 %sext_ln35_17" [src/conv1.cpp:53]   --->   Operation 2597 'mul' 'mul_ln53_98' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2598 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_98)   --->   "%mul_ln53_105 = mul i35 %sext_ln53_25, i35 %sext_ln35_24" [src/conv1.cpp:53]   --->   Operation 2598 'mul' 'mul_ln53_105' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2599 [1/1] (0.00ns)   --->   "%shl_ln53_98 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_396, i3 0" [src/conv1.cpp:53]   --->   Operation 2599 'bitconcatenate' 'shl_ln53_98' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2600 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_104)   --->   "%mul_ln53_112 = mul i35 %sext_ln53_32, i35 %sext_ln35_31" [src/conv1.cpp:53]   --->   Operation 2600 'mul' 'mul_ln53_112' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2601 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_104 = add i35 %shl_ln53_98, i35 %mul_ln53_112" [src/conv1.cpp:53]   --->   Operation 2601 'add' 'add_ln53_104' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2602 [1/1] (2.96ns)   --->   "%mul_ln53_117 = mul i35 %sext_ln53_37, i35 %sext_ln35_36" [src/conv1.cpp:53]   --->   Operation 2602 'mul' 'mul_ln53_117' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2603 [1/1] (0.00ns)   --->   "%tmp_402 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_117, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2603 'partselect' 'tmp_402' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2604 [1/1] (0.00ns)   --->   "%shl_ln53_103 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_402, i3 0" [src/conv1.cpp:53]   --->   Operation 2604 'bitconcatenate' 'shl_ln53_103' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2605 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_109)   --->   "%mul_ln53_118 = mul i35 %sext_ln53_38, i35 %sext_ln35_37" [src/conv1.cpp:53]   --->   Operation 2605 'mul' 'mul_ln53_118' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2606 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_109 = add i35 %shl_ln53_103, i35 %mul_ln53_118" [src/conv1.cpp:53]   --->   Operation 2606 'add' 'add_ln53_109' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2607 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_110)   --->   "%mul_ln53_119 = mul i35 %sext_ln53_39, i35 %sext_ln35_38" [src/conv1.cpp:53]   --->   Operation 2607 'mul' 'mul_ln53_119' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2608 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_19, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 2608 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_36 : Operation 2609 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit" [src/conv1.cpp:56]   --->   Operation 2609 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 0.00>
ST_36 : Operation 2610 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_19, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 2610 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_36 : Operation 2611 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit" [src/conv1.cpp:56]   --->   Operation 2611 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 0.00>
ST_36 : Operation 2612 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_163 = add i35 %shl_ln53_157, i35 %mul_ln53_178" [src/conv1.cpp:53]   --->   Operation 2612 'add' 'add_ln53_163' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln53_91 = sext i24 %tmp_286" [src/conv1.cpp:53]   --->   Operation 2613 'sext' 'sext_ln53_91' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_463 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_163, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2614 'partselect' 'tmp_463' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2615 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_164)   --->   "%mul_ln53_179 = mul i35 %sext_ln53_91, i35 %sext_ln35_17" [src/conv1.cpp:53]   --->   Operation 2615 'mul' 'mul_ln53_179' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2616 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_169 = add i35 %shl_ln53_163, i35 %mul_ln53_185" [src/conv1.cpp:53]   --->   Operation 2616 'add' 'add_ln53_169' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2617 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_169, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2617 'partselect' 'tmp_470' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2618 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_170)   --->   "%mul_ln53_186 = mul i35 %sext_ln53_26, i35 %sext_ln35_24" [src/conv1.cpp:53]   --->   Operation 2618 'mul' 'mul_ln53_186' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2619 [1/1] (0.00ns)   --->   "%shl_ln53_170 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_477, i3 0" [src/conv1.cpp:53]   --->   Operation 2619 'bitconcatenate' 'shl_ln53_170' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_36 : Operation 2620 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_176)   --->   "%mul_ln53_193 = mul i35 %sext_ln53_33, i35 %sext_ln35_31" [src/conv1.cpp:53]   --->   Operation 2620 'mul' 'mul_ln53_193' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2621 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_176 = add i35 %shl_ln53_170, i35 %mul_ln53_193" [src/conv1.cpp:53]   --->   Operation 2621 'add' 'add_ln53_176' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2622 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_181)   --->   "%mul_ln53_199 = mul i35 %sext_ln53_39, i35 %sext_ln35_37" [src/conv1.cpp:53]   --->   Operation 2622 'mul' 'mul_ln53_199' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2623 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_182)   --->   "%mul_ln53_200 = mul i35 %sext_ln53_40, i35 %sext_ln35_38" [src/conv1.cpp:53]   --->   Operation 2623 'mul' 'mul_ln53_200' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 3.61>
ST_37 : Operation 2624 [1/1] (0.76ns)   --->   "%empty_267 = add i8 %empty_233, i8 34" [src/conv1.cpp:35]   --->   Operation 2624 'add' 'empty_267' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2625 [1/1] (0.00ns)   --->   "%p_cast44 = zext i8 %empty_267" [src/conv1.cpp:35]   --->   Operation 2625 'zext' 'p_cast44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2626 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast44" [src/conv1.cpp:35]   --->   Operation 2626 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2627 [1/1] (0.76ns)   --->   "%empty_280 = add i8 %empty_233, i8 47" [src/conv1.cpp:35]   --->   Operation 2627 'add' 'empty_280' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2628 [1/1] (0.00ns)   --->   "%p_cast57 = zext i8 %empty_280" [src/conv1.cpp:35]   --->   Operation 2628 'zext' 'p_cast57' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2629 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast57" [src/conv1.cpp:35]   --->   Operation 2629 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2630 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast44" [src/conv1.cpp:35]   --->   Operation 2630 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2631 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast57" [src/conv1.cpp:35]   --->   Operation 2631 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2632 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast44" [src/conv1.cpp:35]   --->   Operation 2632 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2633 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast57" [src/conv1.cpp:35]   --->   Operation 2633 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2634 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36" [src/conv1.cpp:35]   --->   Operation 2634 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2635 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117" [src/conv1.cpp:35]   --->   Operation 2635 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2636 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198" [src/conv1.cpp:35]   --->   Operation 2636 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2637 [1/1] (0.47ns)   --->   "%tmp_127 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2637 'mux' 'tmp_127' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2638 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37" [src/conv1.cpp:35]   --->   Operation 2638 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2639 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118" [src/conv1.cpp:35]   --->   Operation 2639 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2640 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199" [src/conv1.cpp:35]   --->   Operation 2640 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2641 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43" [src/conv1.cpp:35]   --->   Operation 2641 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2642 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124" [src/conv1.cpp:35]   --->   Operation 2642 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2643 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205" [src/conv1.cpp:35]   --->   Operation 2643 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2644 [1/1] (0.47ns)   --->   "%tmp_134 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2644 'mux' 'tmp_134' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2645 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50" [src/conv1.cpp:35]   --->   Operation 2645 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2646 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131" [src/conv1.cpp:35]   --->   Operation 2646 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2647 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212" [src/conv1.cpp:35]   --->   Operation 2647 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2648 [1/1] (0.76ns)   --->   "%empty_356 = add i8 %empty_323, i8 33" [src/conv1.cpp:35]   --->   Operation 2648 'add' 'empty_356' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2649 [1/1] (0.00ns)   --->   "%p_cast124 = zext i8 %empty_356" [src/conv1.cpp:35]   --->   Operation 2649 'zext' 'p_cast124' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2650 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast124" [src/conv1.cpp:35]   --->   Operation 2650 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2651 [1/1] (0.76ns)   --->   "%empty_363 = add i8 %empty_323, i8 40" [src/conv1.cpp:35]   --->   Operation 2651 'add' 'empty_363' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2652 [1/1] (0.00ns)   --->   "%p_cast131 = zext i8 %empty_363" [src/conv1.cpp:35]   --->   Operation 2652 'zext' 'p_cast131' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2653 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast131" [src/conv1.cpp:35]   --->   Operation 2653 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2654 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast124" [src/conv1.cpp:35]   --->   Operation 2654 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2655 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast131" [src/conv1.cpp:35]   --->   Operation 2655 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2656 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_684 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast124" [src/conv1.cpp:35]   --->   Operation 2656 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_684' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2657 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_691 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast131" [src/conv1.cpp:35]   --->   Operation 2657 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_691' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2658 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_810 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515" [src/conv1.cpp:35]   --->   Operation 2658 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_810' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2659 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_811 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596" [src/conv1.cpp:35]   --->   Operation 2659 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_811' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2660 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_812 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_677" [src/conv1.cpp:35]   --->   Operation 2660 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_812' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2661 [1/1] (0.47ns)   --->   "%tmp_120_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_810, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_811, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_812, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2661 'mux' 'tmp_120_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2662 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_831 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522" [src/conv1.cpp:35]   --->   Operation 2662 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_831' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2663 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_832 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603" [src/conv1.cpp:35]   --->   Operation 2663 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_832' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2664 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_833 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_684" [src/conv1.cpp:35]   --->   Operation 2664 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_833' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2665 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_852 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529" [src/conv1.cpp:35]   --->   Operation 2665 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_852' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2666 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_853 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610" [src/conv1.cpp:35]   --->   Operation 2666 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_853' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2667 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_854 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_691" [src/conv1.cpp:35]   --->   Operation 2667 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_854' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2668 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_870 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535" [src/conv1.cpp:35]   --->   Operation 2668 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_870' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2669 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_871 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616" [src/conv1.cpp:35]   --->   Operation 2669 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_871' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2670 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_872 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_697" [src/conv1.cpp:35]   --->   Operation 2670 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_872' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2671 [1/1] (0.47ns)   --->   "%tmp_140_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_870, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_871, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_872, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2671 'mux' 'tmp_140_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2672 [1/1] (0.37ns)   --->   "%select_ln35_28 = select i1 %icmp_ln38, i12 %tmp_120_mid1, i12 %tmp_120" [src/conv1.cpp:35]   --->   Operation 2672 'select' 'select_ln35_28' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2673 [1/1] (0.00ns)   --->   "%sext_ln35_32 = sext i12 %select_ln35_34" [src/conv1.cpp:35]   --->   Operation 2673 'sext' 'sext_ln35_32' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2674 [1/1] (0.37ns)   --->   "%select_ln35_48 = select i1 %icmp_ln38, i12 %tmp_140_mid1, i12 %tmp_140" [src/conv1.cpp:35]   --->   Operation 2674 'select' 'select_ln35_48' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2675 [1/1] (0.79ns)   --->   "%add_ln53_248 = add i11 %mul_ln53_248, i11 %zext_ln53_23" [src/conv1.cpp:53]   --->   Operation 2675 'add' 'add_ln53_248' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2676 [1/1] (0.00ns)   --->   "%zext_ln53_29 = zext i11 %add_ln53_248" [src/conv1.cpp:53]   --->   Operation 2676 'zext' 'zext_ln53_29' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2677 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_29" [src/conv1.cpp:53]   --->   Operation 2677 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2678 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_29" [src/conv1.cpp:53]   --->   Operation 2678 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2679 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_29" [src/conv1.cpp:53]   --->   Operation 2679 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2680 [1/1] (0.79ns)   --->   "%add_ln53_257 = add i11 %mul_ln53_248, i11 %zext_ln53_34" [src/conv1.cpp:53]   --->   Operation 2680 'add' 'add_ln53_257' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2681 [1/1] (0.00ns)   --->   "%zext_ln53_40 = zext i11 %add_ln53_257" [src/conv1.cpp:53]   --->   Operation 2681 'zext' 'zext_ln53_40' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2682 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_40" [src/conv1.cpp:53]   --->   Operation 2682 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2683 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_40" [src/conv1.cpp:53]   --->   Operation 2683 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2684 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_40" [src/conv1.cpp:53]   --->   Operation 2684 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2685 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_20)   --->   "%mul_ln53_17 = mul i35 %sext_ln53_17, i35 %sext_ln35_17" [src/conv1.cpp:53]   --->   Operation 2685 'mul' 'mul_ln53_17' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2686 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_32 = add i35 %shl_ln53_26, i35 %mul_ln53_31" [src/conv1.cpp:53]   --->   Operation 2686 'add' 'add_ln53_32' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2687 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_32, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2687 'partselect' 'tmp_319' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2688 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_33)   --->   "%mul_ln53_32 = mul i35 %sext_ln53_32, i35 %sext_ln35_32" [src/conv1.cpp:53]   --->   Operation 2688 'mul' 'mul_ln53_32' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2689 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560" [src/conv1.cpp:53]   --->   Operation 2689 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2690 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569" [src/conv1.cpp:53]   --->   Operation 2690 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2691 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578" [src/conv1.cpp:53]   --->   Operation 2691 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2692 [1/1] (0.47ns)   --->   "%tmp_224 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283, i2 %trunc_ln53_5" [src/conv1.cpp:53]   --->   Operation 2692 'mux' 'tmp_224' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln53_34 = sext i24 %tmp_224" [src/conv1.cpp:53]   --->   Operation 2693 'sext' 'sext_ln53_34' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2694 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_37 = add i35 %shl_ln53_31, i35 %mul_ln53_37" [src/conv1.cpp:53]   --->   Operation 2694 'add' 'add_ln53_37' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2695 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_37, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2695 'partselect' 'tmp_324' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2696 [1/1] (0.00ns)   --->   "%shl_ln53_32 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_324, i3 0" [src/conv1.cpp:53]   --->   Operation 2696 'bitconcatenate' 'shl_ln53_32' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2697 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_38)   --->   "%mul_ln53_38 = mul i35 %sext_ln53_38, i35 %sext_ln35_38" [src/conv1.cpp:53]   --->   Operation 2697 'mul' 'mul_ln53_38' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2698 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_38 = add i35 %shl_ln53_32, i35 %mul_ln53_38" [src/conv1.cpp:53]   --->   Operation 2698 'add' 'add_ln53_38' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2699 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_39)   --->   "%mul_ln53_39 = mul i35 %sext_ln53_39, i35 %sext_ln35_39" [src/conv1.cpp:53]   --->   Operation 2699 'mul' 'mul_ln53_39' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2700 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501" [src/conv1.cpp:53]   --->   Operation 2700 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2701 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510" [src/conv1.cpp:53]   --->   Operation 2701 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2702 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519" [src/conv1.cpp:53]   --->   Operation 2702 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2703 [1/1] (0.47ns)   --->   "%tmp_231 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250, i2 %trunc_ln53_s" [src/conv1.cpp:53]   --->   Operation 2703 'mux' 'tmp_231' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2704 [1/1] (0.00ns)   --->   "%sext_ln53_41 = sext i24 %tmp_231" [src/conv1.cpp:53]   --->   Operation 2704 'sext' 'sext_ln53_41' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2705 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412" [src/conv1.cpp:53]   --->   Operation 2705 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2706 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421" [src/conv1.cpp:53]   --->   Operation 2706 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2707 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430" [src/conv1.cpp:53]   --->   Operation 2707 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2708 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442" [src/conv1.cpp:53]   --->   Operation 2708 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2709 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451" [src/conv1.cpp:53]   --->   Operation 2709 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2710 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460" [src/conv1.cpp:53]   --->   Operation 2710 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2711 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_92)   --->   "%mul_ln53_98 = mul i35 %sext_ln53_82, i35 %sext_ln35_17" [src/conv1.cpp:53]   --->   Operation 2711 'mul' 'mul_ln53_98' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2712 [1/1] (0.00ns)   --->   "%shl_ln53_92 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_389, i3 0" [src/conv1.cpp:53]   --->   Operation 2712 'bitconcatenate' 'shl_ln53_92' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2713 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_98)   --->   "%mul_ln53_105 = mul i35 %sext_ln53_25, i35 %sext_ln35_24" [src/conv1.cpp:53]   --->   Operation 2713 'mul' 'mul_ln53_105' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2714 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_98 = add i35 %shl_ln53_92, i35 %mul_ln53_105" [src/conv1.cpp:53]   --->   Operation 2714 'add' 'add_ln53_98' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2715 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_104 = add i35 %shl_ln53_98, i35 %mul_ln53_112" [src/conv1.cpp:53]   --->   Operation 2715 'add' 'add_ln53_104' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2716 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_104, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2716 'partselect' 'tmp_397' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2717 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_105)   --->   "%mul_ln53_113 = mul i35 %sext_ln53_33, i35 %sext_ln35_32" [src/conv1.cpp:53]   --->   Operation 2717 'mul' 'mul_ln53_113' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2718 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_109 = add i35 %shl_ln53_103, i35 %mul_ln53_118" [src/conv1.cpp:53]   --->   Operation 2718 'add' 'add_ln53_109' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2719 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_109, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2719 'partselect' 'tmp_403' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2720 [1/1] (0.00ns)   --->   "%shl_ln53_104 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_403, i3 0" [src/conv1.cpp:53]   --->   Operation 2720 'bitconcatenate' 'shl_ln53_104' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2721 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_110)   --->   "%mul_ln53_119 = mul i35 %sext_ln53_39, i35 %sext_ln35_38" [src/conv1.cpp:53]   --->   Operation 2721 'mul' 'mul_ln53_119' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2722 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_110 = add i35 %shl_ln53_104, i35 %mul_ln53_119" [src/conv1.cpp:53]   --->   Operation 2722 'add' 'add_ln53_110' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2723 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_111)   --->   "%mul_ln53_120 = mul i35 %sext_ln53_40, i35 %sext_ln35_39" [src/conv1.cpp:53]   --->   Operation 2723 'mul' 'mul_ln53_120' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2724 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_164)   --->   "%mul_ln53_179 = mul i35 %sext_ln53_91, i35 %sext_ln35_17" [src/conv1.cpp:53]   --->   Operation 2724 'mul' 'mul_ln53_179' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2725 [1/1] (0.00ns)   --->   "%shl_ln53_164 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_470, i3 0" [src/conv1.cpp:53]   --->   Operation 2725 'bitconcatenate' 'shl_ln53_164' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2726 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_170)   --->   "%mul_ln53_186 = mul i35 %sext_ln53_26, i35 %sext_ln35_24" [src/conv1.cpp:53]   --->   Operation 2726 'mul' 'mul_ln53_186' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2727 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_170 = add i35 %shl_ln53_164, i35 %mul_ln53_186" [src/conv1.cpp:53]   --->   Operation 2727 'add' 'add_ln53_170' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2728 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_176 = add i35 %shl_ln53_170, i35 %mul_ln53_193" [src/conv1.cpp:53]   --->   Operation 2728 'add' 'add_ln53_176' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2729 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_176, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2729 'partselect' 'tmp_478' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2730 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_177)   --->   "%mul_ln53_194 = mul i35 %sext_ln53_34, i35 %sext_ln35_32" [src/conv1.cpp:53]   --->   Operation 2730 'mul' 'mul_ln53_194' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2731 [1/1] (2.96ns)   --->   "%mul_ln53_198 = mul i35 %sext_ln53_38, i35 %sext_ln35_36" [src/conv1.cpp:53]   --->   Operation 2731 'mul' 'mul_ln53_198' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2732 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_198, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2732 'partselect' 'tmp_483' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2733 [1/1] (0.00ns)   --->   "%shl_ln53_175 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_483, i3 0" [src/conv1.cpp:53]   --->   Operation 2733 'bitconcatenate' 'shl_ln53_175' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 2734 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_181)   --->   "%mul_ln53_199 = mul i35 %sext_ln53_39, i35 %sext_ln35_37" [src/conv1.cpp:53]   --->   Operation 2734 'mul' 'mul_ln53_199' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2735 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_181 = add i35 %shl_ln53_175, i35 %mul_ln53_199" [src/conv1.cpp:53]   --->   Operation 2735 'add' 'add_ln53_181' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2736 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_182)   --->   "%mul_ln53_200 = mul i35 %sext_ln53_40, i35 %sext_ln35_38" [src/conv1.cpp:53]   --->   Operation 2736 'mul' 'mul_ln53_200' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2737 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_183)   --->   "%mul_ln53_201 = mul i35 %sext_ln53_41, i35 %sext_ln35_39" [src/conv1.cpp:53]   --->   Operation 2737 'mul' 'mul_ln53_201' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 2.70>
ST_38 : Operation 2738 [1/1] (0.76ns)   --->   "%empty_274 = add i8 %empty_233, i8 41" [src/conv1.cpp:35]   --->   Operation 2738 'add' 'empty_274' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2739 [1/1] (0.00ns)   --->   "%p_cast51 = zext i8 %empty_274" [src/conv1.cpp:35]   --->   Operation 2739 'zext' 'p_cast51' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2740 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast51" [src/conv1.cpp:35]   --->   Operation 2740 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2741 [1/1] (0.76ns)   --->   "%empty_278 = add i8 %empty_233, i8 45" [src/conv1.cpp:35]   --->   Operation 2741 'add' 'empty_278' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2742 [1/1] (0.00ns)   --->   "%p_cast55 = zext i8 %empty_278" [src/conv1.cpp:35]   --->   Operation 2742 'zext' 'p_cast55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2743 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast55" [src/conv1.cpp:35]   --->   Operation 2743 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2744 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast51" [src/conv1.cpp:35]   --->   Operation 2744 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2745 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast55" [src/conv1.cpp:35]   --->   Operation 2745 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2746 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast51" [src/conv1.cpp:35]   --->   Operation 2746 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2747 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast55" [src/conv1.cpp:35]   --->   Operation 2747 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2748 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37" [src/conv1.cpp:35]   --->   Operation 2748 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2749 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118" [src/conv1.cpp:35]   --->   Operation 2749 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2750 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199" [src/conv1.cpp:35]   --->   Operation 2750 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2751 [1/1] (0.47ns)   --->   "%tmp_128 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2751 'mux' 'tmp_128' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2752 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44" [src/conv1.cpp:35]   --->   Operation 2752 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2753 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125" [src/conv1.cpp:35]   --->   Operation 2753 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2754 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206" [src/conv1.cpp:35]   --->   Operation 2754 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2755 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48" [src/conv1.cpp:35]   --->   Operation 2755 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2756 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129" [src/conv1.cpp:35]   --->   Operation 2756 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2757 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210" [src/conv1.cpp:35]   --->   Operation 2757 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2758 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50" [src/conv1.cpp:35]   --->   Operation 2758 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2759 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131" [src/conv1.cpp:35]   --->   Operation 2759 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2760 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212" [src/conv1.cpp:35]   --->   Operation 2760 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2761 [1/1] (0.47ns)   --->   "%tmp_141 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2761 'mux' 'tmp_141' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2762 [1/1] (0.76ns)   --->   "%empty_357 = add i8 %empty_323, i8 34" [src/conv1.cpp:35]   --->   Operation 2762 'add' 'empty_357' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2763 [1/1] (0.00ns)   --->   "%p_cast125 = zext i8 %empty_357" [src/conv1.cpp:35]   --->   Operation 2763 'zext' 'p_cast125' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2764 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast125" [src/conv1.cpp:35]   --->   Operation 2764 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2765 [1/1] (0.76ns)   --->   "%empty_370 = add i8 %empty_323, i8 47" [src/conv1.cpp:35]   --->   Operation 2765 'add' 'empty_370' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2766 [1/1] (0.00ns)   --->   "%p_cast138 = zext i8 %empty_370" [src/conv1.cpp:35]   --->   Operation 2766 'zext' 'p_cast138' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2767 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast138" [src/conv1.cpp:35]   --->   Operation 2767 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2768 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast125" [src/conv1.cpp:35]   --->   Operation 2768 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2769 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast138" [src/conv1.cpp:35]   --->   Operation 2769 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2770 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_685 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast125" [src/conv1.cpp:35]   --->   Operation 2770 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_685' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2771 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_698 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast138" [src/conv1.cpp:35]   --->   Operation 2771 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_698' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2772 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_831 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522" [src/conv1.cpp:35]   --->   Operation 2772 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_831' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2773 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_832 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603" [src/conv1.cpp:35]   --->   Operation 2773 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_832' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2774 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_833 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_684" [src/conv1.cpp:35]   --->   Operation 2774 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_833' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2775 [1/1] (0.47ns)   --->   "%tmp_127_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_831, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_832, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_833, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2775 'mux' 'tmp_127_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2776 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_834 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523" [src/conv1.cpp:35]   --->   Operation 2776 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_834' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2777 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_835 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604" [src/conv1.cpp:35]   --->   Operation 2777 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_835' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2778 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_836 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_685" [src/conv1.cpp:35]   --->   Operation 2778 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_836' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2779 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_852 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529" [src/conv1.cpp:35]   --->   Operation 2779 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_852' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2780 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_853 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610" [src/conv1.cpp:35]   --->   Operation 2780 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_853' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2781 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_854 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_691" [src/conv1.cpp:35]   --->   Operation 2781 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_854' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2782 [1/1] (0.47ns)   --->   "%tmp_134_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_852, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_853, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_854, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2782 'mux' 'tmp_134_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2783 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_873 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536" [src/conv1.cpp:35]   --->   Operation 2783 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_873' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2784 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_874 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617" [src/conv1.cpp:35]   --->   Operation 2784 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_874' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2785 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_875 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_698" [src/conv1.cpp:35]   --->   Operation 2785 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_875' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln35_25 = sext i12 %select_ln35_27" [src/conv1.cpp:35]   --->   Operation 2786 'sext' 'sext_ln35_25' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2787 [1/1] (0.37ns)   --->   "%select_ln35_35 = select i1 %icmp_ln38, i12 %tmp_127_mid1, i12 %tmp_127" [src/conv1.cpp:35]   --->   Operation 2787 'select' 'select_ln35_35' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2788 [1/1] (0.37ns)   --->   "%select_ln35_42 = select i1 %icmp_ln38, i12 %tmp_134_mid1, i12 %tmp_134" [src/conv1.cpp:35]   --->   Operation 2788 'select' 'select_ln35_42' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln35_40 = sext i12 %select_ln35_42" [src/conv1.cpp:35]   --->   Operation 2789 'sext' 'sext_ln35_40' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln35_46 = sext i12 %select_ln35_48" [src/conv1.cpp:35]   --->   Operation 2790 'sext' 'sext_ln35_46' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2791 [1/1] (0.79ns)   --->   "%add_ln53_300 = add i11 %mul_ln53_246, i11 %zext_ln53_89" [src/conv1.cpp:53]   --->   Operation 2791 'add' 'add_ln53_300' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2792 [1/1] (0.00ns)   --->   "%zext_ln53_93 = zext i11 %add_ln53_300" [src/conv1.cpp:53]   --->   Operation 2792 'zext' 'zext_ln53_93' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2793 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_93" [src/conv1.cpp:53]   --->   Operation 2793 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2794 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_93" [src/conv1.cpp:53]   --->   Operation 2794 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2795 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_93" [src/conv1.cpp:53]   --->   Operation 2795 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2796 [1/1] (0.00ns)   --->   "%shl_ln53_14 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_305, i3 0" [src/conv1.cpp:53]   --->   Operation 2796 'bitconcatenate' 'shl_ln53_14' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2797 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_20)   --->   "%mul_ln53_17 = mul i35 %sext_ln53_17, i35 %sext_ln35_17" [src/conv1.cpp:53]   --->   Operation 2797 'mul' 'mul_ln53_17' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2798 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_20 = add i35 %shl_ln53_14, i35 %mul_ln53_17" [src/conv1.cpp:53]   --->   Operation 2798 'add' 'add_ln53_20' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2799 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_27)   --->   "%mul_ln53_25 = mul i35 %sext_ln53_25, i35 %sext_ln35_25" [src/conv1.cpp:53]   --->   Operation 2799 'mul' 'mul_ln53_25' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2800 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_33)   --->   "%mul_ln53_32 = mul i35 %sext_ln53_32, i35 %sext_ln35_32" [src/conv1.cpp:53]   --->   Operation 2800 'mul' 'mul_ln53_32' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2801 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590" [src/conv1.cpp:53]   --->   Operation 2801 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2802 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599" [src/conv1.cpp:53]   --->   Operation 2802 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2803 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608" [src/conv1.cpp:53]   --->   Operation 2803 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2804 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_38 = add i35 %shl_ln53_32, i35 %mul_ln53_38" [src/conv1.cpp:53]   --->   Operation 2804 'add' 'add_ln53_38' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2805 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_38, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2805 'partselect' 'tmp_325' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2806 [1/1] (0.00ns)   --->   "%shl_ln53_33 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_325, i3 0" [src/conv1.cpp:53]   --->   Operation 2806 'bitconcatenate' 'shl_ln53_33' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2807 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_39)   --->   "%mul_ln53_39 = mul i35 %sext_ln53_39, i35 %sext_ln35_39" [src/conv1.cpp:53]   --->   Operation 2807 'mul' 'mul_ln53_39' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2808 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_39 = add i35 %shl_ln53_33, i35 %mul_ln53_39" [src/conv1.cpp:53]   --->   Operation 2808 'add' 'add_ln53_39' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2809 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_40)   --->   "%mul_ln53_40 = mul i35 %sext_ln53_40, i35 %sext_ln35_40" [src/conv1.cpp:53]   --->   Operation 2809 'mul' 'mul_ln53_40' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2810 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412" [src/conv1.cpp:53]   --->   Operation 2810 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2811 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421" [src/conv1.cpp:53]   --->   Operation 2811 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2812 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430" [src/conv1.cpp:53]   --->   Operation 2812 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2813 [1/1] (0.47ns)   --->   "%tmp_238 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214, i2 %trunc_ln53_4" [src/conv1.cpp:53]   --->   Operation 2813 'mux' 'tmp_238' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln53_47 = sext i24 %tmp_238" [src/conv1.cpp:53]   --->   Operation 2814 'sext' 'sext_ln53_47' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2815 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442" [src/conv1.cpp:53]   --->   Operation 2815 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2816 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451" [src/conv1.cpp:53]   --->   Operation 2816 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2817 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460" [src/conv1.cpp:53]   --->   Operation 2817 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2818 [1/1] (0.47ns)   --->   "%tmp_239 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217, i2 %trunc_ln53_6" [src/conv1.cpp:53]   --->   Operation 2818 'mux' 'tmp_239' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2819 [1/1] (0.00ns)   --->   "%sext_ln53_48 = sext i24 %tmp_239" [src/conv1.cpp:53]   --->   Operation 2819 'sext' 'sext_ln53_48' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2820 [1/1] (0.79ns)   --->   "%add_ln53_308 = add i11 %mul_ln53_245, i11 %zext_ln53_100" [src/conv1.cpp:53]   --->   Operation 2820 'add' 'add_ln53_308' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2821 [1/1] (0.00ns)   --->   "%zext_ln53_103 = zext i11 %add_ln53_308" [src/conv1.cpp:53]   --->   Operation 2821 'zext' 'zext_ln53_103' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2822 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_103" [src/conv1.cpp:53]   --->   Operation 2822 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2823 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_103" [src/conv1.cpp:53]   --->   Operation 2823 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2824 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_103" [src/conv1.cpp:53]   --->   Operation 2824 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2825 [1/1] (0.00ns)   --->   "%shl_ln53_86 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_382, i3 0" [src/conv1.cpp:53]   --->   Operation 2825 'bitconcatenate' 'shl_ln53_86' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2826 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_92)   --->   "%mul_ln53_98 = mul i35 %sext_ln53_82, i35 %sext_ln35_17" [src/conv1.cpp:53]   --->   Operation 2826 'mul' 'mul_ln53_98' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2827 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_92 = add i35 %shl_ln53_86, i35 %mul_ln53_98" [src/conv1.cpp:53]   --->   Operation 2827 'add' 'add_ln53_92' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2828 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_98 = add i35 %shl_ln53_92, i35 %mul_ln53_105" [src/conv1.cpp:53]   --->   Operation 2828 'add' 'add_ln53_98' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2829 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_98, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2829 'partselect' 'tmp_390' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2830 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_99)   --->   "%mul_ln53_106 = mul i35 %sext_ln53_26, i35 %sext_ln35_25" [src/conv1.cpp:53]   --->   Operation 2830 'mul' 'mul_ln53_106' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2831 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95" [src/conv1.cpp:53]   --->   Operation 2831 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2832 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104" [src/conv1.cpp:53]   --->   Operation 2832 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2833 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113" [src/conv1.cpp:53]   --->   Operation 2833 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2834 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_105)   --->   "%mul_ln53_113 = mul i35 %sext_ln53_33, i35 %sext_ln35_32" [src/conv1.cpp:53]   --->   Operation 2834 'mul' 'mul_ln53_113' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2835 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_110 = add i35 %shl_ln53_104, i35 %mul_ln53_119" [src/conv1.cpp:53]   --->   Operation 2835 'add' 'add_ln53_110' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2836 [1/1] (0.00ns)   --->   "%tmp_404 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_110, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2836 'partselect' 'tmp_404' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2837 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_111)   --->   "%mul_ln53_120 = mul i35 %sext_ln53_40, i35 %sext_ln35_39" [src/conv1.cpp:53]   --->   Operation 2837 'mul' 'mul_ln53_120' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2838 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_117)   --->   "%mul_ln53_127 = mul i35 %sext_ln53_47, i35 %sext_ln35_46" [src/conv1.cpp:53]   --->   Operation 2838 'mul' 'mul_ln53_127' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2839 [1/1] (0.00ns)   --->   "%shl_ln53_158 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_463, i3 0" [src/conv1.cpp:53]   --->   Operation 2839 'bitconcatenate' 'shl_ln53_158' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2840 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_164)   --->   "%mul_ln53_179 = mul i35 %sext_ln53_91, i35 %sext_ln35_17" [src/conv1.cpp:53]   --->   Operation 2840 'mul' 'mul_ln53_179' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2841 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_164 = add i35 %shl_ln53_158, i35 %mul_ln53_179" [src/conv1.cpp:53]   --->   Operation 2841 'add' 'add_ln53_164' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2842 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_170 = add i35 %shl_ln53_164, i35 %mul_ln53_186" [src/conv1.cpp:53]   --->   Operation 2842 'add' 'add_ln53_170' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2843 [1/1] (0.00ns)   --->   "%tmp_471 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_170, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2843 'partselect' 'tmp_471' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2844 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_177)   --->   "%mul_ln53_194 = mul i35 %sext_ln53_34, i35 %sext_ln35_32" [src/conv1.cpp:53]   --->   Operation 2844 'mul' 'mul_ln53_194' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2845 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_181 = add i35 %shl_ln53_175, i35 %mul_ln53_199" [src/conv1.cpp:53]   --->   Operation 2845 'add' 'add_ln53_181' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2846 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_181, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2846 'partselect' 'tmp_484' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2847 [1/1] (0.00ns)   --->   "%shl_ln53_176 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_484, i3 0" [src/conv1.cpp:53]   --->   Operation 2847 'bitconcatenate' 'shl_ln53_176' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_38 : Operation 2848 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_182)   --->   "%mul_ln53_200 = mul i35 %sext_ln53_40, i35 %sext_ln35_38" [src/conv1.cpp:53]   --->   Operation 2848 'mul' 'mul_ln53_200' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2849 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_182 = add i35 %shl_ln53_176, i35 %mul_ln53_200" [src/conv1.cpp:53]   --->   Operation 2849 'add' 'add_ln53_182' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2850 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_183)   --->   "%mul_ln53_201 = mul i35 %sext_ln53_41, i35 %sext_ln35_39" [src/conv1.cpp:53]   --->   Operation 2850 'mul' 'mul_ln53_201' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2851 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_189)   --->   "%mul_ln53_208 = mul i35 %sext_ln53_48, i35 %sext_ln35_46" [src/conv1.cpp:53]   --->   Operation 2851 'mul' 'mul_ln53_208' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 3.27>
ST_39 : Operation 2852 [1/1] (0.76ns)   --->   "%empty_281 = add i8 %empty_233, i8 48" [src/conv1.cpp:35]   --->   Operation 2852 'add' 'empty_281' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2853 [1/1] (0.00ns)   --->   "%p_cast58 = zext i8 %empty_281" [src/conv1.cpp:35]   --->   Operation 2853 'zext' 'p_cast58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2854 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast58" [src/conv1.cpp:35]   --->   Operation 2854 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2855 [1/1] (0.76ns)   --->   "%empty_288 = add i8 %empty_233, i8 55" [src/conv1.cpp:35]   --->   Operation 2855 'add' 'empty_288' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2856 [1/1] (0.00ns)   --->   "%p_cast65 = zext i8 %empty_288" [src/conv1.cpp:35]   --->   Operation 2856 'zext' 'p_cast65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2857 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast65" [src/conv1.cpp:35]   --->   Operation 2857 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2858 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast58" [src/conv1.cpp:35]   --->   Operation 2858 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2859 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast65" [src/conv1.cpp:35]   --->   Operation 2859 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2860 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast58" [src/conv1.cpp:35]   --->   Operation 2860 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2861 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast65" [src/conv1.cpp:35]   --->   Operation 2861 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2862 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44" [src/conv1.cpp:35]   --->   Operation 2862 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2863 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125" [src/conv1.cpp:35]   --->   Operation 2863 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2864 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206" [src/conv1.cpp:35]   --->   Operation 2864 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2865 [1/1] (0.47ns)   --->   "%tmp_135 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2865 'mux' 'tmp_135' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2866 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48" [src/conv1.cpp:35]   --->   Operation 2866 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2867 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129" [src/conv1.cpp:35]   --->   Operation 2867 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2868 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210" [src/conv1.cpp:35]   --->   Operation 2868 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2869 [1/1] (0.47ns)   --->   "%tmp_139 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 2869 'mux' 'tmp_139' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2870 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51" [src/conv1.cpp:35]   --->   Operation 2870 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2871 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132" [src/conv1.cpp:35]   --->   Operation 2871 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2872 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213" [src/conv1.cpp:35]   --->   Operation 2872 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2873 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58" [src/conv1.cpp:35]   --->   Operation 2873 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2874 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139" [src/conv1.cpp:35]   --->   Operation 2874 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2875 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220" [src/conv1.cpp:35]   --->   Operation 2875 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2876 [1/1] (0.76ns)   --->   "%empty_364 = add i8 %empty_323, i8 41" [src/conv1.cpp:35]   --->   Operation 2876 'add' 'empty_364' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2877 [1/1] (0.00ns)   --->   "%p_cast132 = zext i8 %empty_364" [src/conv1.cpp:35]   --->   Operation 2877 'zext' 'p_cast132' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2878 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast132" [src/conv1.cpp:35]   --->   Operation 2878 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2879 [1/1] (0.76ns)   --->   "%empty_368 = add i8 %empty_323, i8 45" [src/conv1.cpp:35]   --->   Operation 2879 'add' 'empty_368' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2880 [1/1] (0.00ns)   --->   "%p_cast136 = zext i8 %empty_368" [src/conv1.cpp:35]   --->   Operation 2880 'zext' 'p_cast136' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2881 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast136" [src/conv1.cpp:35]   --->   Operation 2881 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2882 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast132" [src/conv1.cpp:35]   --->   Operation 2882 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2883 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast136" [src/conv1.cpp:35]   --->   Operation 2883 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2884 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_692 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast132" [src/conv1.cpp:35]   --->   Operation 2884 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_692' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2885 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_696 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast136" [src/conv1.cpp:35]   --->   Operation 2885 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_696' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2886 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_834 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523" [src/conv1.cpp:35]   --->   Operation 2886 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_834' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2887 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_835 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604" [src/conv1.cpp:35]   --->   Operation 2887 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_835' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2888 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_836 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_685" [src/conv1.cpp:35]   --->   Operation 2888 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_836' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2889 [1/1] (0.47ns)   --->   "%tmp_128_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_834, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_835, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_836, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2889 'mux' 'tmp_128_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2890 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_855 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530" [src/conv1.cpp:35]   --->   Operation 2890 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_855' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2891 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_856 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611" [src/conv1.cpp:35]   --->   Operation 2891 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_856' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2892 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_857 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_692" [src/conv1.cpp:35]   --->   Operation 2892 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_857' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2893 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_867 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534" [src/conv1.cpp:35]   --->   Operation 2893 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_867' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2894 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_868 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615" [src/conv1.cpp:35]   --->   Operation 2894 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_868' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2895 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_869 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_696" [src/conv1.cpp:35]   --->   Operation 2895 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_869' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2896 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_873 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536" [src/conv1.cpp:35]   --->   Operation 2896 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_873' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2897 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_874 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617" [src/conv1.cpp:35]   --->   Operation 2897 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_874' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2898 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_875 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_698" [src/conv1.cpp:35]   --->   Operation 2898 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_875' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2899 [1/1] (0.47ns)   --->   "%tmp_141_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_873, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_874, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_875, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 2899 'mux' 'tmp_141_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln35_33 = sext i12 %select_ln35_35" [src/conv1.cpp:35]   --->   Operation 2900 'sext' 'sext_ln35_33' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2901 [1/1] (0.37ns)   --->   "%select_ln35_36 = select i1 %icmp_ln38, i12 %tmp_128_mid1, i12 %tmp_128" [src/conv1.cpp:35]   --->   Operation 2901 'select' 'select_ln35_36' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2902 [1/1] (0.37ns)   --->   "%select_ln35_49 = select i1 %icmp_ln38, i12 %tmp_141_mid1, i12 %tmp_141" [src/conv1.cpp:35]   --->   Operation 2902 'select' 'select_ln35_49' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2903 [1/1] (0.00ns)   --->   "%sext_ln35_47 = sext i12 %select_ln35_49" [src/conv1.cpp:35]   --->   Operation 2903 'sext' 'sext_ln35_47' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2904 [1/1] (0.79ns)   --->   "%add_ln53_266 = add i11 %mul_ln53_248, i11 %zext_ln53_45" [src/conv1.cpp:53]   --->   Operation 2904 'add' 'add_ln53_266' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2905 [1/1] (0.00ns)   --->   "%zext_ln53_51 = zext i11 %add_ln53_266" [src/conv1.cpp:53]   --->   Operation 2905 'zext' 'zext_ln53_51' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2906 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_51" [src/conv1.cpp:53]   --->   Operation 2906 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2907 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_51" [src/conv1.cpp:53]   --->   Operation 2907 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2908 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_51" [src/conv1.cpp:53]   --->   Operation 2908 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2909 [1/1] (0.79ns)   --->   "%add_ln53_283 = add i11 %mul_ln53_247, i11 %zext_ln53_67" [src/conv1.cpp:53]   --->   Operation 2909 'add' 'add_ln53_283' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2910 [1/1] (0.00ns)   --->   "%zext_ln53_72 = zext i11 %add_ln53_283" [src/conv1.cpp:53]   --->   Operation 2910 'zext' 'zext_ln53_72' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2911 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_72" [src/conv1.cpp:53]   --->   Operation 2911 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2912 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_72" [src/conv1.cpp:53]   --->   Operation 2912 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2913 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_72" [src/conv1.cpp:53]   --->   Operation 2913 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2914 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_20 = add i35 %shl_ln53_14, i35 %mul_ln53_17" [src/conv1.cpp:53]   --->   Operation 2914 'add' 'add_ln53_20' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2915 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_20, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2915 'partselect' 'tmp_236' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln56_2 = sext i32 %add_ln56" [src/conv1.cpp:56]   --->   Operation 2916 'sext' 'sext_ln56_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln56_3 = sext i32 %tmp_236" [src/conv1.cpp:56]   --->   Operation 2917 'sext' 'sext_ln56_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2918 [1/1] (1.01ns)   --->   "%sub_ln56_1 = sub i33 0, i33 %sext_ln56_2" [src/conv1.cpp:56]   --->   Operation 2918 'sub' 'sub_ln56_1' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2919 [1/1] (1.01ns)   --->   "%icmp_ln56_1 = icmp_eq  i33 %sext_ln56_3, i33 %sub_ln56_1" [src/conv1.cpp:56]   --->   Operation 2919 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2920 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_1, void %if.end.i.i.183, void %if.then.i.i.181" [src/conv1.cpp:56]   --->   Operation 2920 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2921 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.01228, void %V32.i.i24.i.i103.case.11229" [src/conv1.cpp:56]   --->   Operation 2921 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_1)> <Delay = 0.00>
ST_39 : Operation 2922 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 2922 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_39 : Operation 2923 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1227" [src/conv1.cpp:56]   --->   Operation 2923 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_1)> <Delay = 0.00>
ST_39 : Operation 2924 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 2924 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_39 : Operation 2925 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1227" [src/conv1.cpp:56]   --->   Operation 2925 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_1)> <Delay = 0.00>
ST_39 : Operation 2926 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.183" [src/conv1.cpp:56]   --->   Operation 2926 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_1)> <Delay = 0.00>
ST_39 : Operation 2927 [1/1] (1.01ns)   --->   "%add_ln56_2 = add i32 %tmp_236, i32 %add_ln56" [src/conv1.cpp:56]   --->   Operation 2927 'add' 'add_ln56_2' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2928 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.0623, void %V32.i.i24.i.i103.case.1624" [src/conv1.cpp:56]   --->   Operation 2928 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2929 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_27)   --->   "%mul_ln53_25 = mul i35 %sext_ln53_25, i35 %sext_ln35_25" [src/conv1.cpp:53]   --->   Operation 2929 'mul' 'mul_ln53_25' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2930 [1/1] (0.00ns)   --->   "%shl_ln53_27 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_319, i3 0" [src/conv1.cpp:53]   --->   Operation 2930 'bitconcatenate' 'shl_ln53_27' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2931 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_33)   --->   "%mul_ln53_32 = mul i35 %sext_ln53_32, i35 %sext_ln35_32" [src/conv1.cpp:53]   --->   Operation 2931 'mul' 'mul_ln53_32' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2932 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_33 = add i35 %shl_ln53_27, i35 %mul_ln53_32" [src/conv1.cpp:53]   --->   Operation 2932 'add' 'add_ln53_33' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2933 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_34)   --->   "%mul_ln53_33 = mul i35 %sext_ln53_33, i35 %sext_ln35_33" [src/conv1.cpp:53]   --->   Operation 2933 'mul' 'mul_ln53_33' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2934 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590" [src/conv1.cpp:53]   --->   Operation 2934 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2935 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599" [src/conv1.cpp:53]   --->   Operation 2935 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2936 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608" [src/conv1.cpp:53]   --->   Operation 2936 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2937 [1/1] (0.47ns)   --->   "%tmp_225 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286, i2 %trunc_ln53_7" [src/conv1.cpp:53]   --->   Operation 2937 'mux' 'tmp_225' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2938 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_39 = add i35 %shl_ln53_33, i35 %mul_ln53_39" [src/conv1.cpp:53]   --->   Operation 2938 'add' 'add_ln53_39' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2939 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_39, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2939 'partselect' 'tmp_326' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2940 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_40)   --->   "%mul_ln53_40 = mul i35 %sext_ln53_40, i35 %sext_ln35_40" [src/conv1.cpp:53]   --->   Operation 2940 'mul' 'mul_ln53_40' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2941 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531" [src/conv1.cpp:53]   --->   Operation 2941 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2942 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540" [src/conv1.cpp:53]   --->   Operation 2942 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2943 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549" [src/conv1.cpp:53]   --->   Operation 2943 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln53_46 = sext i24 %tmp_237" [src/conv1.cpp:53]   --->   Operation 2944 'sext' 'sext_ln53_46' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2945 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_45)   --->   "%mul_ln53_46 = mul i35 %sext_ln53_46, i35 %sext_ln35_46" [src/conv1.cpp:53]   --->   Operation 2945 'mul' 'mul_ln53_46' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2946 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472" [src/conv1.cpp:53]   --->   Operation 2946 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2947 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481" [src/conv1.cpp:53]   --->   Operation 2947 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2948 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490" [src/conv1.cpp:53]   --->   Operation 2948 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2949 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_92 = add i35 %shl_ln53_86, i35 %mul_ln53_98" [src/conv1.cpp:53]   --->   Operation 2949 'add' 'add_ln53_92' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2950 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_92, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2950 'partselect' 'tmp_383' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln56_20 = sext i32 %add_ln56_10" [src/conv1.cpp:56]   --->   Operation 2951 'sext' 'sext_ln56_20' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2952 [1/1] (0.00ns)   --->   "%sext_ln56_21 = sext i32 %tmp_383" [src/conv1.cpp:56]   --->   Operation 2952 'sext' 'sext_ln56_21' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2953 [1/1] (1.01ns)   --->   "%sub_ln56_10 = sub i33 0, i33 %sext_ln56_20" [src/conv1.cpp:56]   --->   Operation 2953 'sub' 'sub_ln56_10' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2954 [1/1] (1.01ns)   --->   "%icmp_ln56_10 = icmp_eq  i33 %sext_ln56_21, i33 %sub_ln56_10" [src/conv1.cpp:56]   --->   Operation 2954 'icmp' 'icmp_ln56_10' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2955 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_10, void %if.end.i.i.1.1, void %if.then.i.i.1.1" [src/conv1.cpp:56]   --->   Operation 2955 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2956 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01255, void %V32.i.i24.i.i103.1.case.11256" [src/conv1.cpp:56]   --->   Operation 2956 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_10)> <Delay = 0.00>
ST_39 : Operation 2957 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 2957 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_39 : Operation 2958 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1254" [src/conv1.cpp:56]   --->   Operation 2958 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_10)> <Delay = 0.00>
ST_39 : Operation 2959 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 2959 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_39 : Operation 2960 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1254" [src/conv1.cpp:56]   --->   Operation 2960 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_10)> <Delay = 0.00>
ST_39 : Operation 2961 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.1.1" [src/conv1.cpp:56]   --->   Operation 2961 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_10)> <Delay = 0.00>
ST_39 : Operation 2962 [1/1] (1.01ns)   --->   "%add_ln56_11 = add i32 %tmp_383, i32 %add_ln56_10" [src/conv1.cpp:56]   --->   Operation 2962 'add' 'add_ln56_11' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2963 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01041, void %V32.i.i24.i.i103.1.case.11042" [src/conv1.cpp:56]   --->   Operation 2963 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2964 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_99)   --->   "%mul_ln53_106 = mul i35 %sext_ln53_26, i35 %sext_ln35_25" [src/conv1.cpp:53]   --->   Operation 2964 'mul' 'mul_ln53_106' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2965 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95" [src/conv1.cpp:53]   --->   Operation 2965 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2966 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104" [src/conv1.cpp:53]   --->   Operation 2966 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2967 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113" [src/conv1.cpp:53]   --->   Operation 2967 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2968 [1/1] (0.47ns)   --->   "%tmp_277 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89, i2 %trunc_ln53_9" [src/conv1.cpp:53]   --->   Operation 2968 'mux' 'tmp_277' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln53_83 = sext i24 %tmp_277" [src/conv1.cpp:53]   --->   Operation 2969 'sext' 'sext_ln53_83' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2970 [1/1] (0.00ns)   --->   "%shl_ln53_99 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_397, i3 0" [src/conv1.cpp:53]   --->   Operation 2970 'bitconcatenate' 'shl_ln53_99' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2971 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_105)   --->   "%mul_ln53_113 = mul i35 %sext_ln53_33, i35 %sext_ln35_32" [src/conv1.cpp:53]   --->   Operation 2971 'mul' 'mul_ln53_113' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2972 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_105 = add i35 %shl_ln53_99, i35 %mul_ln53_113" [src/conv1.cpp:53]   --->   Operation 2972 'add' 'add_ln53_105' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2973 [1/1] (0.00ns)   --->   "%shl_ln53_105 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_404, i3 0" [src/conv1.cpp:53]   --->   Operation 2973 'bitconcatenate' 'shl_ln53_105' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2974 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_111)   --->   "%mul_ln53_120 = mul i35 %sext_ln53_40, i35 %sext_ln35_39" [src/conv1.cpp:53]   --->   Operation 2974 'mul' 'mul_ln53_120' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2975 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_111 = add i35 %shl_ln53_105, i35 %mul_ln53_120" [src/conv1.cpp:53]   --->   Operation 2975 'add' 'add_ln53_111' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2976 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_112)   --->   "%mul_ln53_121 = mul i35 %sext_ln53_41, i35 %sext_ln35_40" [src/conv1.cpp:53]   --->   Operation 2976 'mul' 'mul_ln53_121' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2977 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_117)   --->   "%mul_ln53_127 = mul i35 %sext_ln53_47, i35 %sext_ln35_46" [src/conv1.cpp:53]   --->   Operation 2977 'mul' 'mul_ln53_127' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2978 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_118)   --->   "%mul_ln53_128 = mul i35 %sext_ln53_48, i35 %sext_ln35_47" [src/conv1.cpp:53]   --->   Operation 2978 'mul' 'mul_ln53_128' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2979 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_164 = add i35 %shl_ln53_158, i35 %mul_ln53_179" [src/conv1.cpp:53]   --->   Operation 2979 'add' 'add_ln53_164' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2980 [1/1] (0.00ns)   --->   "%tmp_464 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_164, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2980 'partselect' 'tmp_464' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln56_38 = sext i32 %add_ln56_19" [src/conv1.cpp:56]   --->   Operation 2981 'sext' 'sext_ln56_38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2982 [1/1] (0.00ns)   --->   "%sext_ln56_39 = sext i32 %tmp_464" [src/conv1.cpp:56]   --->   Operation 2982 'sext' 'sext_ln56_39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2983 [1/1] (1.01ns)   --->   "%sub_ln56_19 = sub i33 0, i33 %sext_ln56_38" [src/conv1.cpp:56]   --->   Operation 2983 'sub' 'sub_ln56_19' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2984 [1/1] (1.01ns)   --->   "%icmp_ln56_19 = icmp_eq  i33 %sext_ln56_39, i33 %sub_ln56_19" [src/conv1.cpp:56]   --->   Operation 2984 'icmp' 'icmp_ln56_19' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2985 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_19, void %if.end.i.i.2.1, void %if.then.i.i.2.1" [src/conv1.cpp:56]   --->   Operation 2985 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2986 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01282, void %V32.i.i24.i.i103.2.case.11283" [src/conv1.cpp:56]   --->   Operation 2986 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_19)> <Delay = 0.00>
ST_39 : Operation 2987 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.2.1" [src/conv1.cpp:56]   --->   Operation 2987 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_19)> <Delay = 0.00>
ST_39 : Operation 2988 [1/1] (1.01ns)   --->   "%add_ln56_20 = add i32 %tmp_464, i32 %add_ln56_19" [src/conv1.cpp:56]   --->   Operation 2988 'add' 'add_ln56_20' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2989 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01123, void %V32.i.i24.i.i103.2.case.11124" [src/conv1.cpp:56]   --->   Operation 2989 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2990 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_171)   --->   "%mul_ln53_187 = mul i35 %sext_ln53_83, i35 %sext_ln35_25" [src/conv1.cpp:53]   --->   Operation 2990 'mul' 'mul_ln53_187' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2991 [1/1] (0.00ns)   --->   "%shl_ln53_171 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_478, i3 0" [src/conv1.cpp:53]   --->   Operation 2991 'bitconcatenate' 'shl_ln53_171' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2992 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_177)   --->   "%mul_ln53_194 = mul i35 %sext_ln53_34, i35 %sext_ln35_32" [src/conv1.cpp:53]   --->   Operation 2992 'mul' 'mul_ln53_194' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2993 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_177 = add i35 %shl_ln53_171, i35 %mul_ln53_194" [src/conv1.cpp:53]   --->   Operation 2993 'add' 'add_ln53_177' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2994 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_182 = add i35 %shl_ln53_176, i35 %mul_ln53_200" [src/conv1.cpp:53]   --->   Operation 2994 'add' 'add_ln53_182' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2995 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_182, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 2995 'partselect' 'tmp_485' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2996 [1/1] (0.00ns)   --->   "%shl_ln53_177 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_485, i3 0" [src/conv1.cpp:53]   --->   Operation 2996 'bitconcatenate' 'shl_ln53_177' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_39 : Operation 2997 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_183)   --->   "%mul_ln53_201 = mul i35 %sext_ln53_41, i35 %sext_ln35_39" [src/conv1.cpp:53]   --->   Operation 2997 'mul' 'mul_ln53_201' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2998 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_183 = add i35 %shl_ln53_177, i35 %mul_ln53_201" [src/conv1.cpp:53]   --->   Operation 2998 'add' 'add_ln53_183' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2999 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_189)   --->   "%mul_ln53_208 = mul i35 %sext_ln53_48, i35 %sext_ln35_46" [src/conv1.cpp:53]   --->   Operation 2999 'mul' 'mul_ln53_208' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 5.13>
ST_40 : Operation 3000 [1/1] (0.76ns)   --->   "%empty_268 = add i8 %empty_233, i8 35" [src/conv1.cpp:35]   --->   Operation 3000 'add' 'empty_268' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3001 [1/1] (0.00ns)   --->   "%p_cast45 = zext i8 %empty_268" [src/conv1.cpp:35]   --->   Operation 3001 'zext' 'p_cast45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3002 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast45" [src/conv1.cpp:35]   --->   Operation 3002 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3003 [1/1] (0.76ns)   --->   "%empty_275 = add i8 %empty_233, i8 42" [src/conv1.cpp:35]   --->   Operation 3003 'add' 'empty_275' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3004 [1/1] (0.00ns)   --->   "%p_cast52 = zext i8 %empty_275" [src/conv1.cpp:35]   --->   Operation 3004 'zext' 'p_cast52' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3005 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast52" [src/conv1.cpp:35]   --->   Operation 3005 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3006 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast45" [src/conv1.cpp:35]   --->   Operation 3006 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3007 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast52" [src/conv1.cpp:35]   --->   Operation 3007 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3008 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast45" [src/conv1.cpp:35]   --->   Operation 3008 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3009 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast52" [src/conv1.cpp:35]   --->   Operation 3009 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3010 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38" [src/conv1.cpp:35]   --->   Operation 3010 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3011 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119" [src/conv1.cpp:35]   --->   Operation 3011 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3012 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200" [src/conv1.cpp:35]   --->   Operation 3012 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3013 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45" [src/conv1.cpp:35]   --->   Operation 3013 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3014 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126" [src/conv1.cpp:35]   --->   Operation 3014 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3015 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207" [src/conv1.cpp:35]   --->   Operation 3015 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3016 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51" [src/conv1.cpp:35]   --->   Operation 3016 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3017 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132" [src/conv1.cpp:35]   --->   Operation 3017 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3018 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213" [src/conv1.cpp:35]   --->   Operation 3018 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3019 [1/1] (0.47ns)   --->   "%tmp_142 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3019 'mux' 'tmp_142' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3020 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58" [src/conv1.cpp:35]   --->   Operation 3020 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3021 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139" [src/conv1.cpp:35]   --->   Operation 3021 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3022 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220" [src/conv1.cpp:35]   --->   Operation 3022 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3023 [1/1] (0.47ns)   --->   "%tmp_149 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3023 'mux' 'tmp_149' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3024 [1/1] (0.76ns)   --->   "%empty_371 = add i8 %empty_323, i8 48" [src/conv1.cpp:35]   --->   Operation 3024 'add' 'empty_371' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3025 [1/1] (0.00ns)   --->   "%p_cast139 = zext i8 %empty_371" [src/conv1.cpp:35]   --->   Operation 3025 'zext' 'p_cast139' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3026 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast139" [src/conv1.cpp:35]   --->   Operation 3026 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3027 [1/1] (0.76ns)   --->   "%empty_378 = add i8 %empty_323, i8 55" [src/conv1.cpp:35]   --->   Operation 3027 'add' 'empty_378' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3028 [1/1] (0.00ns)   --->   "%p_cast146 = zext i8 %empty_378" [src/conv1.cpp:35]   --->   Operation 3028 'zext' 'p_cast146' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3029 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast146" [src/conv1.cpp:35]   --->   Operation 3029 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3030 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast139" [src/conv1.cpp:35]   --->   Operation 3030 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3031 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast146" [src/conv1.cpp:35]   --->   Operation 3031 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3032 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_699 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast139" [src/conv1.cpp:35]   --->   Operation 3032 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_699' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3033 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_706 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast146" [src/conv1.cpp:35]   --->   Operation 3033 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_706' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 3034 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_855 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530" [src/conv1.cpp:35]   --->   Operation 3034 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_855' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3035 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_856 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611" [src/conv1.cpp:35]   --->   Operation 3035 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_856' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3036 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_857 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_692" [src/conv1.cpp:35]   --->   Operation 3036 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_857' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3037 [1/1] (0.47ns)   --->   "%tmp_135_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_855, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_856, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_857, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3037 'mux' 'tmp_135_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3038 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_867 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534" [src/conv1.cpp:35]   --->   Operation 3038 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_867' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3039 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_868 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615" [src/conv1.cpp:35]   --->   Operation 3039 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_868' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3040 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_869 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_696" [src/conv1.cpp:35]   --->   Operation 3040 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_869' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3041 [1/1] (0.47ns)   --->   "%tmp_139_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_867, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_868, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_869, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3041 'mux' 'tmp_139_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3042 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_876 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537" [src/conv1.cpp:35]   --->   Operation 3042 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_876' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3043 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_877 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618" [src/conv1.cpp:35]   --->   Operation 3043 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_877' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3044 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_878 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_699" [src/conv1.cpp:35]   --->   Operation 3044 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_878' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3045 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_897 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544" [src/conv1.cpp:35]   --->   Operation 3045 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_897' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3046 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_898 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625" [src/conv1.cpp:35]   --->   Operation 3046 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_898' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3047 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_899 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_706" [src/conv1.cpp:35]   --->   Operation 3047 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_899' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 3048 [1/1] (0.37ns)   --->   "%select_ln35_43 = select i1 %icmp_ln38, i12 %tmp_135_mid1, i12 %tmp_135" [src/conv1.cpp:35]   --->   Operation 3048 'select' 'select_ln35_43' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3049 [1/1] (0.37ns)   --->   "%select_ln35_47 = select i1 %icmp_ln38, i12 %tmp_139_mid1, i12 %tmp_139" [src/conv1.cpp:35]   --->   Operation 3049 'select' 'select_ln35_47' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln35_45 = sext i12 %select_ln35_47" [src/conv1.cpp:35]   --->   Operation 3050 'sext' 'sext_ln35_45' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3051 [1/1] (0.79ns)   --->   "%add_ln53_230 = add i11 %mul_ln53_248, i11 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 3051 'add' 'add_ln53_230' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3052 [1/1] (0.00ns)   --->   "%zext_ln53_8 = zext i11 %add_ln53_230" [src/conv1.cpp:53]   --->   Operation 3052 'zext' 'zext_ln53_8' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3053 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_8" [src/conv1.cpp:53]   --->   Operation 3053 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3054 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_8" [src/conv1.cpp:53]   --->   Operation 3054 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3055 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_8" [src/conv1.cpp:53]   --->   Operation 3055 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3056 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_2, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 3056 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_40 : Operation 3057 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit622" [src/conv1.cpp:56]   --->   Operation 3057 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 0.00>
ST_40 : Operation 3058 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_2, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 3058 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_40 : Operation 3059 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit622" [src/conv1.cpp:56]   --->   Operation 3059 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 0.00>
ST_40 : Operation 3060 [1/1] (0.00ns)   --->   "%shl_ln53_21 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_313, i3 0" [src/conv1.cpp:53]   --->   Operation 3060 'bitconcatenate' 'shl_ln53_21' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3061 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_27)   --->   "%mul_ln53_25 = mul i35 %sext_ln53_25, i35 %sext_ln35_25" [src/conv1.cpp:53]   --->   Operation 3061 'mul' 'mul_ln53_25' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3062 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_27 = add i35 %shl_ln53_21, i35 %mul_ln53_25" [src/conv1.cpp:53]   --->   Operation 3062 'add' 'add_ln53_27' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3063 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_33 = add i35 %shl_ln53_27, i35 %mul_ln53_32" [src/conv1.cpp:53]   --->   Operation 3063 'add' 'add_ln53_33' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3064 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_33, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3064 'partselect' 'tmp_320' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3065 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_34)   --->   "%mul_ln53_33 = mul i35 %sext_ln53_33, i35 %sext_ln35_33" [src/conv1.cpp:53]   --->   Operation 3065 'mul' 'mul_ln53_33' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3066 [1/1] (0.00ns)   --->   "%sext_ln53_35 = sext i24 %tmp_225" [src/conv1.cpp:53]   --->   Operation 3066 'sext' 'sext_ln53_35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3067 [1/1] (0.00ns)   --->   "%shl_ln53_34 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_326, i3 0" [src/conv1.cpp:53]   --->   Operation 3067 'bitconcatenate' 'shl_ln53_34' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3068 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_40)   --->   "%mul_ln53_40 = mul i35 %sext_ln53_40, i35 %sext_ln35_40" [src/conv1.cpp:53]   --->   Operation 3068 'mul' 'mul_ln53_40' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3069 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_40 = add i35 %shl_ln53_34, i35 %mul_ln53_40" [src/conv1.cpp:53]   --->   Operation 3069 'add' 'add_ln53_40' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3070 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531" [src/conv1.cpp:53]   --->   Operation 3070 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3071 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540" [src/conv1.cpp:53]   --->   Operation 3071 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3072 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549" [src/conv1.cpp:53]   --->   Operation 3072 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3073 [1/1] (0.47ns)   --->   "%tmp_232 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253, i2 %trunc_ln53_2" [src/conv1.cpp:53]   --->   Operation 3073 'mux' 'tmp_232' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3074 [1/1] (0.00ns)   --->   "%sext_ln53_42 = sext i24 %tmp_232" [src/conv1.cpp:53]   --->   Operation 3074 'sext' 'sext_ln53_42' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3075 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346" [src/conv1.cpp:53]   --->   Operation 3075 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3076 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355" [src/conv1.cpp:53]   --->   Operation 3076 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3077 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364" [src/conv1.cpp:53]   --->   Operation 3077 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3078 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_45)   --->   "%mul_ln53_46 = mul i35 %sext_ln53_46, i35 %sext_ln35_46" [src/conv1.cpp:53]   --->   Operation 3078 'mul' 'mul_ln53_46' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3079 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_46)   --->   "%mul_ln53_47 = mul i35 %sext_ln53_47, i35 %sext_ln35_47" [src/conv1.cpp:53]   --->   Operation 3079 'mul' 'mul_ln53_47' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3080 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472" [src/conv1.cpp:53]   --->   Operation 3080 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3081 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481" [src/conv1.cpp:53]   --->   Operation 3081 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3082 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490" [src/conv1.cpp:53]   --->   Operation 3082 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3083 [1/1] (0.47ns)   --->   "%tmp_240 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220, i2 %trunc_ln53_8" [src/conv1.cpp:53]   --->   Operation 3083 'mux' 'tmp_240' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln53_49 = sext i24 %tmp_240" [src/conv1.cpp:53]   --->   Operation 3084 'sext' 'sext_ln53_49' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3085 [1/1] (0.00ns)   --->   "%shl_ln53_93 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_390, i3 0" [src/conv1.cpp:53]   --->   Operation 3085 'bitconcatenate' 'shl_ln53_93' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3086 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_99)   --->   "%mul_ln53_106 = mul i35 %sext_ln53_26, i35 %sext_ln35_25" [src/conv1.cpp:53]   --->   Operation 3086 'mul' 'mul_ln53_106' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3087 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_99 = add i35 %shl_ln53_93, i35 %mul_ln53_106" [src/conv1.cpp:53]   --->   Operation 3087 'add' 'add_ln53_99' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3088 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_105 = add i35 %shl_ln53_99, i35 %mul_ln53_113" [src/conv1.cpp:53]   --->   Operation 3088 'add' 'add_ln53_105' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3089 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_105, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3089 'partselect' 'tmp_398' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3090 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_106)   --->   "%mul_ln53_114 = mul i35 %sext_ln53_34, i35 %sext_ln35_33" [src/conv1.cpp:53]   --->   Operation 3090 'mul' 'mul_ln53_114' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3091 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_111 = add i35 %shl_ln53_105, i35 %mul_ln53_120" [src/conv1.cpp:53]   --->   Operation 3091 'add' 'add_ln53_111' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3092 [1/1] (0.00ns)   --->   "%tmp_405 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_111, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3092 'partselect' 'tmp_405' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3093 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_112)   --->   "%mul_ln53_121 = mul i35 %sext_ln53_41, i35 %sext_ln35_40" [src/conv1.cpp:53]   --->   Operation 3093 'mul' 'mul_ln53_121' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3094 [1/1] (2.96ns)   --->   "%mul_ln53_126 = mul i35 %sext_ln53_46, i35 %sext_ln35_45" [src/conv1.cpp:53]   --->   Operation 3094 'mul' 'mul_ln53_126' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3095 [1/1] (0.00ns)   --->   "%tmp_411 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_126, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3095 'partselect' 'tmp_411' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3096 [1/1] (0.00ns)   --->   "%shl_ln53_111 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_411, i3 0" [src/conv1.cpp:53]   --->   Operation 3096 'bitconcatenate' 'shl_ln53_111' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3097 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_117)   --->   "%mul_ln53_127 = mul i35 %sext_ln53_47, i35 %sext_ln35_46" [src/conv1.cpp:53]   --->   Operation 3097 'mul' 'mul_ln53_127' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3098 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_117 = add i35 %shl_ln53_111, i35 %mul_ln53_127" [src/conv1.cpp:53]   --->   Operation 3098 'add' 'add_ln53_117' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3099 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_118)   --->   "%mul_ln53_128 = mul i35 %sext_ln53_48, i35 %sext_ln35_47" [src/conv1.cpp:53]   --->   Operation 3099 'mul' 'mul_ln53_128' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3100 [1/1] (0.79ns)   --->   "%add_ln53_317 = add i11 %mul_ln53_245, i11 %zext_ln53_111" [src/conv1.cpp:53]   --->   Operation 3100 'add' 'add_ln53_317' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3101 [1/1] (0.00ns)   --->   "%zext_ln53_114 = zext i11 %add_ln53_317" [src/conv1.cpp:53]   --->   Operation 3101 'zext' 'zext_ln53_114' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3102 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_114" [src/conv1.cpp:53]   --->   Operation 3102 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3103 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_114" [src/conv1.cpp:53]   --->   Operation 3103 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3104 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_114" [src/conv1.cpp:53]   --->   Operation 3104 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3105 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 3105 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_40 : Operation 3106 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1281" [src/conv1.cpp:56]   --->   Operation 3106 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_19)> <Delay = 0.00>
ST_40 : Operation 3107 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 3107 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_40 : Operation 3108 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1281" [src/conv1.cpp:56]   --->   Operation 3108 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_19)> <Delay = 0.00>
ST_40 : Operation 3109 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_171)   --->   "%mul_ln53_187 = mul i35 %sext_ln53_83, i35 %sext_ln35_25" [src/conv1.cpp:53]   --->   Operation 3109 'mul' 'mul_ln53_187' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3110 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39" [src/conv1.cpp:53]   --->   Operation 3110 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3111 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48" [src/conv1.cpp:53]   --->   Operation 3111 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3112 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57" [src/conv1.cpp:53]   --->   Operation 3112 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3113 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_177 = add i35 %shl_ln53_171, i35 %mul_ln53_194" [src/conv1.cpp:53]   --->   Operation 3113 'add' 'add_ln53_177' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3114 [1/1] (0.00ns)   --->   "%tmp_479 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_177, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3114 'partselect' 'tmp_479' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3115 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_178)   --->   "%mul_ln53_195 = mul i35 %sext_ln53_35, i35 %sext_ln35_33" [src/conv1.cpp:53]   --->   Operation 3115 'mul' 'mul_ln53_195' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3116 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_183 = add i35 %shl_ln53_177, i35 %mul_ln53_201" [src/conv1.cpp:53]   --->   Operation 3116 'add' 'add_ln53_183' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3117 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_183, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3117 'partselect' 'tmp_486' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3118 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_184)   --->   "%mul_ln53_202 = mul i35 %sext_ln53_42, i35 %sext_ln35_40" [src/conv1.cpp:53]   --->   Operation 3118 'mul' 'mul_ln53_202' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3119 [1/1] (2.96ns)   --->   "%mul_ln53_207 = mul i35 %sext_ln53_47, i35 %sext_ln35_45" [src/conv1.cpp:53]   --->   Operation 3119 'mul' 'mul_ln53_207' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3120 [1/1] (0.00ns)   --->   "%tmp_492 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_207, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3120 'partselect' 'tmp_492' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3121 [1/1] (0.00ns)   --->   "%shl_ln53_183 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_492, i3 0" [src/conv1.cpp:53]   --->   Operation 3121 'bitconcatenate' 'shl_ln53_183' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 3122 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_189)   --->   "%mul_ln53_208 = mul i35 %sext_ln53_48, i35 %sext_ln35_46" [src/conv1.cpp:53]   --->   Operation 3122 'mul' 'mul_ln53_208' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3123 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_189 = add i35 %shl_ln53_183, i35 %mul_ln53_208" [src/conv1.cpp:53]   --->   Operation 3123 'add' 'add_ln53_189' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3124 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_190)   --->   "%mul_ln53_209 = mul i35 %sext_ln53_49, i35 %sext_ln35_47" [src/conv1.cpp:53]   --->   Operation 3124 'mul' 'mul_ln53_209' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 5.32>
ST_41 : Operation 3125 [1/1] (0.76ns)   --->   "%empty_282 = add i8 %empty_233, i8 49" [src/conv1.cpp:35]   --->   Operation 3125 'add' 'empty_282' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3126 [1/1] (0.00ns)   --->   "%p_cast59 = zext i8 %empty_282" [src/conv1.cpp:35]   --->   Operation 3126 'zext' 'p_cast59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3127 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast59" [src/conv1.cpp:35]   --->   Operation 3127 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3128 [1/1] (0.76ns)   --->   "%empty_289 = add i8 %empty_233, i8 56" [src/conv1.cpp:35]   --->   Operation 3128 'add' 'empty_289' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3129 [1/1] (0.00ns)   --->   "%p_cast66 = zext i8 %empty_289" [src/conv1.cpp:35]   --->   Operation 3129 'zext' 'p_cast66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3130 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast66" [src/conv1.cpp:35]   --->   Operation 3130 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3131 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast59" [src/conv1.cpp:35]   --->   Operation 3131 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3132 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast66" [src/conv1.cpp:35]   --->   Operation 3132 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3133 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast59" [src/conv1.cpp:35]   --->   Operation 3133 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3134 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast66" [src/conv1.cpp:35]   --->   Operation 3134 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3135 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38" [src/conv1.cpp:35]   --->   Operation 3135 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3136 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119" [src/conv1.cpp:35]   --->   Operation 3136 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3137 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200" [src/conv1.cpp:35]   --->   Operation 3137 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3138 [1/1] (0.47ns)   --->   "%tmp_129 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3138 'mux' 'tmp_129' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3139 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45" [src/conv1.cpp:35]   --->   Operation 3139 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3140 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126" [src/conv1.cpp:35]   --->   Operation 3140 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3141 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207" [src/conv1.cpp:35]   --->   Operation 3141 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3142 [1/1] (0.47ns)   --->   "%tmp_136 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3142 'mux' 'tmp_136' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3143 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52" [src/conv1.cpp:35]   --->   Operation 3143 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3144 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133" [src/conv1.cpp:35]   --->   Operation 3144 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3145 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214" [src/conv1.cpp:35]   --->   Operation 3145 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3146 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59" [src/conv1.cpp:35]   --->   Operation 3146 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3147 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140" [src/conv1.cpp:35]   --->   Operation 3147 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3148 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221" [src/conv1.cpp:35]   --->   Operation 3148 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3149 [1/1] (0.76ns)   --->   "%empty_358 = add i8 %empty_323, i8 35" [src/conv1.cpp:35]   --->   Operation 3149 'add' 'empty_358' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3150 [1/1] (0.00ns)   --->   "%p_cast126 = zext i8 %empty_358" [src/conv1.cpp:35]   --->   Operation 3150 'zext' 'p_cast126' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3151 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast126" [src/conv1.cpp:35]   --->   Operation 3151 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3152 [1/1] (0.76ns)   --->   "%empty_365 = add i8 %empty_323, i8 42" [src/conv1.cpp:35]   --->   Operation 3152 'add' 'empty_365' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3153 [1/1] (0.00ns)   --->   "%p_cast133 = zext i8 %empty_365" [src/conv1.cpp:35]   --->   Operation 3153 'zext' 'p_cast133' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3154 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast133" [src/conv1.cpp:35]   --->   Operation 3154 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3155 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast126" [src/conv1.cpp:35]   --->   Operation 3155 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3156 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast133" [src/conv1.cpp:35]   --->   Operation 3156 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3157 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_686 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast126" [src/conv1.cpp:35]   --->   Operation 3157 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_686' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3158 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_693 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast133" [src/conv1.cpp:35]   --->   Operation 3158 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_693' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3159 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_837 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524" [src/conv1.cpp:35]   --->   Operation 3159 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_837' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3160 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_838 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605" [src/conv1.cpp:35]   --->   Operation 3160 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_838' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3161 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_839 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_686" [src/conv1.cpp:35]   --->   Operation 3161 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_839' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3162 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_858 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531" [src/conv1.cpp:35]   --->   Operation 3162 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_858' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3163 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_859 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612" [src/conv1.cpp:35]   --->   Operation 3163 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_859' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3164 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_860 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_693" [src/conv1.cpp:35]   --->   Operation 3164 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_860' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3165 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_876 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537" [src/conv1.cpp:35]   --->   Operation 3165 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_876' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3166 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_877 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618" [src/conv1.cpp:35]   --->   Operation 3166 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_877' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3167 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_878 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_699" [src/conv1.cpp:35]   --->   Operation 3167 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_878' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3168 [1/1] (0.47ns)   --->   "%tmp_142_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_876, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_877, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_878, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3168 'mux' 'tmp_142_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3169 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_897 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544" [src/conv1.cpp:35]   --->   Operation 3169 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_897' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3170 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_898 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625" [src/conv1.cpp:35]   --->   Operation 3170 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_898' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3171 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_899 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_706" [src/conv1.cpp:35]   --->   Operation 3171 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_899' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3172 [1/1] (0.47ns)   --->   "%tmp_149_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_897, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_898, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_899, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3172 'mux' 'tmp_149_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3173 [1/1] (0.00ns)   --->   "%sext_ln35_26 = sext i12 %select_ln35_28" [src/conv1.cpp:35]   --->   Operation 3173 'sext' 'sext_ln35_26' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3174 [1/1] (0.37ns)   --->   "%select_ln35_50 = select i1 %icmp_ln38, i12 %tmp_142_mid1, i12 %tmp_142" [src/conv1.cpp:35]   --->   Operation 3174 'select' 'select_ln35_50' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3175 [1/1] (0.00ns)   --->   "%sext_ln35_48 = sext i12 %select_ln35_50" [src/conv1.cpp:35]   --->   Operation 3175 'sext' 'sext_ln35_48' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3176 [1/1] (0.37ns)   --->   "%select_ln35_57 = select i1 %icmp_ln38, i12 %tmp_149_mid1, i12 %tmp_149" [src/conv1.cpp:35]   --->   Operation 3176 'select' 'select_ln35_57' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3177 [1/1] (0.79ns)   --->   "%add_ln53_240 = add i11 %mul_ln53_249, i11 %zext_ln53_12" [src/conv1.cpp:53]   --->   Operation 3177 'add' 'add_ln53_240' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3178 [1/1] (0.00ns)   --->   "%zext_ln53_19 = zext i11 %add_ln53_240" [src/conv1.cpp:53]   --->   Operation 3178 'zext' 'zext_ln53_19' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3179 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_19" [src/conv1.cpp:53]   --->   Operation 3179 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3180 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_19" [src/conv1.cpp:53]   --->   Operation 3180 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3181 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_19" [src/conv1.cpp:53]   --->   Operation 3181 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3182 [1/1] (0.79ns)   --->   "%add_ln53_292 = add i11 %mul_ln53_247, i11 %zext_ln53_78" [src/conv1.cpp:53]   --->   Operation 3182 'add' 'add_ln53_292' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3183 [1/1] (0.00ns)   --->   "%zext_ln53_83 = zext i11 %add_ln53_292" [src/conv1.cpp:53]   --->   Operation 3183 'zext' 'zext_ln53_83' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3184 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_83" [src/conv1.cpp:53]   --->   Operation 3184 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3185 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_83" [src/conv1.cpp:53]   --->   Operation 3185 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3186 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_83" [src/conv1.cpp:53]   --->   Operation 3186 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3187 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_27 = add i35 %shl_ln53_21, i35 %mul_ln53_25" [src/conv1.cpp:53]   --->   Operation 3187 'add' 'add_ln53_27' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3188 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_27, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3188 'partselect' 'tmp_314' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3189 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_28)   --->   "%mul_ln53_26 = mul i35 %sext_ln53_26, i35 %sext_ln35_26" [src/conv1.cpp:53]   --->   Operation 3189 'mul' 'mul_ln53_26' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3190 [1/1] (0.00ns)   --->   "%shl_ln53_28 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_320, i3 0" [src/conv1.cpp:53]   --->   Operation 3190 'bitconcatenate' 'shl_ln53_28' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3191 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_34)   --->   "%mul_ln53_33 = mul i35 %sext_ln53_33, i35 %sext_ln35_33" [src/conv1.cpp:53]   --->   Operation 3191 'mul' 'mul_ln53_33' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3192 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_34 = add i35 %shl_ln53_28, i35 %mul_ln53_33" [src/conv1.cpp:53]   --->   Operation 3192 'add' 'add_ln53_34' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3193 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_40 = add i35 %shl_ln53_34, i35 %mul_ln53_40" [src/conv1.cpp:53]   --->   Operation 3193 'add' 'add_ln53_40' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3194 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_40, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3194 'partselect' 'tmp_327' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3195 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561" [src/conv1.cpp:53]   --->   Operation 3195 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3196 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570" [src/conv1.cpp:53]   --->   Operation 3196 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3197 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579" [src/conv1.cpp:53]   --->   Operation 3197 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3198 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346" [src/conv1.cpp:53]   --->   Operation 3198 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3199 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355" [src/conv1.cpp:53]   --->   Operation 3199 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3200 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364" [src/conv1.cpp:53]   --->   Operation 3200 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3201 [1/1] (0.47ns)   --->   "%tmp_235 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208, i2 %trunc_ln" [src/conv1.cpp:53]   --->   Operation 3201 'mux' 'tmp_235' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3202 [1/1] (0.00ns)   --->   "%sext_ln53_45 = sext i24 %tmp_235" [src/conv1.cpp:53]   --->   Operation 3202 'sext' 'sext_ln53_45' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3203 [1/1] (2.96ns)   --->   "%mul_ln53_45 = mul i35 %sext_ln53_45, i35 %sext_ln35_45" [src/conv1.cpp:53]   --->   Operation 3203 'mul' 'mul_ln53_45' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3204 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_45, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3204 'partselect' 'tmp_332' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3205 [1/1] (0.00ns)   --->   "%shl_ln53_39 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_332, i3 0" [src/conv1.cpp:53]   --->   Operation 3205 'bitconcatenate' 'shl_ln53_39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3206 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_45)   --->   "%mul_ln53_46 = mul i35 %sext_ln53_46, i35 %sext_ln35_46" [src/conv1.cpp:53]   --->   Operation 3206 'mul' 'mul_ln53_46' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3207 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_45 = add i35 %shl_ln53_39, i35 %mul_ln53_46" [src/conv1.cpp:53]   --->   Operation 3207 'add' 'add_ln53_45' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3208 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_46)   --->   "%mul_ln53_47 = mul i35 %sext_ln53_47, i35 %sext_ln35_47" [src/conv1.cpp:53]   --->   Operation 3208 'mul' 'mul_ln53_47' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3209 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_47)   --->   "%mul_ln53_48 = mul i35 %sext_ln53_48, i35 %sext_ln35_48" [src/conv1.cpp:53]   --->   Operation 3209 'mul' 'mul_ln53_48' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3210 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381" [src/conv1.cpp:53]   --->   Operation 3210 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3211 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390" [src/conv1.cpp:53]   --->   Operation 3211 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3212 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399" [src/conv1.cpp:53]   --->   Operation 3212 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3213 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_11, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 3213 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_41 : Operation 3214 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1040" [src/conv1.cpp:56]   --->   Operation 3214 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 0.00>
ST_41 : Operation 3215 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_11, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 3215 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_41 : Operation 3216 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1040" [src/conv1.cpp:56]   --->   Operation 3216 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 0.00>
ST_41 : Operation 3217 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_99 = add i35 %shl_ln53_93, i35 %mul_ln53_106" [src/conv1.cpp:53]   --->   Operation 3217 'add' 'add_ln53_99' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3218 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_99, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3218 'partselect' 'tmp_391' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3219 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_100)   --->   "%mul_ln53_107 = mul i35 %sext_ln53_83, i35 %sext_ln35_26" [src/conv1.cpp:53]   --->   Operation 3219 'mul' 'mul_ln53_107' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3220 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_106)   --->   "%mul_ln53_114 = mul i35 %sext_ln53_34, i35 %sext_ln35_33" [src/conv1.cpp:53]   --->   Operation 3220 'mul' 'mul_ln53_114' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3221 [1/1] (0.00ns)   --->   "%shl_ln53_106 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_405, i3 0" [src/conv1.cpp:53]   --->   Operation 3221 'bitconcatenate' 'shl_ln53_106' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3222 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_112)   --->   "%mul_ln53_121 = mul i35 %sext_ln53_41, i35 %sext_ln35_40" [src/conv1.cpp:53]   --->   Operation 3222 'mul' 'mul_ln53_121' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3223 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_112 = add i35 %shl_ln53_106, i35 %mul_ln53_121" [src/conv1.cpp:53]   --->   Operation 3223 'add' 'add_ln53_112' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3224 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_117 = add i35 %shl_ln53_111, i35 %mul_ln53_127" [src/conv1.cpp:53]   --->   Operation 3224 'add' 'add_ln53_117' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3225 [1/1] (0.00ns)   --->   "%tmp_412 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_117, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3225 'partselect' 'tmp_412' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3226 [1/1] (0.00ns)   --->   "%shl_ln53_112 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_412, i3 0" [src/conv1.cpp:53]   --->   Operation 3226 'bitconcatenate' 'shl_ln53_112' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3227 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_118)   --->   "%mul_ln53_128 = mul i35 %sext_ln53_48, i35 %sext_ln35_47" [src/conv1.cpp:53]   --->   Operation 3227 'mul' 'mul_ln53_128' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3228 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_118 = add i35 %shl_ln53_112, i35 %mul_ln53_128" [src/conv1.cpp:53]   --->   Operation 3228 'add' 'add_ln53_118' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3229 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_119)   --->   "%mul_ln53_129 = mul i35 %sext_ln53_49, i35 %sext_ln35_48" [src/conv1.cpp:53]   --->   Operation 3229 'mul' 'mul_ln53_129' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3230 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_20, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 3230 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_41 : Operation 3231 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1122" [src/conv1.cpp:56]   --->   Operation 3231 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 0.00>
ST_41 : Operation 3232 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_20, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 3232 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_41 : Operation 3233 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1122" [src/conv1.cpp:56]   --->   Operation 3233 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 0.00>
ST_41 : Operation 3234 [1/1] (0.00ns)   --->   "%shl_ln53_165 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_471, i3 0" [src/conv1.cpp:53]   --->   Operation 3234 'bitconcatenate' 'shl_ln53_165' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3235 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_171)   --->   "%mul_ln53_187 = mul i35 %sext_ln53_83, i35 %sext_ln35_25" [src/conv1.cpp:53]   --->   Operation 3235 'mul' 'mul_ln53_187' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3236 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_171 = add i35 %shl_ln53_165, i35 %mul_ln53_187" [src/conv1.cpp:53]   --->   Operation 3236 'add' 'add_ln53_171' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3237 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39" [src/conv1.cpp:53]   --->   Operation 3237 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3238 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48" [src/conv1.cpp:53]   --->   Operation 3238 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3239 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57" [src/conv1.cpp:53]   --->   Operation 3239 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3240 [1/1] (0.47ns)   --->   "%tmp_287 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33, i2 %trunc_ln53_3" [src/conv1.cpp:53]   --->   Operation 3240 'mux' 'tmp_287' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln53_92 = sext i24 %tmp_287" [src/conv1.cpp:53]   --->   Operation 3241 'sext' 'sext_ln53_92' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3242 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_172)   --->   "%mul_ln53_188 = mul i35 %sext_ln53_92, i35 %sext_ln35_26" [src/conv1.cpp:53]   --->   Operation 3242 'mul' 'mul_ln53_188' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3243 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_178)   --->   "%mul_ln53_195 = mul i35 %sext_ln53_35, i35 %sext_ln35_33" [src/conv1.cpp:53]   --->   Operation 3243 'mul' 'mul_ln53_195' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3244 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_184)   --->   "%mul_ln53_202 = mul i35 %sext_ln53_42, i35 %sext_ln35_40" [src/conv1.cpp:53]   --->   Operation 3244 'mul' 'mul_ln53_202' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3245 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_189 = add i35 %shl_ln53_183, i35 %mul_ln53_208" [src/conv1.cpp:53]   --->   Operation 3245 'add' 'add_ln53_189' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3246 [1/1] (0.00ns)   --->   "%tmp_493 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_189, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3246 'partselect' 'tmp_493' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_41 : Operation 3247 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_190)   --->   "%mul_ln53_209 = mul i35 %sext_ln53_49, i35 %sext_ln35_47" [src/conv1.cpp:53]   --->   Operation 3247 'mul' 'mul_ln53_209' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 2.70>
ST_42 : Operation 3248 [1/1] (0.76ns)   --->   "%empty_276 = add i8 %empty_233, i8 43" [src/conv1.cpp:35]   --->   Operation 3248 'add' 'empty_276' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3249 [1/1] (0.00ns)   --->   "%p_cast53 = zext i8 %empty_276" [src/conv1.cpp:35]   --->   Operation 3249 'zext' 'p_cast53' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3250 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast53" [src/conv1.cpp:35]   --->   Operation 3250 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3251 [1/1] (0.76ns)   --->   "%empty_283 = add i8 %empty_233, i8 50" [src/conv1.cpp:35]   --->   Operation 3251 'add' 'empty_283' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3252 [1/1] (0.00ns)   --->   "%p_cast60 = zext i8 %empty_283" [src/conv1.cpp:35]   --->   Operation 3252 'zext' 'p_cast60' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3253 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast60" [src/conv1.cpp:35]   --->   Operation 3253 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3254 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast53" [src/conv1.cpp:35]   --->   Operation 3254 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3255 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast60" [src/conv1.cpp:35]   --->   Operation 3255 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3256 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast53" [src/conv1.cpp:35]   --->   Operation 3256 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3257 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast60" [src/conv1.cpp:35]   --->   Operation 3257 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3258 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46" [src/conv1.cpp:35]   --->   Operation 3258 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3259 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127" [src/conv1.cpp:35]   --->   Operation 3259 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3260 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208" [src/conv1.cpp:35]   --->   Operation 3260 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3261 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52" [src/conv1.cpp:35]   --->   Operation 3261 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3262 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133" [src/conv1.cpp:35]   --->   Operation 3262 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3263 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214" [src/conv1.cpp:35]   --->   Operation 3263 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3264 [1/1] (0.47ns)   --->   "%tmp_143 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3264 'mux' 'tmp_143' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3265 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53" [src/conv1.cpp:35]   --->   Operation 3265 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3266 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134" [src/conv1.cpp:35]   --->   Operation 3266 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3267 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215" [src/conv1.cpp:35]   --->   Operation 3267 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3268 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59" [src/conv1.cpp:35]   --->   Operation 3268 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3269 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140" [src/conv1.cpp:35]   --->   Operation 3269 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3270 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221" [src/conv1.cpp:35]   --->   Operation 3270 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3271 [1/1] (0.47ns)   --->   "%tmp_150 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3271 'mux' 'tmp_150' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3272 [1/1] (0.76ns)   --->   "%empty_372 = add i8 %empty_323, i8 49" [src/conv1.cpp:35]   --->   Operation 3272 'add' 'empty_372' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3273 [1/1] (0.00ns)   --->   "%p_cast140 = zext i8 %empty_372" [src/conv1.cpp:35]   --->   Operation 3273 'zext' 'p_cast140' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3274 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast140" [src/conv1.cpp:35]   --->   Operation 3274 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3275 [1/1] (0.76ns)   --->   "%empty_379 = add i8 %empty_323, i8 56" [src/conv1.cpp:35]   --->   Operation 3275 'add' 'empty_379' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3276 [1/1] (0.00ns)   --->   "%p_cast147 = zext i8 %empty_379" [src/conv1.cpp:35]   --->   Operation 3276 'zext' 'p_cast147' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3277 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast147" [src/conv1.cpp:35]   --->   Operation 3277 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3278 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast140" [src/conv1.cpp:35]   --->   Operation 3278 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3279 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast147" [src/conv1.cpp:35]   --->   Operation 3279 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3280 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_700 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast140" [src/conv1.cpp:35]   --->   Operation 3280 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_700' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3281 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_707 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast147" [src/conv1.cpp:35]   --->   Operation 3281 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_707' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3282 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_837 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524" [src/conv1.cpp:35]   --->   Operation 3282 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_837' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3283 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_838 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605" [src/conv1.cpp:35]   --->   Operation 3283 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_838' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3284 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_839 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_686" [src/conv1.cpp:35]   --->   Operation 3284 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_839' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3285 [1/1] (0.47ns)   --->   "%tmp_129_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_837, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_838, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_839, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3285 'mux' 'tmp_129_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3286 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_858 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531" [src/conv1.cpp:35]   --->   Operation 3286 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_858' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3287 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_859 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612" [src/conv1.cpp:35]   --->   Operation 3287 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_859' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3288 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_860 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_693" [src/conv1.cpp:35]   --->   Operation 3288 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_860' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3289 [1/1] (0.47ns)   --->   "%tmp_136_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_858, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_859, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_860, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3289 'mux' 'tmp_136_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3290 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_879 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538" [src/conv1.cpp:35]   --->   Operation 3290 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_879' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3291 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_880 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619" [src/conv1.cpp:35]   --->   Operation 3291 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_880' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3292 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_881 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_700" [src/conv1.cpp:35]   --->   Operation 3292 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_881' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3293 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_900 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545" [src/conv1.cpp:35]   --->   Operation 3293 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_900' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3294 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_901 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626" [src/conv1.cpp:35]   --->   Operation 3294 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_901' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3295 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_902 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_707" [src/conv1.cpp:35]   --->   Operation 3295 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_902' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln35_34 = sext i12 %select_ln35_36" [src/conv1.cpp:35]   --->   Operation 3296 'sext' 'sext_ln35_34' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3297 [1/1] (0.37ns)   --->   "%select_ln35_37 = select i1 %icmp_ln38, i12 %tmp_129_mid1, i12 %tmp_129" [src/conv1.cpp:35]   --->   Operation 3297 'select' 'select_ln35_37' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3298 [1/1] (0.00ns)   --->   "%sext_ln35_41 = sext i12 %select_ln35_43" [src/conv1.cpp:35]   --->   Operation 3298 'sext' 'sext_ln35_41' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3299 [1/1] (0.37ns)   --->   "%select_ln35_44 = select i1 %icmp_ln38, i12 %tmp_136_mid1, i12 %tmp_136" [src/conv1.cpp:35]   --->   Operation 3299 'select' 'select_ln35_44' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3300 [1/1] (0.79ns)   --->   "%add_ln53_249 = add i11 %mul_ln53_249, i11 %zext_ln53_23" [src/conv1.cpp:53]   --->   Operation 3300 'add' 'add_ln53_249' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3301 [1/1] (0.00ns)   --->   "%zext_ln53_30 = zext i11 %add_ln53_249" [src/conv1.cpp:53]   --->   Operation 3301 'zext' 'zext_ln53_30' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3302 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_30" [src/conv1.cpp:53]   --->   Operation 3302 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3303 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_30" [src/conv1.cpp:53]   --->   Operation 3303 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3304 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_30" [src/conv1.cpp:53]   --->   Operation 3304 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3305 [1/1] (0.79ns)   --->   "%add_ln53_275 = add i11 %mul_ln53_248, i11 %zext_ln53_56" [src/conv1.cpp:53]   --->   Operation 3305 'add' 'add_ln53_275' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3306 [1/1] (0.00ns)   --->   "%zext_ln53_62 = zext i11 %add_ln53_275" [src/conv1.cpp:53]   --->   Operation 3306 'zext' 'zext_ln53_62' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3307 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_62" [src/conv1.cpp:53]   --->   Operation 3307 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3308 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_62" [src/conv1.cpp:53]   --->   Operation 3308 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3309 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_62" [src/conv1.cpp:53]   --->   Operation 3309 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3310 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_28)   --->   "%mul_ln53_26 = mul i35 %sext_ln53_26, i35 %sext_ln35_26" [src/conv1.cpp:53]   --->   Operation 3310 'mul' 'mul_ln53_26' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3311 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_34 = add i35 %shl_ln53_28, i35 %mul_ln53_33" [src/conv1.cpp:53]   --->   Operation 3311 'add' 'add_ln53_34' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3312 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_34, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3312 'partselect' 'tmp_321' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3313 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_35)   --->   "%mul_ln53_34 = mul i35 %sext_ln53_34, i35 %sext_ln35_34" [src/conv1.cpp:53]   --->   Operation 3313 'mul' 'mul_ln53_34' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3314 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_41)   --->   "%mul_ln53_41 = mul i35 %sext_ln53_41, i35 %sext_ln35_41" [src/conv1.cpp:53]   --->   Operation 3314 'mul' 'mul_ln53_41' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3315 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561" [src/conv1.cpp:53]   --->   Operation 3315 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3316 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570" [src/conv1.cpp:53]   --->   Operation 3316 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3317 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579" [src/conv1.cpp:53]   --->   Operation 3317 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3318 [1/1] (0.47ns)   --->   "%tmp_233 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256, i2 %trunc_ln53_5" [src/conv1.cpp:53]   --->   Operation 3318 'mux' 'tmp_233' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3319 [1/1] (0.00ns)   --->   "%sext_ln53_43 = sext i24 %tmp_233" [src/conv1.cpp:53]   --->   Operation 3319 'sext' 'sext_ln53_43' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3320 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_45 = add i35 %shl_ln53_39, i35 %mul_ln53_46" [src/conv1.cpp:53]   --->   Operation 3320 'add' 'add_ln53_45' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3321 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_45, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3321 'partselect' 'tmp_333' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3322 [1/1] (0.00ns)   --->   "%shl_ln53_40 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_333, i3 0" [src/conv1.cpp:53]   --->   Operation 3322 'bitconcatenate' 'shl_ln53_40' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3323 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_46)   --->   "%mul_ln53_47 = mul i35 %sext_ln53_47, i35 %sext_ln35_47" [src/conv1.cpp:53]   --->   Operation 3323 'mul' 'mul_ln53_47' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3324 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_46 = add i35 %shl_ln53_40, i35 %mul_ln53_47" [src/conv1.cpp:53]   --->   Operation 3324 'add' 'add_ln53_46' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3325 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_47)   --->   "%mul_ln53_48 = mul i35 %sext_ln53_48, i35 %sext_ln35_48" [src/conv1.cpp:53]   --->   Operation 3325 'mul' 'mul_ln53_48' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3326 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502" [src/conv1.cpp:53]   --->   Operation 3326 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3327 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511" [src/conv1.cpp:53]   --->   Operation 3327 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3328 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520" [src/conv1.cpp:53]   --->   Operation 3328 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3329 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381" [src/conv1.cpp:53]   --->   Operation 3329 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3330 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390" [src/conv1.cpp:53]   --->   Operation 3330 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3331 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399" [src/conv1.cpp:53]   --->   Operation 3331 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3332 [1/1] (0.47ns)   --->   "%tmp_246 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184, i2 %trunc_ln53_1" [src/conv1.cpp:53]   --->   Operation 3332 'mux' 'tmp_246' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3333 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413" [src/conv1.cpp:53]   --->   Operation 3333 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3334 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422" [src/conv1.cpp:53]   --->   Operation 3334 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3335 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431" [src/conv1.cpp:53]   --->   Operation 3335 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3336 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_100)   --->   "%mul_ln53_107 = mul i35 %sext_ln53_83, i35 %sext_ln35_26" [src/conv1.cpp:53]   --->   Operation 3336 'mul' 'mul_ln53_107' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3337 [1/1] (0.00ns)   --->   "%shl_ln53_100 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_398, i3 0" [src/conv1.cpp:53]   --->   Operation 3337 'bitconcatenate' 'shl_ln53_100' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3338 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_106)   --->   "%mul_ln53_114 = mul i35 %sext_ln53_34, i35 %sext_ln35_33" [src/conv1.cpp:53]   --->   Operation 3338 'mul' 'mul_ln53_114' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3339 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_106 = add i35 %shl_ln53_100, i35 %mul_ln53_114" [src/conv1.cpp:53]   --->   Operation 3339 'add' 'add_ln53_106' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3340 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_107)   --->   "%mul_ln53_115 = mul i35 %sext_ln53_35, i35 %sext_ln35_34" [src/conv1.cpp:53]   --->   Operation 3340 'mul' 'mul_ln53_115' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3341 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_112 = add i35 %shl_ln53_106, i35 %mul_ln53_121" [src/conv1.cpp:53]   --->   Operation 3341 'add' 'add_ln53_112' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3342 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_112, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3342 'partselect' 'tmp_406' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3343 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_113)   --->   "%mul_ln53_122 = mul i35 %sext_ln53_42, i35 %sext_ln35_41" [src/conv1.cpp:53]   --->   Operation 3343 'mul' 'mul_ln53_122' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3344 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_118 = add i35 %shl_ln53_112, i35 %mul_ln53_128" [src/conv1.cpp:53]   --->   Operation 3344 'add' 'add_ln53_118' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3345 [1/1] (0.00ns)   --->   "%tmp_413 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_118, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3345 'partselect' 'tmp_413' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3346 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_119)   --->   "%mul_ln53_129 = mul i35 %sext_ln53_49, i35 %sext_ln35_48" [src/conv1.cpp:53]   --->   Operation 3346 'mul' 'mul_ln53_129' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3347 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_171 = add i35 %shl_ln53_165, i35 %mul_ln53_187" [src/conv1.cpp:53]   --->   Operation 3347 'add' 'add_ln53_171' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3348 [1/1] (0.00ns)   --->   "%tmp_472 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_171, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3348 'partselect' 'tmp_472' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3349 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_172)   --->   "%mul_ln53_188 = mul i35 %sext_ln53_92, i35 %sext_ln35_26" [src/conv1.cpp:53]   --->   Operation 3349 'mul' 'mul_ln53_188' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3350 [1/1] (0.00ns)   --->   "%shl_ln53_172 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_479, i3 0" [src/conv1.cpp:53]   --->   Operation 3350 'bitconcatenate' 'shl_ln53_172' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3351 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_178)   --->   "%mul_ln53_195 = mul i35 %sext_ln53_35, i35 %sext_ln35_33" [src/conv1.cpp:53]   --->   Operation 3351 'mul' 'mul_ln53_195' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3352 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_178 = add i35 %shl_ln53_172, i35 %mul_ln53_195" [src/conv1.cpp:53]   --->   Operation 3352 'add' 'add_ln53_178' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3353 [1/1] (0.00ns)   --->   "%shl_ln53_178 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_486, i3 0" [src/conv1.cpp:53]   --->   Operation 3353 'bitconcatenate' 'shl_ln53_178' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3354 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_184)   --->   "%mul_ln53_202 = mul i35 %sext_ln53_42, i35 %sext_ln35_40" [src/conv1.cpp:53]   --->   Operation 3354 'mul' 'mul_ln53_202' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3355 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_184 = add i35 %shl_ln53_178, i35 %mul_ln53_202" [src/conv1.cpp:53]   --->   Operation 3355 'add' 'add_ln53_184' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3356 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_185)   --->   "%mul_ln53_203 = mul i35 %sext_ln53_43, i35 %sext_ln35_41" [src/conv1.cpp:53]   --->   Operation 3356 'mul' 'mul_ln53_203' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3357 [1/1] (0.00ns)   --->   "%shl_ln53_184 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_493, i3 0" [src/conv1.cpp:53]   --->   Operation 3357 'bitconcatenate' 'shl_ln53_184' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_42 : Operation 3358 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_190)   --->   "%mul_ln53_209 = mul i35 %sext_ln53_49, i35 %sext_ln35_47" [src/conv1.cpp:53]   --->   Operation 3358 'mul' 'mul_ln53_209' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3359 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_190 = add i35 %shl_ln53_184, i35 %mul_ln53_209" [src/conv1.cpp:53]   --->   Operation 3359 'add' 'add_ln53_190' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 2.70>
ST_43 : Operation 3360 [1/1] (0.76ns)   --->   "%empty_287 = add i8 %empty_233, i8 54" [src/conv1.cpp:35]   --->   Operation 3360 'add' 'empty_287' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3361 [1/1] (0.00ns)   --->   "%p_cast64 = zext i8 %empty_287" [src/conv1.cpp:35]   --->   Operation 3361 'zext' 'p_cast64' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3362 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast64" [src/conv1.cpp:35]   --->   Operation 3362 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3363 [1/1] (0.76ns)   --->   "%empty_290 = add i8 %empty_233, i8 57" [src/conv1.cpp:35]   --->   Operation 3363 'add' 'empty_290' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3364 [1/1] (0.00ns)   --->   "%p_cast67 = zext i8 %empty_290" [src/conv1.cpp:35]   --->   Operation 3364 'zext' 'p_cast67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3365 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast67" [src/conv1.cpp:35]   --->   Operation 3365 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3366 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast64" [src/conv1.cpp:35]   --->   Operation 3366 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3367 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast67" [src/conv1.cpp:35]   --->   Operation 3367 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3368 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast64" [src/conv1.cpp:35]   --->   Operation 3368 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3369 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast67" [src/conv1.cpp:35]   --->   Operation 3369 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3370 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46" [src/conv1.cpp:35]   --->   Operation 3370 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3371 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127" [src/conv1.cpp:35]   --->   Operation 3371 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3372 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208" [src/conv1.cpp:35]   --->   Operation 3372 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3373 [1/1] (0.47ns)   --->   "%tmp_137 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3373 'mux' 'tmp_137' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3374 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53" [src/conv1.cpp:35]   --->   Operation 3374 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3375 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134" [src/conv1.cpp:35]   --->   Operation 3375 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3376 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215" [src/conv1.cpp:35]   --->   Operation 3376 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3377 [1/1] (0.47ns)   --->   "%tmp_144 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3377 'mux' 'tmp_144' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3378 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57" [src/conv1.cpp:35]   --->   Operation 3378 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3379 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138" [src/conv1.cpp:35]   --->   Operation 3379 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3380 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219" [src/conv1.cpp:35]   --->   Operation 3380 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3381 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60" [src/conv1.cpp:35]   --->   Operation 3381 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3382 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141" [src/conv1.cpp:35]   --->   Operation 3382 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3383 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222" [src/conv1.cpp:35]   --->   Operation 3383 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3384 [1/1] (0.76ns)   --->   "%empty_366 = add i8 %empty_323, i8 43" [src/conv1.cpp:35]   --->   Operation 3384 'add' 'empty_366' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3385 [1/1] (0.00ns)   --->   "%p_cast134 = zext i8 %empty_366" [src/conv1.cpp:35]   --->   Operation 3385 'zext' 'p_cast134' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3386 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast134" [src/conv1.cpp:35]   --->   Operation 3386 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3387 [1/1] (0.76ns)   --->   "%empty_373 = add i8 %empty_323, i8 50" [src/conv1.cpp:35]   --->   Operation 3387 'add' 'empty_373' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3388 [1/1] (0.00ns)   --->   "%p_cast141 = zext i8 %empty_373" [src/conv1.cpp:35]   --->   Operation 3388 'zext' 'p_cast141' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3389 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast141" [src/conv1.cpp:35]   --->   Operation 3389 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3390 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast134" [src/conv1.cpp:35]   --->   Operation 3390 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3391 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast141" [src/conv1.cpp:35]   --->   Operation 3391 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3392 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_694 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast134" [src/conv1.cpp:35]   --->   Operation 3392 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_694' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3393 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_701 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast141" [src/conv1.cpp:35]   --->   Operation 3393 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_701' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3394 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_861 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532" [src/conv1.cpp:35]   --->   Operation 3394 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_861' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3395 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_862 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613" [src/conv1.cpp:35]   --->   Operation 3395 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_862' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3396 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_863 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_694" [src/conv1.cpp:35]   --->   Operation 3396 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_863' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3397 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_879 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538" [src/conv1.cpp:35]   --->   Operation 3397 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_879' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3398 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_880 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619" [src/conv1.cpp:35]   --->   Operation 3398 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_880' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3399 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_881 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_700" [src/conv1.cpp:35]   --->   Operation 3399 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_881' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3400 [1/1] (0.47ns)   --->   "%tmp_143_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_879, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_880, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_881, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3400 'mux' 'tmp_143_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3401 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_882 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539" [src/conv1.cpp:35]   --->   Operation 3401 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_882' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3402 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_883 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620" [src/conv1.cpp:35]   --->   Operation 3402 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_883' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3403 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_884 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_701" [src/conv1.cpp:35]   --->   Operation 3403 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_884' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3404 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_900 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545" [src/conv1.cpp:35]   --->   Operation 3404 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_900' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3405 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_901 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626" [src/conv1.cpp:35]   --->   Operation 3405 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_901' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3406 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_902 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_707" [src/conv1.cpp:35]   --->   Operation 3406 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_902' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3407 [1/1] (0.47ns)   --->   "%tmp_150_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_900, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_901, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_902, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3407 'mux' 'tmp_150_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln35_42 = sext i12 %select_ln35_44" [src/conv1.cpp:35]   --->   Operation 3408 'sext' 'sext_ln35_42' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3409 [1/1] (0.37ns)   --->   "%select_ln35_51 = select i1 %icmp_ln38, i12 %tmp_143_mid1, i12 %tmp_143" [src/conv1.cpp:35]   --->   Operation 3409 'select' 'select_ln35_51' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln35_49 = sext i12 %select_ln35_51" [src/conv1.cpp:35]   --->   Operation 3410 'sext' 'sext_ln35_49' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln35_55 = sext i12 %select_ln35_57" [src/conv1.cpp:35]   --->   Operation 3411 'sext' 'sext_ln35_55' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3412 [1/1] (0.37ns)   --->   "%select_ln35_58 = select i1 %icmp_ln38, i12 %tmp_150_mid1, i12 %tmp_150" [src/conv1.cpp:35]   --->   Operation 3412 'select' 'select_ln35_58' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3413 [1/1] (0.79ns)   --->   "%add_ln53_258 = add i11 %mul_ln53_249, i11 %zext_ln53_34" [src/conv1.cpp:53]   --->   Operation 3413 'add' 'add_ln53_258' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3414 [1/1] (0.00ns)   --->   "%zext_ln53_41 = zext i11 %add_ln53_258" [src/conv1.cpp:53]   --->   Operation 3414 'zext' 'zext_ln53_41' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3415 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_41" [src/conv1.cpp:53]   --->   Operation 3415 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3416 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_41" [src/conv1.cpp:53]   --->   Operation 3416 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3417 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_41" [src/conv1.cpp:53]   --->   Operation 3417 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3418 [1/1] (0.00ns)   --->   "%shl_ln53_22 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_314, i3 0" [src/conv1.cpp:53]   --->   Operation 3418 'bitconcatenate' 'shl_ln53_22' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3419 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_28)   --->   "%mul_ln53_26 = mul i35 %sext_ln53_26, i35 %sext_ln35_26" [src/conv1.cpp:53]   --->   Operation 3419 'mul' 'mul_ln53_26' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3420 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_28 = add i35 %shl_ln53_22, i35 %mul_ln53_26" [src/conv1.cpp:53]   --->   Operation 3420 'add' 'add_ln53_28' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3421 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_35)   --->   "%mul_ln53_34 = mul i35 %sext_ln53_34, i35 %sext_ln35_34" [src/conv1.cpp:53]   --->   Operation 3421 'mul' 'mul_ln53_34' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3422 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_41)   --->   "%mul_ln53_41 = mul i35 %sext_ln53_41, i35 %sext_ln35_41" [src/conv1.cpp:53]   --->   Operation 3422 'mul' 'mul_ln53_41' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3423 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_42)   --->   "%mul_ln53_42 = mul i35 %sext_ln53_42, i35 %sext_ln35_42" [src/conv1.cpp:53]   --->   Operation 3423 'mul' 'mul_ln53_42' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3424 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_46 = add i35 %shl_ln53_40, i35 %mul_ln53_47" [src/conv1.cpp:53]   --->   Operation 3424 'add' 'add_ln53_46' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3425 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_46, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3425 'partselect' 'tmp_334' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3426 [1/1] (0.00ns)   --->   "%shl_ln53_41 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_334, i3 0" [src/conv1.cpp:53]   --->   Operation 3426 'bitconcatenate' 'shl_ln53_41' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3427 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_47)   --->   "%mul_ln53_48 = mul i35 %sext_ln53_48, i35 %sext_ln35_48" [src/conv1.cpp:53]   --->   Operation 3427 'mul' 'mul_ln53_48' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3428 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_47 = add i35 %shl_ln53_41, i35 %mul_ln53_48" [src/conv1.cpp:53]   --->   Operation 3428 'add' 'add_ln53_47' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3429 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_48)   --->   "%mul_ln53_49 = mul i35 %sext_ln53_49, i35 %sext_ln35_49" [src/conv1.cpp:53]   --->   Operation 3429 'mul' 'mul_ln53_49' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3430 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502" [src/conv1.cpp:53]   --->   Operation 3430 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3431 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511" [src/conv1.cpp:53]   --->   Operation 3431 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3432 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520" [src/conv1.cpp:53]   --->   Operation 3432 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3433 [1/1] (0.47ns)   --->   "%tmp_241 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223, i2 %trunc_ln53_s" [src/conv1.cpp:53]   --->   Operation 3433 'mux' 'tmp_241' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln53_50 = sext i24 %tmp_241" [src/conv1.cpp:53]   --->   Operation 3434 'sext' 'sext_ln53_50' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3435 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413" [src/conv1.cpp:53]   --->   Operation 3435 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3436 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422" [src/conv1.cpp:53]   --->   Operation 3436 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3437 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431" [src/conv1.cpp:53]   --->   Operation 3437 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3438 [1/1] (0.47ns)   --->   "%tmp_247 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187, i2 %trunc_ln53_4" [src/conv1.cpp:53]   --->   Operation 3438 'mux' 'tmp_247' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln53_56 = sext i24 %tmp_247" [src/conv1.cpp:53]   --->   Operation 3439 'sext' 'sext_ln53_56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3440 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443" [src/conv1.cpp:53]   --->   Operation 3440 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3441 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452" [src/conv1.cpp:53]   --->   Operation 3441 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3442 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461" [src/conv1.cpp:53]   --->   Operation 3442 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3443 [1/1] (0.79ns)   --->   "%add_ln53_309 = add i11 %mul_ln53_246, i11 %zext_ln53_100" [src/conv1.cpp:53]   --->   Operation 3443 'add' 'add_ln53_309' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3444 [1/1] (0.00ns)   --->   "%zext_ln53_104 = zext i11 %add_ln53_309" [src/conv1.cpp:53]   --->   Operation 3444 'zext' 'zext_ln53_104' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3445 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_104" [src/conv1.cpp:53]   --->   Operation 3445 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3446 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_104" [src/conv1.cpp:53]   --->   Operation 3446 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3447 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_104" [src/conv1.cpp:53]   --->   Operation 3447 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3448 [1/1] (0.00ns)   --->   "%shl_ln53_94 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_391, i3 0" [src/conv1.cpp:53]   --->   Operation 3448 'bitconcatenate' 'shl_ln53_94' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3449 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_100)   --->   "%mul_ln53_107 = mul i35 %sext_ln53_83, i35 %sext_ln35_26" [src/conv1.cpp:53]   --->   Operation 3449 'mul' 'mul_ln53_107' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3450 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_100 = add i35 %shl_ln53_94, i35 %mul_ln53_107" [src/conv1.cpp:53]   --->   Operation 3450 'add' 'add_ln53_100' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3451 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_106 = add i35 %shl_ln53_100, i35 %mul_ln53_114" [src/conv1.cpp:53]   --->   Operation 3451 'add' 'add_ln53_106' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3452 [1/1] (0.00ns)   --->   "%tmp_399 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_106, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3452 'partselect' 'tmp_399' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3453 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_107)   --->   "%mul_ln53_115 = mul i35 %sext_ln53_35, i35 %sext_ln35_34" [src/conv1.cpp:53]   --->   Operation 3453 'mul' 'mul_ln53_115' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3454 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96" [src/conv1.cpp:53]   --->   Operation 3454 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3455 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105" [src/conv1.cpp:53]   --->   Operation 3455 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3456 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114" [src/conv1.cpp:53]   --->   Operation 3456 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3457 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_113)   --->   "%mul_ln53_122 = mul i35 %sext_ln53_42, i35 %sext_ln35_41" [src/conv1.cpp:53]   --->   Operation 3457 'mul' 'mul_ln53_122' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3458 [1/1] (0.00ns)   --->   "%shl_ln53_113 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_413, i3 0" [src/conv1.cpp:53]   --->   Operation 3458 'bitconcatenate' 'shl_ln53_113' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3459 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_119)   --->   "%mul_ln53_129 = mul i35 %sext_ln53_49, i35 %sext_ln35_48" [src/conv1.cpp:53]   --->   Operation 3459 'mul' 'mul_ln53_129' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3460 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_119 = add i35 %shl_ln53_113, i35 %mul_ln53_129" [src/conv1.cpp:53]   --->   Operation 3460 'add' 'add_ln53_119' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3461 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_120)   --->   "%mul_ln53_130 = mul i35 %sext_ln53_50, i35 %sext_ln35_49" [src/conv1.cpp:53]   --->   Operation 3461 'mul' 'mul_ln53_130' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3462 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_125)   --->   "%mul_ln53_136 = mul i35 %sext_ln53_56, i35 %sext_ln35_55" [src/conv1.cpp:53]   --->   Operation 3462 'mul' 'mul_ln53_136' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3463 [1/1] (0.00ns)   --->   "%shl_ln53_166 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_472, i3 0" [src/conv1.cpp:53]   --->   Operation 3463 'bitconcatenate' 'shl_ln53_166' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3464 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_172)   --->   "%mul_ln53_188 = mul i35 %sext_ln53_92, i35 %sext_ln35_26" [src/conv1.cpp:53]   --->   Operation 3464 'mul' 'mul_ln53_188' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3465 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_172 = add i35 %shl_ln53_166, i35 %mul_ln53_188" [src/conv1.cpp:53]   --->   Operation 3465 'add' 'add_ln53_172' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3466 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_178 = add i35 %shl_ln53_172, i35 %mul_ln53_195" [src/conv1.cpp:53]   --->   Operation 3466 'add' 'add_ln53_178' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3467 [1/1] (0.00ns)   --->   "%tmp_480 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_178, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3467 'partselect' 'tmp_480' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3468 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_184 = add i35 %shl_ln53_178, i35 %mul_ln53_202" [src/conv1.cpp:53]   --->   Operation 3468 'add' 'add_ln53_184' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3469 [1/1] (0.00ns)   --->   "%tmp_487 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_184, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3469 'partselect' 'tmp_487' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3470 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_185)   --->   "%mul_ln53_203 = mul i35 %sext_ln53_43, i35 %sext_ln35_41" [src/conv1.cpp:53]   --->   Operation 3470 'mul' 'mul_ln53_203' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3471 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_190 = add i35 %shl_ln53_184, i35 %mul_ln53_209" [src/conv1.cpp:53]   --->   Operation 3471 'add' 'add_ln53_190' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3472 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_190, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3472 'partselect' 'tmp_494' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_43 : Operation 3473 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_191)   --->   "%mul_ln53_210 = mul i35 %sext_ln53_50, i35 %sext_ln35_48" [src/conv1.cpp:53]   --->   Operation 3473 'mul' 'mul_ln53_210' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 3.27>
ST_44 : Operation 3474 [1/1] (0.76ns)   --->   "%empty_277 = add i8 %empty_233, i8 44" [src/conv1.cpp:35]   --->   Operation 3474 'add' 'empty_277' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3475 [1/1] (0.00ns)   --->   "%p_cast54 = zext i8 %empty_277" [src/conv1.cpp:35]   --->   Operation 3475 'zext' 'p_cast54' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3476 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast54" [src/conv1.cpp:35]   --->   Operation 3476 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3477 [1/1] (0.76ns)   --->   "%empty_297 = add i8 %empty_233, i8 64" [src/conv1.cpp:35]   --->   Operation 3477 'add' 'empty_297' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3478 [1/1] (0.00ns)   --->   "%p_cast74 = zext i8 %empty_297" [src/conv1.cpp:35]   --->   Operation 3478 'zext' 'p_cast74' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3479 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast74" [src/conv1.cpp:35]   --->   Operation 3479 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3480 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast54" [src/conv1.cpp:35]   --->   Operation 3480 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3481 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast74" [src/conv1.cpp:35]   --->   Operation 3481 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3482 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast54" [src/conv1.cpp:35]   --->   Operation 3482 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3483 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast74" [src/conv1.cpp:35]   --->   Operation 3483 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3484 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47" [src/conv1.cpp:35]   --->   Operation 3484 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3485 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128" [src/conv1.cpp:35]   --->   Operation 3485 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3486 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209" [src/conv1.cpp:35]   --->   Operation 3486 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3487 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57" [src/conv1.cpp:35]   --->   Operation 3487 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3488 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138" [src/conv1.cpp:35]   --->   Operation 3488 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3489 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219" [src/conv1.cpp:35]   --->   Operation 3489 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3490 [1/1] (0.47ns)   --->   "%tmp_148 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3490 'mux' 'tmp_148' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3491 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60" [src/conv1.cpp:35]   --->   Operation 3491 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3492 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141" [src/conv1.cpp:35]   --->   Operation 3492 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3493 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222" [src/conv1.cpp:35]   --->   Operation 3493 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3494 [1/1] (0.47ns)   --->   "%tmp_151 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3494 'mux' 'tmp_151' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3495 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67" [src/conv1.cpp:35]   --->   Operation 3495 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3496 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148" [src/conv1.cpp:35]   --->   Operation 3496 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3497 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229" [src/conv1.cpp:35]   --->   Operation 3497 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3498 [1/1] (0.76ns)   --->   "%empty_377 = add i8 %empty_323, i8 54" [src/conv1.cpp:35]   --->   Operation 3498 'add' 'empty_377' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3499 [1/1] (0.00ns)   --->   "%p_cast145 = zext i8 %empty_377" [src/conv1.cpp:35]   --->   Operation 3499 'zext' 'p_cast145' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3500 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast145" [src/conv1.cpp:35]   --->   Operation 3500 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3501 [1/1] (0.76ns)   --->   "%empty_380 = add i8 %empty_323, i8 57" [src/conv1.cpp:35]   --->   Operation 3501 'add' 'empty_380' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3502 [1/1] (0.00ns)   --->   "%p_cast148 = zext i8 %empty_380" [src/conv1.cpp:35]   --->   Operation 3502 'zext' 'p_cast148' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3503 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast148" [src/conv1.cpp:35]   --->   Operation 3503 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3504 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast145" [src/conv1.cpp:35]   --->   Operation 3504 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3505 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast148" [src/conv1.cpp:35]   --->   Operation 3505 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3506 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_705 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast145" [src/conv1.cpp:35]   --->   Operation 3506 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_705' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3507 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_708 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast148" [src/conv1.cpp:35]   --->   Operation 3507 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_708' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3508 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_861 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532" [src/conv1.cpp:35]   --->   Operation 3508 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_861' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3509 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_862 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613" [src/conv1.cpp:35]   --->   Operation 3509 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_862' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3510 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_863 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_694" [src/conv1.cpp:35]   --->   Operation 3510 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_863' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3511 [1/1] (0.47ns)   --->   "%tmp_137_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_861, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_862, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_863, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3511 'mux' 'tmp_137_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3512 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_882 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539" [src/conv1.cpp:35]   --->   Operation 3512 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_882' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3513 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_883 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620" [src/conv1.cpp:35]   --->   Operation 3513 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_883' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3514 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_884 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_701" [src/conv1.cpp:35]   --->   Operation 3514 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_884' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3515 [1/1] (0.47ns)   --->   "%tmp_144_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_882, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_883, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_884, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3515 'mux' 'tmp_144_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3516 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_894 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543" [src/conv1.cpp:35]   --->   Operation 3516 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_894' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3517 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_895 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624" [src/conv1.cpp:35]   --->   Operation 3517 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_895' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3518 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_896 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_705" [src/conv1.cpp:35]   --->   Operation 3518 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_896' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3519 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_903 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546" [src/conv1.cpp:35]   --->   Operation 3519 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_903' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3520 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_904 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627" [src/conv1.cpp:35]   --->   Operation 3520 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_904' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3521 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_905 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_708" [src/conv1.cpp:35]   --->   Operation 3521 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_905' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln35_35 = sext i12 %select_ln35_37" [src/conv1.cpp:35]   --->   Operation 3522 'sext' 'sext_ln35_35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3523 [1/1] (0.37ns)   --->   "%select_ln35_45 = select i1 %icmp_ln38, i12 %tmp_137_mid1, i12 %tmp_137" [src/conv1.cpp:35]   --->   Operation 3523 'select' 'select_ln35_45' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3524 [1/1] (0.37ns)   --->   "%select_ln35_52 = select i1 %icmp_ln38, i12 %tmp_144_mid1, i12 %tmp_144" [src/conv1.cpp:35]   --->   Operation 3524 'select' 'select_ln35_52' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln35_56 = sext i12 %select_ln35_58" [src/conv1.cpp:35]   --->   Operation 3525 'sext' 'sext_ln35_56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3526 [1/1] (0.79ns)   --->   "%add_ln53_284 = add i11 %mul_ln53_248, i11 %zext_ln53_67" [src/conv1.cpp:53]   --->   Operation 3526 'add' 'add_ln53_284' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3527 [1/1] (0.00ns)   --->   "%zext_ln53_73 = zext i11 %add_ln53_284" [src/conv1.cpp:53]   --->   Operation 3527 'zext' 'zext_ln53_73' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3528 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_73" [src/conv1.cpp:53]   --->   Operation 3528 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3529 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_73" [src/conv1.cpp:53]   --->   Operation 3529 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3530 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_73" [src/conv1.cpp:53]   --->   Operation 3530 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3531 [1/1] (0.79ns)   --->   "%add_ln53_301 = add i11 %mul_ln53_247, i11 %zext_ln53_89" [src/conv1.cpp:53]   --->   Operation 3531 'add' 'add_ln53_301' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3532 [1/1] (0.00ns)   --->   "%zext_ln53_94 = zext i11 %add_ln53_301" [src/conv1.cpp:53]   --->   Operation 3532 'zext' 'zext_ln53_94' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3533 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_94" [src/conv1.cpp:53]   --->   Operation 3533 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3534 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_94" [src/conv1.cpp:53]   --->   Operation 3534 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3535 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_94" [src/conv1.cpp:53]   --->   Operation 3535 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3536 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_28 = add i35 %shl_ln53_22, i35 %mul_ln53_26" [src/conv1.cpp:53]   --->   Operation 3536 'add' 'add_ln53_28' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3537 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_28, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3537 'partselect' 'tmp_255' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3538 [1/1] (0.00ns)   --->   "%sext_ln56_4 = sext i32 %add_ln56_2" [src/conv1.cpp:56]   --->   Operation 3538 'sext' 'sext_ln56_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln56_5 = sext i32 %tmp_255" [src/conv1.cpp:56]   --->   Operation 3539 'sext' 'sext_ln56_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3540 [1/1] (1.01ns)   --->   "%sub_ln56_2 = sub i33 0, i33 %sext_ln56_4" [src/conv1.cpp:56]   --->   Operation 3540 'sub' 'sub_ln56_2' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3541 [1/1] (1.01ns)   --->   "%icmp_ln56_2 = icmp_eq  i33 %sext_ln56_5, i33 %sub_ln56_2" [src/conv1.cpp:56]   --->   Operation 3541 'icmp' 'icmp_ln56_2' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3542 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_2, void %if.end.i.i.2161, void %if.then.i.i.2159" [src/conv1.cpp:56]   --->   Operation 3542 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3543 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.01225, void %V32.i.i24.i.i103.case.11226" [src/conv1.cpp:56]   --->   Operation 3543 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_2)> <Delay = 0.00>
ST_44 : Operation 3544 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 3544 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_44 : Operation 3545 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1224" [src/conv1.cpp:56]   --->   Operation 3545 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_2)> <Delay = 0.00>
ST_44 : Operation 3546 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 3546 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_44 : Operation 3547 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1224" [src/conv1.cpp:56]   --->   Operation 3547 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_2)> <Delay = 0.00>
ST_44 : Operation 3548 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.2161" [src/conv1.cpp:56]   --->   Operation 3548 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_2)> <Delay = 0.00>
ST_44 : Operation 3549 [1/1] (1.01ns)   --->   "%add_ln56_3 = add i32 %tmp_255, i32 %add_ln56_2" [src/conv1.cpp:56]   --->   Operation 3549 'add' 'add_ln56_3' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3550 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.0680, void %V32.i.i24.i.i103.case.1681" [src/conv1.cpp:56]   --->   Operation 3550 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3551 [1/1] (0.00ns)   --->   "%shl_ln53_29 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_321, i3 0" [src/conv1.cpp:53]   --->   Operation 3551 'bitconcatenate' 'shl_ln53_29' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3552 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_35)   --->   "%mul_ln53_34 = mul i35 %sext_ln53_34, i35 %sext_ln35_34" [src/conv1.cpp:53]   --->   Operation 3552 'mul' 'mul_ln53_34' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3553 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_35 = add i35 %shl_ln53_29, i35 %mul_ln53_34" [src/conv1.cpp:53]   --->   Operation 3553 'add' 'add_ln53_35' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3554 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_36)   --->   "%mul_ln53_35 = mul i35 %sext_ln53_35, i35 %sext_ln35_35" [src/conv1.cpp:53]   --->   Operation 3554 'mul' 'mul_ln53_35' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3555 [1/1] (0.00ns)   --->   "%shl_ln53_35 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_327, i3 0" [src/conv1.cpp:53]   --->   Operation 3555 'bitconcatenate' 'shl_ln53_35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3556 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_41)   --->   "%mul_ln53_41 = mul i35 %sext_ln53_41, i35 %sext_ln35_41" [src/conv1.cpp:53]   --->   Operation 3556 'mul' 'mul_ln53_41' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3557 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_41 = add i35 %shl_ln53_35, i35 %mul_ln53_41" [src/conv1.cpp:53]   --->   Operation 3557 'add' 'add_ln53_41' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3558 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_42)   --->   "%mul_ln53_42 = mul i35 %sext_ln53_42, i35 %sext_ln35_42" [src/conv1.cpp:53]   --->   Operation 3558 'mul' 'mul_ln53_42' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3559 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591" [src/conv1.cpp:53]   --->   Operation 3559 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3560 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600" [src/conv1.cpp:53]   --->   Operation 3560 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3561 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609" [src/conv1.cpp:53]   --->   Operation 3561 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3562 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_47 = add i35 %shl_ln53_41, i35 %mul_ln53_48" [src/conv1.cpp:53]   --->   Operation 3562 'add' 'add_ln53_47' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3563 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_47, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3563 'partselect' 'tmp_335' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3564 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_48)   --->   "%mul_ln53_49 = mul i35 %sext_ln53_49, i35 %sext_ln35_49" [src/conv1.cpp:53]   --->   Operation 3564 'mul' 'mul_ln53_49' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3565 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532" [src/conv1.cpp:53]   --->   Operation 3565 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3566 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541" [src/conv1.cpp:53]   --->   Operation 3566 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3567 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550" [src/conv1.cpp:53]   --->   Operation 3567 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3568 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443" [src/conv1.cpp:53]   --->   Operation 3568 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3569 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452" [src/conv1.cpp:53]   --->   Operation 3569 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3570 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461" [src/conv1.cpp:53]   --->   Operation 3570 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3571 [1/1] (0.47ns)   --->   "%tmp_248 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190, i2 %trunc_ln53_6" [src/conv1.cpp:53]   --->   Operation 3571 'mux' 'tmp_248' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln53_57 = sext i24 %tmp_248" [src/conv1.cpp:53]   --->   Operation 3572 'sext' 'sext_ln53_57' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3573 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_100 = add i35 %shl_ln53_94, i35 %mul_ln53_107" [src/conv1.cpp:53]   --->   Operation 3573 'add' 'add_ln53_100' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3574 [1/1] (0.00ns)   --->   "%tmp_392 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_100, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3574 'partselect' 'tmp_392' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln56_22 = sext i32 %add_ln56_11" [src/conv1.cpp:56]   --->   Operation 3575 'sext' 'sext_ln56_22' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln56_23 = sext i32 %tmp_392" [src/conv1.cpp:56]   --->   Operation 3576 'sext' 'sext_ln56_23' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3577 [1/1] (1.01ns)   --->   "%sub_ln56_11 = sub i33 0, i33 %sext_ln56_22" [src/conv1.cpp:56]   --->   Operation 3577 'sub' 'sub_ln56_11' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3578 [1/1] (1.01ns)   --->   "%icmp_ln56_11 = icmp_eq  i33 %sext_ln56_23, i33 %sub_ln56_11" [src/conv1.cpp:56]   --->   Operation 3578 'icmp' 'icmp_ln56_11' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3579 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_11, void %if.end.i.i.1.2, void %if.then.i.i.1.2" [src/conv1.cpp:56]   --->   Operation 3579 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3580 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01252, void %V32.i.i24.i.i103.1.case.11253" [src/conv1.cpp:56]   --->   Operation 3580 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_11)> <Delay = 0.00>
ST_44 : Operation 3581 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 3581 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_44 : Operation 3582 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1251" [src/conv1.cpp:56]   --->   Operation 3582 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_11)> <Delay = 0.00>
ST_44 : Operation 3583 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 3583 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_44 : Operation 3584 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1251" [src/conv1.cpp:56]   --->   Operation 3584 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_11)> <Delay = 0.00>
ST_44 : Operation 3585 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.1.2" [src/conv1.cpp:56]   --->   Operation 3585 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_11)> <Delay = 0.00>
ST_44 : Operation 3586 [1/1] (1.01ns)   --->   "%add_ln56_12 = add i32 %tmp_392, i32 %add_ln56_11" [src/conv1.cpp:56]   --->   Operation 3586 'add' 'add_ln56_12' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3587 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01050, void %V32.i.i24.i.i103.1.case.11051" [src/conv1.cpp:56]   --->   Operation 3587 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3588 [1/1] (0.00ns)   --->   "%shl_ln53_101 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_399, i3 0" [src/conv1.cpp:53]   --->   Operation 3588 'bitconcatenate' 'shl_ln53_101' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3589 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_107)   --->   "%mul_ln53_115 = mul i35 %sext_ln53_35, i35 %sext_ln35_34" [src/conv1.cpp:53]   --->   Operation 3589 'mul' 'mul_ln53_115' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3590 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_107 = add i35 %shl_ln53_101, i35 %mul_ln53_115" [src/conv1.cpp:53]   --->   Operation 3590 'add' 'add_ln53_107' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3591 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96" [src/conv1.cpp:53]   --->   Operation 3591 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3592 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105" [src/conv1.cpp:53]   --->   Operation 3592 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3593 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114" [src/conv1.cpp:53]   --->   Operation 3593 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3594 [1/1] (0.47ns)   --->   "%tmp_278 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86, i2 %trunc_ln53_9" [src/conv1.cpp:53]   --->   Operation 3594 'mux' 'tmp_278' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln53_84 = sext i24 %tmp_278" [src/conv1.cpp:53]   --->   Operation 3595 'sext' 'sext_ln53_84' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3596 [1/1] (0.00ns)   --->   "%shl_ln53_107 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_406, i3 0" [src/conv1.cpp:53]   --->   Operation 3596 'bitconcatenate' 'shl_ln53_107' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3597 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_113)   --->   "%mul_ln53_122 = mul i35 %sext_ln53_42, i35 %sext_ln35_41" [src/conv1.cpp:53]   --->   Operation 3597 'mul' 'mul_ln53_122' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3598 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_113 = add i35 %shl_ln53_107, i35 %mul_ln53_122" [src/conv1.cpp:53]   --->   Operation 3598 'add' 'add_ln53_113' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3599 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_114)   --->   "%mul_ln53_123 = mul i35 %sext_ln53_43, i35 %sext_ln35_42" [src/conv1.cpp:53]   --->   Operation 3599 'mul' 'mul_ln53_123' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3600 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_119 = add i35 %shl_ln53_113, i35 %mul_ln53_129" [src/conv1.cpp:53]   --->   Operation 3600 'add' 'add_ln53_119' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3601 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_119, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3601 'partselect' 'tmp_414' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3602 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_120)   --->   "%mul_ln53_130 = mul i35 %sext_ln53_50, i35 %sext_ln35_49" [src/conv1.cpp:53]   --->   Operation 3602 'mul' 'mul_ln53_130' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3603 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_125)   --->   "%mul_ln53_136 = mul i35 %sext_ln53_56, i35 %sext_ln35_55" [src/conv1.cpp:53]   --->   Operation 3603 'mul' 'mul_ln53_136' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3604 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_126)   --->   "%mul_ln53_137 = mul i35 %sext_ln53_57, i35 %sext_ln35_56" [src/conv1.cpp:53]   --->   Operation 3604 'mul' 'mul_ln53_137' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3605 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_172 = add i35 %shl_ln53_166, i35 %mul_ln53_188" [src/conv1.cpp:53]   --->   Operation 3605 'add' 'add_ln53_172' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3606 [1/1] (0.00ns)   --->   "%tmp_473 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_172, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3606 'partselect' 'tmp_473' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3607 [1/1] (0.00ns)   --->   "%sext_ln56_40 = sext i32 %add_ln56_20" [src/conv1.cpp:56]   --->   Operation 3607 'sext' 'sext_ln56_40' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln56_41 = sext i32 %tmp_473" [src/conv1.cpp:56]   --->   Operation 3608 'sext' 'sext_ln56_41' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3609 [1/1] (1.01ns)   --->   "%sub_ln56_20 = sub i33 0, i33 %sext_ln56_40" [src/conv1.cpp:56]   --->   Operation 3609 'sub' 'sub_ln56_20' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3610 [1/1] (1.01ns)   --->   "%icmp_ln56_20 = icmp_eq  i33 %sext_ln56_41, i33 %sub_ln56_20" [src/conv1.cpp:56]   --->   Operation 3610 'icmp' 'icmp_ln56_20' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3611 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_20, void %if.end.i.i.2.2, void %if.then.i.i.2.2" [src/conv1.cpp:56]   --->   Operation 3611 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3612 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01279, void %V32.i.i24.i.i103.2.case.11280" [src/conv1.cpp:56]   --->   Operation 3612 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_20)> <Delay = 0.00>
ST_44 : Operation 3613 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.2.2" [src/conv1.cpp:56]   --->   Operation 3613 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_20)> <Delay = 0.00>
ST_44 : Operation 3614 [1/1] (1.01ns)   --->   "%add_ln56_21 = add i32 %tmp_473, i32 %add_ln56_20" [src/conv1.cpp:56]   --->   Operation 3614 'add' 'add_ln56_21' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3615 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01132, void %V32.i.i24.i.i103.2.case.11133" [src/conv1.cpp:56]   --->   Operation 3615 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3616 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_179)   --->   "%mul_ln53_196 = mul i35 %sext_ln53_84, i35 %sext_ln35_34" [src/conv1.cpp:53]   --->   Operation 3616 'mul' 'mul_ln53_196' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3617 [1/1] (0.00ns)   --->   "%shl_ln53_179 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_487, i3 0" [src/conv1.cpp:53]   --->   Operation 3617 'bitconcatenate' 'shl_ln53_179' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_44 : Operation 3618 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_185)   --->   "%mul_ln53_203 = mul i35 %sext_ln53_43, i35 %sext_ln35_41" [src/conv1.cpp:53]   --->   Operation 3618 'mul' 'mul_ln53_203' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3619 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_185 = add i35 %shl_ln53_179, i35 %mul_ln53_203" [src/conv1.cpp:53]   --->   Operation 3619 'add' 'add_ln53_185' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3620 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_191)   --->   "%mul_ln53_210 = mul i35 %sext_ln53_50, i35 %sext_ln35_48" [src/conv1.cpp:53]   --->   Operation 3620 'mul' 'mul_ln53_210' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3621 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_197)   --->   "%mul_ln53_217 = mul i35 %sext_ln53_57, i35 %sext_ln35_55" [src/conv1.cpp:53]   --->   Operation 3621 'mul' 'mul_ln53_217' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 5.13>
ST_45 : Operation 3622 [1/1] (0.76ns)   --->   "%empty_284 = add i8 %empty_233, i8 51" [src/conv1.cpp:35]   --->   Operation 3622 'add' 'empty_284' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3623 [1/1] (0.00ns)   --->   "%p_cast61 = zext i8 %empty_284" [src/conv1.cpp:35]   --->   Operation 3623 'zext' 'p_cast61' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3624 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast61" [src/conv1.cpp:35]   --->   Operation 3624 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3625 [1/1] (0.76ns)   --->   "%empty_291 = add i8 %empty_233, i8 58" [src/conv1.cpp:35]   --->   Operation 3625 'add' 'empty_291' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3626 [1/1] (0.00ns)   --->   "%p_cast68 = zext i8 %empty_291" [src/conv1.cpp:35]   --->   Operation 3626 'zext' 'p_cast68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3627 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast68" [src/conv1.cpp:35]   --->   Operation 3627 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3628 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast61" [src/conv1.cpp:35]   --->   Operation 3628 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3629 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast68" [src/conv1.cpp:35]   --->   Operation 3629 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3630 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast61" [src/conv1.cpp:35]   --->   Operation 3630 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3631 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast68" [src/conv1.cpp:35]   --->   Operation 3631 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3632 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47" [src/conv1.cpp:35]   --->   Operation 3632 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3633 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128" [src/conv1.cpp:35]   --->   Operation 3633 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3634 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209" [src/conv1.cpp:35]   --->   Operation 3634 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3635 [1/1] (0.47ns)   --->   "%tmp_138 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3635 'mux' 'tmp_138' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3636 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54" [src/conv1.cpp:35]   --->   Operation 3636 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3637 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135" [src/conv1.cpp:35]   --->   Operation 3637 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3638 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216" [src/conv1.cpp:35]   --->   Operation 3638 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3639 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61" [src/conv1.cpp:35]   --->   Operation 3639 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3640 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142" [src/conv1.cpp:35]   --->   Operation 3640 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3641 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223" [src/conv1.cpp:35]   --->   Operation 3641 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3642 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67" [src/conv1.cpp:35]   --->   Operation 3642 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3643 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148" [src/conv1.cpp:35]   --->   Operation 3643 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3644 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229" [src/conv1.cpp:35]   --->   Operation 3644 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3645 [1/1] (0.47ns)   --->   "%tmp_158 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3645 'mux' 'tmp_158' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3646 [1/1] (0.76ns)   --->   "%empty_367 = add i8 %empty_323, i8 44" [src/conv1.cpp:35]   --->   Operation 3646 'add' 'empty_367' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3647 [1/1] (0.00ns)   --->   "%p_cast135 = zext i8 %empty_367" [src/conv1.cpp:35]   --->   Operation 3647 'zext' 'p_cast135' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3648 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast135" [src/conv1.cpp:35]   --->   Operation 3648 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3649 [1/1] (0.76ns)   --->   "%empty_387 = add i8 %empty_323, i8 64" [src/conv1.cpp:35]   --->   Operation 3649 'add' 'empty_387' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3650 [1/1] (0.00ns)   --->   "%p_cast155 = zext i8 %empty_387" [src/conv1.cpp:35]   --->   Operation 3650 'zext' 'p_cast155' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3651 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast155" [src/conv1.cpp:35]   --->   Operation 3651 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3652 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast135" [src/conv1.cpp:35]   --->   Operation 3652 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3653 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast155" [src/conv1.cpp:35]   --->   Operation 3653 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3654 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_695 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast135" [src/conv1.cpp:35]   --->   Operation 3654 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_695' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3655 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_715 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast155" [src/conv1.cpp:35]   --->   Operation 3655 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_715' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3656 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_864 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533" [src/conv1.cpp:35]   --->   Operation 3656 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_864' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3657 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_865 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614" [src/conv1.cpp:35]   --->   Operation 3657 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_865' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3658 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_866 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_695" [src/conv1.cpp:35]   --->   Operation 3658 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_866' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3659 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_894 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543" [src/conv1.cpp:35]   --->   Operation 3659 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_894' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3660 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_895 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624" [src/conv1.cpp:35]   --->   Operation 3660 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_895' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3661 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_896 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_705" [src/conv1.cpp:35]   --->   Operation 3661 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_896' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3662 [1/1] (0.47ns)   --->   "%tmp_148_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_894, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_895, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_896, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3662 'mux' 'tmp_148_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3663 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_903 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546" [src/conv1.cpp:35]   --->   Operation 3663 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_903' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3664 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_904 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627" [src/conv1.cpp:35]   --->   Operation 3664 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_904' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3665 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_905 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_708" [src/conv1.cpp:35]   --->   Operation 3665 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_905' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3666 [1/1] (0.47ns)   --->   "%tmp_151_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_903, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_904, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_905, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3666 'mux' 'tmp_151_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3667 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_924 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553" [src/conv1.cpp:35]   --->   Operation 3667 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_924' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3668 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_925 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634" [src/conv1.cpp:35]   --->   Operation 3668 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_925' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3669 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_926 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_715" [src/conv1.cpp:35]   --->   Operation 3669 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_926' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln35_50 = sext i12 %select_ln35_52" [src/conv1.cpp:35]   --->   Operation 3670 'sext' 'sext_ln35_50' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3671 [1/1] (0.37ns)   --->   "%select_ln35_56 = select i1 %icmp_ln38, i12 %tmp_148_mid1, i12 %tmp_148" [src/conv1.cpp:35]   --->   Operation 3671 'select' 'select_ln35_56' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln35_54 = sext i12 %select_ln35_56" [src/conv1.cpp:35]   --->   Operation 3672 'sext' 'sext_ln35_54' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3673 [1/1] (0.37ns)   --->   "%select_ln35_59 = select i1 %icmp_ln38, i12 %tmp_151_mid1, i12 %tmp_151" [src/conv1.cpp:35]   --->   Operation 3673 'select' 'select_ln35_59' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 3674 [1/1] (0.79ns)   --->   "%add_ln53_267 = add i11 %mul_ln53_249, i11 %zext_ln53_45" [src/conv1.cpp:53]   --->   Operation 3674 'add' 'add_ln53_267' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3675 [1/1] (0.00ns)   --->   "%zext_ln53_52 = zext i11 %add_ln53_267" [src/conv1.cpp:53]   --->   Operation 3675 'zext' 'zext_ln53_52' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3676 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_52" [src/conv1.cpp:53]   --->   Operation 3676 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3677 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_52" [src/conv1.cpp:53]   --->   Operation 3677 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3678 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_52" [src/conv1.cpp:53]   --->   Operation 3678 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3679 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_3, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 3679 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_45 : Operation 3680 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit679" [src/conv1.cpp:56]   --->   Operation 3680 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 0.00>
ST_45 : Operation 3681 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_3, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 3681 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_45 : Operation 3682 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit679" [src/conv1.cpp:56]   --->   Operation 3682 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 0.00>
ST_45 : Operation 3683 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_35 = add i35 %shl_ln53_29, i35 %mul_ln53_34" [src/conv1.cpp:53]   --->   Operation 3683 'add' 'add_ln53_35' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3684 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_35, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3684 'partselect' 'tmp_322' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3685 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_36)   --->   "%mul_ln53_35 = mul i35 %sext_ln53_35, i35 %sext_ln35_35" [src/conv1.cpp:53]   --->   Operation 3685 'mul' 'mul_ln53_35' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3686 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_41 = add i35 %shl_ln53_35, i35 %mul_ln53_41" [src/conv1.cpp:53]   --->   Operation 3686 'add' 'add_ln53_41' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3687 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_41, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3687 'partselect' 'tmp_328' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3688 [1/1] (0.00ns)   --->   "%shl_ln53_36 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_328, i3 0" [src/conv1.cpp:53]   --->   Operation 3688 'bitconcatenate' 'shl_ln53_36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3689 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_42)   --->   "%mul_ln53_42 = mul i35 %sext_ln53_42, i35 %sext_ln35_42" [src/conv1.cpp:53]   --->   Operation 3689 'mul' 'mul_ln53_42' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3690 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_42 = add i35 %shl_ln53_36, i35 %mul_ln53_42" [src/conv1.cpp:53]   --->   Operation 3690 'add' 'add_ln53_42' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3691 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591" [src/conv1.cpp:53]   --->   Operation 3691 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3692 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600" [src/conv1.cpp:53]   --->   Operation 3692 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3693 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609" [src/conv1.cpp:53]   --->   Operation 3693 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3694 [1/1] (0.47ns)   --->   "%tmp_234 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259, i2 %trunc_ln53_7" [src/conv1.cpp:53]   --->   Operation 3694 'mux' 'tmp_234' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln53_44 = sext i24 %tmp_234" [src/conv1.cpp:53]   --->   Operation 3695 'sext' 'sext_ln53_44' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3696 [1/1] (0.00ns)   --->   "%shl_ln53_42 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_335, i3 0" [src/conv1.cpp:53]   --->   Operation 3696 'bitconcatenate' 'shl_ln53_42' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3697 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_48)   --->   "%mul_ln53_49 = mul i35 %sext_ln53_49, i35 %sext_ln35_49" [src/conv1.cpp:53]   --->   Operation 3697 'mul' 'mul_ln53_49' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3698 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_48 = add i35 %shl_ln53_42, i35 %mul_ln53_49" [src/conv1.cpp:53]   --->   Operation 3698 'add' 'add_ln53_48' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3699 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_49)   --->   "%mul_ln53_50 = mul i35 %sext_ln53_50, i35 %sext_ln35_50" [src/conv1.cpp:53]   --->   Operation 3699 'mul' 'mul_ln53_50' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3700 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532" [src/conv1.cpp:53]   --->   Operation 3700 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3701 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541" [src/conv1.cpp:53]   --->   Operation 3701 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3702 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550" [src/conv1.cpp:53]   --->   Operation 3702 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3703 [1/1] (0.47ns)   --->   "%tmp_242 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226, i2 %trunc_ln53_2" [src/conv1.cpp:53]   --->   Operation 3703 'mux' 'tmp_242' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3704 [1/1] (0.00ns)   --->   "%sext_ln53_51 = sext i24 %tmp_242" [src/conv1.cpp:53]   --->   Operation 3704 'sext' 'sext_ln53_51' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3705 [1/1] (0.00ns)   --->   "%sext_ln53_55 = sext i24 %tmp_246" [src/conv1.cpp:53]   --->   Operation 3705 'sext' 'sext_ln53_55' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3706 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_53)   --->   "%mul_ln53_55 = mul i35 %sext_ln53_55, i35 %sext_ln35_55" [src/conv1.cpp:53]   --->   Operation 3706 'mul' 'mul_ln53_55' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3707 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473" [src/conv1.cpp:53]   --->   Operation 3707 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3708 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482" [src/conv1.cpp:53]   --->   Operation 3708 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3709 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491" [src/conv1.cpp:53]   --->   Operation 3709 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3710 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_107 = add i35 %shl_ln53_101, i35 %mul_ln53_115" [src/conv1.cpp:53]   --->   Operation 3710 'add' 'add_ln53_107' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3711 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_107, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3711 'partselect' 'tmp_400' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3712 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_108)   --->   "%mul_ln53_116 = mul i35 %sext_ln53_84, i35 %sext_ln35_35" [src/conv1.cpp:53]   --->   Operation 3712 'mul' 'mul_ln53_116' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3713 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_113 = add i35 %shl_ln53_107, i35 %mul_ln53_122" [src/conv1.cpp:53]   --->   Operation 3713 'add' 'add_ln53_113' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3714 [1/1] (0.00ns)   --->   "%tmp_407 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_113, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3714 'partselect' 'tmp_407' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3715 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_114)   --->   "%mul_ln53_123 = mul i35 %sext_ln53_43, i35 %sext_ln35_42" [src/conv1.cpp:53]   --->   Operation 3715 'mul' 'mul_ln53_123' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3716 [1/1] (0.00ns)   --->   "%shl_ln53_114 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_414, i3 0" [src/conv1.cpp:53]   --->   Operation 3716 'bitconcatenate' 'shl_ln53_114' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3717 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_120)   --->   "%mul_ln53_130 = mul i35 %sext_ln53_50, i35 %sext_ln35_49" [src/conv1.cpp:53]   --->   Operation 3717 'mul' 'mul_ln53_130' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3718 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_120 = add i35 %shl_ln53_114, i35 %mul_ln53_130" [src/conv1.cpp:53]   --->   Operation 3718 'add' 'add_ln53_120' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3719 [1/1] (2.96ns)   --->   "%mul_ln53_135 = mul i35 %sext_ln53_55, i35 %sext_ln35_54" [src/conv1.cpp:53]   --->   Operation 3719 'mul' 'mul_ln53_135' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3720 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_135, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3720 'partselect' 'tmp_420' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3721 [1/1] (0.00ns)   --->   "%shl_ln53_119 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_420, i3 0" [src/conv1.cpp:53]   --->   Operation 3721 'bitconcatenate' 'shl_ln53_119' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3722 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_125)   --->   "%mul_ln53_136 = mul i35 %sext_ln53_56, i35 %sext_ln35_55" [src/conv1.cpp:53]   --->   Operation 3722 'mul' 'mul_ln53_136' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3723 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_125 = add i35 %shl_ln53_119, i35 %mul_ln53_136" [src/conv1.cpp:53]   --->   Operation 3723 'add' 'add_ln53_125' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3724 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_126)   --->   "%mul_ln53_137 = mul i35 %sext_ln53_57, i35 %sext_ln35_56" [src/conv1.cpp:53]   --->   Operation 3724 'mul' 'mul_ln53_137' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3725 [1/1] (0.79ns)   --->   "%add_ln53_318 = add i11 %mul_ln53_246, i11 %zext_ln53_111" [src/conv1.cpp:53]   --->   Operation 3725 'add' 'add_ln53_318' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3726 [1/1] (0.00ns)   --->   "%zext_ln53_115 = zext i11 %add_ln53_318" [src/conv1.cpp:53]   --->   Operation 3726 'zext' 'zext_ln53_115' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3727 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_115" [src/conv1.cpp:53]   --->   Operation 3727 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3728 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_115" [src/conv1.cpp:53]   --->   Operation 3728 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3729 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_115" [src/conv1.cpp:53]   --->   Operation 3729 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3730 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 3730 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_45 : Operation 3731 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1278" [src/conv1.cpp:56]   --->   Operation 3731 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_20)> <Delay = 0.00>
ST_45 : Operation 3732 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 3732 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_45 : Operation 3733 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1278" [src/conv1.cpp:56]   --->   Operation 3733 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_20)> <Delay = 0.00>
ST_45 : Operation 3734 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_179)   --->   "%mul_ln53_196 = mul i35 %sext_ln53_84, i35 %sext_ln35_34" [src/conv1.cpp:53]   --->   Operation 3734 'mul' 'mul_ln53_196' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3735 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40" [src/conv1.cpp:53]   --->   Operation 3735 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3736 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49" [src/conv1.cpp:53]   --->   Operation 3736 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3737 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58" [src/conv1.cpp:53]   --->   Operation 3737 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3738 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_185 = add i35 %shl_ln53_179, i35 %mul_ln53_203" [src/conv1.cpp:53]   --->   Operation 3738 'add' 'add_ln53_185' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3739 [1/1] (0.00ns)   --->   "%tmp_488 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_185, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3739 'partselect' 'tmp_488' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3740 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_186)   --->   "%mul_ln53_204 = mul i35 %sext_ln53_44, i35 %sext_ln35_42" [src/conv1.cpp:53]   --->   Operation 3740 'mul' 'mul_ln53_204' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3741 [1/1] (0.00ns)   --->   "%shl_ln53_185 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_494, i3 0" [src/conv1.cpp:53]   --->   Operation 3741 'bitconcatenate' 'shl_ln53_185' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3742 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_191)   --->   "%mul_ln53_210 = mul i35 %sext_ln53_50, i35 %sext_ln35_48" [src/conv1.cpp:53]   --->   Operation 3742 'mul' 'mul_ln53_210' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3743 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_191 = add i35 %shl_ln53_185, i35 %mul_ln53_210" [src/conv1.cpp:53]   --->   Operation 3743 'add' 'add_ln53_191' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3744 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_192)   --->   "%mul_ln53_211 = mul i35 %sext_ln53_51, i35 %sext_ln35_49" [src/conv1.cpp:53]   --->   Operation 3744 'mul' 'mul_ln53_211' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3745 [1/1] (2.96ns)   --->   "%mul_ln53_216 = mul i35 %sext_ln53_56, i35 %sext_ln35_54" [src/conv1.cpp:53]   --->   Operation 3745 'mul' 'mul_ln53_216' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3746 [1/1] (0.00ns)   --->   "%tmp_501 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_216, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3746 'partselect' 'tmp_501' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_45 : Operation 3747 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_197)   --->   "%mul_ln53_217 = mul i35 %sext_ln53_57, i35 %sext_ln35_55" [src/conv1.cpp:53]   --->   Operation 3747 'mul' 'mul_ln53_217' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 2.70>
ST_46 : Operation 3748 [1/1] (0.76ns)   --->   "%empty_285 = add i8 %empty_233, i8 52" [src/conv1.cpp:35]   --->   Operation 3748 'add' 'empty_285' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3749 [1/1] (0.00ns)   --->   "%p_cast62 = zext i8 %empty_285" [src/conv1.cpp:35]   --->   Operation 3749 'zext' 'p_cast62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3750 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast62" [src/conv1.cpp:35]   --->   Operation 3750 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3751 [1/1] (0.76ns)   --->   "%empty_298 = add i8 %empty_233, i8 65" [src/conv1.cpp:35]   --->   Operation 3751 'add' 'empty_298' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3752 [1/1] (0.00ns)   --->   "%p_cast75 = zext i8 %empty_298" [src/conv1.cpp:35]   --->   Operation 3752 'zext' 'p_cast75' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3753 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast75" [src/conv1.cpp:35]   --->   Operation 3753 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3754 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast62" [src/conv1.cpp:35]   --->   Operation 3754 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3755 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast75" [src/conv1.cpp:35]   --->   Operation 3755 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3756 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast62" [src/conv1.cpp:35]   --->   Operation 3756 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3757 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast75" [src/conv1.cpp:35]   --->   Operation 3757 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3758 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54" [src/conv1.cpp:35]   --->   Operation 3758 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3759 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135" [src/conv1.cpp:35]   --->   Operation 3759 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3760 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216" [src/conv1.cpp:35]   --->   Operation 3760 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3761 [1/1] (0.47ns)   --->   "%tmp_145 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3761 'mux' 'tmp_145' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3762 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55" [src/conv1.cpp:35]   --->   Operation 3762 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3763 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136" [src/conv1.cpp:35]   --->   Operation 3763 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3764 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217" [src/conv1.cpp:35]   --->   Operation 3764 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3765 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61" [src/conv1.cpp:35]   --->   Operation 3765 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3766 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142" [src/conv1.cpp:35]   --->   Operation 3766 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3767 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223" [src/conv1.cpp:35]   --->   Operation 3767 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3768 [1/1] (0.47ns)   --->   "%tmp_152 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3768 'mux' 'tmp_152' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3769 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68" [src/conv1.cpp:35]   --->   Operation 3769 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3770 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149" [src/conv1.cpp:35]   --->   Operation 3770 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3771 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230" [src/conv1.cpp:35]   --->   Operation 3771 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3772 [1/1] (0.76ns)   --->   "%empty_374 = add i8 %empty_323, i8 51" [src/conv1.cpp:35]   --->   Operation 3772 'add' 'empty_374' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3773 [1/1] (0.00ns)   --->   "%p_cast142 = zext i8 %empty_374" [src/conv1.cpp:35]   --->   Operation 3773 'zext' 'p_cast142' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3774 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast142" [src/conv1.cpp:35]   --->   Operation 3774 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3775 [1/1] (0.76ns)   --->   "%empty_381 = add i8 %empty_323, i8 58" [src/conv1.cpp:35]   --->   Operation 3775 'add' 'empty_381' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3776 [1/1] (0.00ns)   --->   "%p_cast149 = zext i8 %empty_381" [src/conv1.cpp:35]   --->   Operation 3776 'zext' 'p_cast149' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3777 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast149" [src/conv1.cpp:35]   --->   Operation 3777 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3778 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast142" [src/conv1.cpp:35]   --->   Operation 3778 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3779 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast149" [src/conv1.cpp:35]   --->   Operation 3779 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3780 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_702 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast142" [src/conv1.cpp:35]   --->   Operation 3780 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_702' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3781 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_709 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast149" [src/conv1.cpp:35]   --->   Operation 3781 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_709' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3782 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_864 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533" [src/conv1.cpp:35]   --->   Operation 3782 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_864' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3783 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_865 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614" [src/conv1.cpp:35]   --->   Operation 3783 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_865' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3784 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_866 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_695" [src/conv1.cpp:35]   --->   Operation 3784 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_866' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3785 [1/1] (0.47ns)   --->   "%tmp_138_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_864, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_865, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_866, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3785 'mux' 'tmp_138_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3786 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_885 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540" [src/conv1.cpp:35]   --->   Operation 3786 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_885' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3787 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_886 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621" [src/conv1.cpp:35]   --->   Operation 3787 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_886' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3788 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_887 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_702" [src/conv1.cpp:35]   --->   Operation 3788 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_887' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3789 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_906 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547" [src/conv1.cpp:35]   --->   Operation 3789 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_906' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3790 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_907 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628" [src/conv1.cpp:35]   --->   Operation 3790 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_907' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3791 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_908 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_709" [src/conv1.cpp:35]   --->   Operation 3791 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_908' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3792 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_924 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553" [src/conv1.cpp:35]   --->   Operation 3792 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_924' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3793 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_925 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634" [src/conv1.cpp:35]   --->   Operation 3793 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_925' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3794 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_926 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_715" [src/conv1.cpp:35]   --->   Operation 3794 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_926' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3795 [1/1] (0.47ns)   --->   "%tmp_158_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_924, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_925, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_926, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3795 'mux' 'tmp_158_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3796 [1/1] (0.37ns)   --->   "%select_ln35_46 = select i1 %icmp_ln38, i12 %tmp_138_mid1, i12 %tmp_138" [src/conv1.cpp:35]   --->   Operation 3796 'select' 'select_ln35_46' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 3797 [1/1] (0.00ns)   --->   "%sext_ln35_57 = sext i12 %select_ln35_59" [src/conv1.cpp:35]   --->   Operation 3797 'sext' 'sext_ln35_57' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3798 [1/1] (0.37ns)   --->   "%select_ln35_66 = select i1 %icmp_ln38, i12 %tmp_158_mid1, i12 %tmp_158" [src/conv1.cpp:35]   --->   Operation 3798 'select' 'select_ln35_66' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 3799 [1/1] (0.79ns)   --->   "%add_ln53_231 = add i11 %mul_ln53_249, i11 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 3799 'add' 'add_ln53_231' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3800 [1/1] (0.00ns)   --->   "%zext_ln53_9 = zext i11 %add_ln53_231" [src/conv1.cpp:53]   --->   Operation 3800 'zext' 'zext_ln53_9' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3801 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_9" [src/conv1.cpp:53]   --->   Operation 3801 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3802 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_9" [src/conv1.cpp:53]   --->   Operation 3802 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3803 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_9" [src/conv1.cpp:53]   --->   Operation 3803 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3804 [1/1] (0.79ns)   --->   "%add_ln53_241 = add i11 %mul_ln53_250, i11 %zext_ln53_12" [src/conv1.cpp:53]   --->   Operation 3804 'add' 'add_ln53_241' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3805 [1/1] (0.00ns)   --->   "%zext_ln53_20 = zext i11 %add_ln53_241" [src/conv1.cpp:53]   --->   Operation 3805 'zext' 'zext_ln53_20' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3806 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_20" [src/conv1.cpp:53]   --->   Operation 3806 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3807 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_20" [src/conv1.cpp:53]   --->   Operation 3807 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3808 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_20" [src/conv1.cpp:53]   --->   Operation 3808 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3809 [1/1] (0.00ns)   --->   "%shl_ln53_30 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_322, i3 0" [src/conv1.cpp:53]   --->   Operation 3809 'bitconcatenate' 'shl_ln53_30' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3810 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_36)   --->   "%mul_ln53_35 = mul i35 %sext_ln53_35, i35 %sext_ln35_35" [src/conv1.cpp:53]   --->   Operation 3810 'mul' 'mul_ln53_35' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3811 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_36 = add i35 %shl_ln53_30, i35 %mul_ln53_35" [src/conv1.cpp:53]   --->   Operation 3811 'add' 'add_ln53_36' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3812 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_42 = add i35 %shl_ln53_36, i35 %mul_ln53_42" [src/conv1.cpp:53]   --->   Operation 3812 'add' 'add_ln53_42' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3813 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_42, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3813 'partselect' 'tmp_329' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3814 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_48 = add i35 %shl_ln53_42, i35 %mul_ln53_49" [src/conv1.cpp:53]   --->   Operation 3814 'add' 'add_ln53_48' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3815 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_48, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3815 'partselect' 'tmp_336' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3816 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_49)   --->   "%mul_ln53_50 = mul i35 %sext_ln53_50, i35 %sext_ln35_50" [src/conv1.cpp:53]   --->   Operation 3816 'mul' 'mul_ln53_50' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3817 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347" [src/conv1.cpp:53]   --->   Operation 3817 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3818 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356" [src/conv1.cpp:53]   --->   Operation 3818 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3819 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365" [src/conv1.cpp:53]   --->   Operation 3819 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3820 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_53)   --->   "%mul_ln53_55 = mul i35 %sext_ln53_55, i35 %sext_ln35_55" [src/conv1.cpp:53]   --->   Operation 3820 'mul' 'mul_ln53_55' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3821 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_54)   --->   "%mul_ln53_56 = mul i35 %sext_ln53_56, i35 %sext_ln35_56" [src/conv1.cpp:53]   --->   Operation 3821 'mul' 'mul_ln53_56' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3822 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473" [src/conv1.cpp:53]   --->   Operation 3822 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3823 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482" [src/conv1.cpp:53]   --->   Operation 3823 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3824 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491" [src/conv1.cpp:53]   --->   Operation 3824 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3825 [1/1] (0.47ns)   --->   "%tmp_249 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193, i2 %trunc_ln53_8" [src/conv1.cpp:53]   --->   Operation 3825 'mux' 'tmp_249' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln53_58 = sext i24 %tmp_249" [src/conv1.cpp:53]   --->   Operation 3826 'sext' 'sext_ln53_58' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3827 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382" [src/conv1.cpp:53]   --->   Operation 3827 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3828 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391" [src/conv1.cpp:53]   --->   Operation 3828 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3829 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400" [src/conv1.cpp:53]   --->   Operation 3829 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3830 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_12, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 3830 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_46 : Operation 3831 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1049" [src/conv1.cpp:56]   --->   Operation 3831 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 0.00>
ST_46 : Operation 3832 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_12, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 3832 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_46 : Operation 3833 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1049" [src/conv1.cpp:56]   --->   Operation 3833 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 0.00>
ST_46 : Operation 3834 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_108)   --->   "%mul_ln53_116 = mul i35 %sext_ln53_84, i35 %sext_ln35_35" [src/conv1.cpp:53]   --->   Operation 3834 'mul' 'mul_ln53_116' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3835 [1/1] (0.00ns)   --->   "%shl_ln53_108 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_407, i3 0" [src/conv1.cpp:53]   --->   Operation 3835 'bitconcatenate' 'shl_ln53_108' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3836 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_114)   --->   "%mul_ln53_123 = mul i35 %sext_ln53_43, i35 %sext_ln35_42" [src/conv1.cpp:53]   --->   Operation 3836 'mul' 'mul_ln53_123' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3837 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_114 = add i35 %shl_ln53_108, i35 %mul_ln53_123" [src/conv1.cpp:53]   --->   Operation 3837 'add' 'add_ln53_114' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3838 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_120 = add i35 %shl_ln53_114, i35 %mul_ln53_130" [src/conv1.cpp:53]   --->   Operation 3838 'add' 'add_ln53_120' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3839 [1/1] (0.00ns)   --->   "%tmp_415 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_120, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3839 'partselect' 'tmp_415' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3840 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_121)   --->   "%mul_ln53_131 = mul i35 %sext_ln53_51, i35 %sext_ln35_50" [src/conv1.cpp:53]   --->   Operation 3840 'mul' 'mul_ln53_131' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3841 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_125 = add i35 %shl_ln53_119, i35 %mul_ln53_136" [src/conv1.cpp:53]   --->   Operation 3841 'add' 'add_ln53_125' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3842 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_125, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3842 'partselect' 'tmp_421' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3843 [1/1] (0.00ns)   --->   "%shl_ln53_120 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_421, i3 0" [src/conv1.cpp:53]   --->   Operation 3843 'bitconcatenate' 'shl_ln53_120' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3844 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_126)   --->   "%mul_ln53_137 = mul i35 %sext_ln53_57, i35 %sext_ln35_56" [src/conv1.cpp:53]   --->   Operation 3844 'mul' 'mul_ln53_137' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3845 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_126 = add i35 %shl_ln53_120, i35 %mul_ln53_137" [src/conv1.cpp:53]   --->   Operation 3845 'add' 'add_ln53_126' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3846 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_127)   --->   "%mul_ln53_138 = mul i35 %sext_ln53_58, i35 %sext_ln35_57" [src/conv1.cpp:53]   --->   Operation 3846 'mul' 'mul_ln53_138' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3847 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_21, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 3847 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_46 : Operation 3848 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1131" [src/conv1.cpp:56]   --->   Operation 3848 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 0.00>
ST_46 : Operation 3849 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_21, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 3849 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_46 : Operation 3850 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1131" [src/conv1.cpp:56]   --->   Operation 3850 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 0.00>
ST_46 : Operation 3851 [1/1] (0.00ns)   --->   "%shl_ln53_173 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_480, i3 0" [src/conv1.cpp:53]   --->   Operation 3851 'bitconcatenate' 'shl_ln53_173' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3852 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_179)   --->   "%mul_ln53_196 = mul i35 %sext_ln53_84, i35 %sext_ln35_34" [src/conv1.cpp:53]   --->   Operation 3852 'mul' 'mul_ln53_196' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3853 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_179 = add i35 %shl_ln53_173, i35 %mul_ln53_196" [src/conv1.cpp:53]   --->   Operation 3853 'add' 'add_ln53_179' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3854 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40" [src/conv1.cpp:53]   --->   Operation 3854 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3855 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49" [src/conv1.cpp:53]   --->   Operation 3855 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3856 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58" [src/conv1.cpp:53]   --->   Operation 3856 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3857 [1/1] (0.47ns)   --->   "%tmp_288 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30, i2 %trunc_ln53_3" [src/conv1.cpp:53]   --->   Operation 3857 'mux' 'tmp_288' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln53_93 = sext i24 %tmp_288" [src/conv1.cpp:53]   --->   Operation 3858 'sext' 'sext_ln53_93' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3859 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_180)   --->   "%mul_ln53_197 = mul i35 %sext_ln53_93, i35 %sext_ln35_35" [src/conv1.cpp:53]   --->   Operation 3859 'mul' 'mul_ln53_197' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3860 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_186)   --->   "%mul_ln53_204 = mul i35 %sext_ln53_44, i35 %sext_ln35_42" [src/conv1.cpp:53]   --->   Operation 3860 'mul' 'mul_ln53_204' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3861 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_191 = add i35 %shl_ln53_185, i35 %mul_ln53_210" [src/conv1.cpp:53]   --->   Operation 3861 'add' 'add_ln53_191' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3862 [1/1] (0.00ns)   --->   "%tmp_495 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_191, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3862 'partselect' 'tmp_495' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3863 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_192)   --->   "%mul_ln53_211 = mul i35 %sext_ln53_51, i35 %sext_ln35_49" [src/conv1.cpp:53]   --->   Operation 3863 'mul' 'mul_ln53_211' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3864 [1/1] (0.00ns)   --->   "%shl_ln53_191 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_501, i3 0" [src/conv1.cpp:53]   --->   Operation 3864 'bitconcatenate' 'shl_ln53_191' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_46 : Operation 3865 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_197)   --->   "%mul_ln53_217 = mul i35 %sext_ln53_57, i35 %sext_ln35_55" [src/conv1.cpp:53]   --->   Operation 3865 'mul' 'mul_ln53_217' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3866 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_197 = add i35 %shl_ln53_191, i35 %mul_ln53_217" [src/conv1.cpp:53]   --->   Operation 3866 'add' 'add_ln53_197' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3867 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_198)   --->   "%mul_ln53_218 = mul i35 %sext_ln53_58, i35 %sext_ln35_56" [src/conv1.cpp:53]   --->   Operation 3867 'mul' 'mul_ln53_218' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 5.32>
ST_47 : Operation 3868 [1/1] (0.76ns)   --->   "%empty_292 = add i8 %empty_233, i8 59" [src/conv1.cpp:35]   --->   Operation 3868 'add' 'empty_292' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3869 [1/1] (0.00ns)   --->   "%p_cast69 = zext i8 %empty_292" [src/conv1.cpp:35]   --->   Operation 3869 'zext' 'p_cast69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3870 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast69" [src/conv1.cpp:35]   --->   Operation 3870 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3871 [1/1] (0.76ns)   --->   "%empty_296 = add i8 %empty_233, i8 63" [src/conv1.cpp:35]   --->   Operation 3871 'add' 'empty_296' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3872 [1/1] (0.00ns)   --->   "%p_cast73 = zext i8 %empty_296" [src/conv1.cpp:35]   --->   Operation 3872 'zext' 'p_cast73' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3873 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast73" [src/conv1.cpp:35]   --->   Operation 3873 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3874 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast69" [src/conv1.cpp:35]   --->   Operation 3874 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3875 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast73" [src/conv1.cpp:35]   --->   Operation 3875 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3876 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast69" [src/conv1.cpp:35]   --->   Operation 3876 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3877 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast73" [src/conv1.cpp:35]   --->   Operation 3877 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3878 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55" [src/conv1.cpp:35]   --->   Operation 3878 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3879 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136" [src/conv1.cpp:35]   --->   Operation 3879 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3880 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217" [src/conv1.cpp:35]   --->   Operation 3880 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3881 [1/1] (0.47ns)   --->   "%tmp_146 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3881 'mux' 'tmp_146' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3882 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62" [src/conv1.cpp:35]   --->   Operation 3882 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3883 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143" [src/conv1.cpp:35]   --->   Operation 3883 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3884 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224" [src/conv1.cpp:35]   --->   Operation 3884 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3885 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66" [src/conv1.cpp:35]   --->   Operation 3885 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3886 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147" [src/conv1.cpp:35]   --->   Operation 3886 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3887 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228" [src/conv1.cpp:35]   --->   Operation 3887 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3888 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68" [src/conv1.cpp:35]   --->   Operation 3888 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3889 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149" [src/conv1.cpp:35]   --->   Operation 3889 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3890 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230" [src/conv1.cpp:35]   --->   Operation 3890 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3891 [1/1] (0.47ns)   --->   "%tmp_159 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 3891 'mux' 'tmp_159' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3892 [1/1] (0.76ns)   --->   "%empty_375 = add i8 %empty_323, i8 52" [src/conv1.cpp:35]   --->   Operation 3892 'add' 'empty_375' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3893 [1/1] (0.00ns)   --->   "%p_cast143 = zext i8 %empty_375" [src/conv1.cpp:35]   --->   Operation 3893 'zext' 'p_cast143' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3894 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast143" [src/conv1.cpp:35]   --->   Operation 3894 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3895 [1/1] (0.76ns)   --->   "%empty_388 = add i8 %empty_323, i8 65" [src/conv1.cpp:35]   --->   Operation 3895 'add' 'empty_388' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3896 [1/1] (0.00ns)   --->   "%p_cast156 = zext i8 %empty_388" [src/conv1.cpp:35]   --->   Operation 3896 'zext' 'p_cast156' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3897 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast156" [src/conv1.cpp:35]   --->   Operation 3897 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3898 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast143" [src/conv1.cpp:35]   --->   Operation 3898 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3899 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast156" [src/conv1.cpp:35]   --->   Operation 3899 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3900 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_703 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast143" [src/conv1.cpp:35]   --->   Operation 3900 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_703' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3901 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_716 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast156" [src/conv1.cpp:35]   --->   Operation 3901 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_716' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3902 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_885 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540" [src/conv1.cpp:35]   --->   Operation 3902 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_885' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3903 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_886 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621" [src/conv1.cpp:35]   --->   Operation 3903 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_886' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3904 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_887 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_702" [src/conv1.cpp:35]   --->   Operation 3904 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_887' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3905 [1/1] (0.47ns)   --->   "%tmp_145_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_885, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_886, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_887, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3905 'mux' 'tmp_145_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3906 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_888 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541" [src/conv1.cpp:35]   --->   Operation 3906 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_888' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3907 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_889 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622" [src/conv1.cpp:35]   --->   Operation 3907 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_889' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3908 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_890 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_703" [src/conv1.cpp:35]   --->   Operation 3908 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_890' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3909 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_906 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547" [src/conv1.cpp:35]   --->   Operation 3909 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_906' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3910 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_907 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628" [src/conv1.cpp:35]   --->   Operation 3910 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_907' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3911 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_908 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_709" [src/conv1.cpp:35]   --->   Operation 3911 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_908' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3912 [1/1] (0.47ns)   --->   "%tmp_152_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_906, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_907, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_908, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 3912 'mux' 'tmp_152_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3913 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_927 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554" [src/conv1.cpp:35]   --->   Operation 3913 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_927' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3914 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_928 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635" [src/conv1.cpp:35]   --->   Operation 3914 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_928' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3915 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_929 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_716" [src/conv1.cpp:35]   --->   Operation 3915 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_929' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3916 [1/1] (0.00ns)   --->   "%sext_ln35_43 = sext i12 %select_ln35_45" [src/conv1.cpp:35]   --->   Operation 3916 'sext' 'sext_ln35_43' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3917 [1/1] (0.37ns)   --->   "%select_ln35_53 = select i1 %icmp_ln38, i12 %tmp_145_mid1, i12 %tmp_145" [src/conv1.cpp:35]   --->   Operation 3917 'select' 'select_ln35_53' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 3918 [1/1] (0.00ns)   --->   "%sext_ln35_51 = sext i12 %select_ln35_53" [src/conv1.cpp:35]   --->   Operation 3918 'sext' 'sext_ln35_51' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3919 [1/1] (0.37ns)   --->   "%select_ln35_60 = select i1 %icmp_ln38, i12 %tmp_152_mid1, i12 %tmp_152" [src/conv1.cpp:35]   --->   Operation 3919 'select' 'select_ln35_60' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 3920 [1/1] (0.79ns)   --->   "%add_ln53_276 = add i11 %mul_ln53_249, i11 %zext_ln53_56" [src/conv1.cpp:53]   --->   Operation 3920 'add' 'add_ln53_276' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3921 [1/1] (0.00ns)   --->   "%zext_ln53_63 = zext i11 %add_ln53_276" [src/conv1.cpp:53]   --->   Operation 3921 'zext' 'zext_ln53_63' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3922 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_63" [src/conv1.cpp:53]   --->   Operation 3922 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3923 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_63" [src/conv1.cpp:53]   --->   Operation 3923 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3924 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_63" [src/conv1.cpp:53]   --->   Operation 3924 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3925 [1/1] (0.79ns)   --->   "%add_ln53_293 = add i11 %mul_ln53_248, i11 %zext_ln53_78" [src/conv1.cpp:53]   --->   Operation 3925 'add' 'add_ln53_293' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3926 [1/1] (0.00ns)   --->   "%zext_ln53_84 = zext i11 %add_ln53_293" [src/conv1.cpp:53]   --->   Operation 3926 'zext' 'zext_ln53_84' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3927 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_84" [src/conv1.cpp:53]   --->   Operation 3927 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3928 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_84" [src/conv1.cpp:53]   --->   Operation 3928 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3929 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_84" [src/conv1.cpp:53]   --->   Operation 3929 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3930 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_36 = add i35 %shl_ln53_30, i35 %mul_ln53_35" [src/conv1.cpp:53]   --->   Operation 3930 'add' 'add_ln53_36' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3931 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_36, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3931 'partselect' 'tmp_274' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln56_6 = sext i32 %add_ln56_3" [src/conv1.cpp:56]   --->   Operation 3932 'sext' 'sext_ln56_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3933 [1/1] (0.00ns)   --->   "%sext_ln56_7 = sext i32 %tmp_274" [src/conv1.cpp:56]   --->   Operation 3933 'sext' 'sext_ln56_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3934 [1/1] (1.01ns)   --->   "%sub_ln56_3 = sub i33 0, i33 %sext_ln56_6" [src/conv1.cpp:56]   --->   Operation 3934 'sub' 'sub_ln56_3' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3935 [1/1] (1.01ns)   --->   "%icmp_ln56_3 = icmp_eq  i33 %sext_ln56_7, i33 %sub_ln56_3" [src/conv1.cpp:56]   --->   Operation 3935 'icmp' 'icmp_ln56_3' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3936 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_3, void %if.end.i.i.3, void %if.then.i.i.3" [src/conv1.cpp:56]   --->   Operation 3936 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3937 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.01222, void %V32.i.i24.i.i103.case.11223" [src/conv1.cpp:56]   --->   Operation 3937 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_3)> <Delay = 0.00>
ST_47 : Operation 3938 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 3938 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_47 : Operation 3939 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1221" [src/conv1.cpp:56]   --->   Operation 3939 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_3)> <Delay = 0.00>
ST_47 : Operation 3940 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 3940 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_47 : Operation 3941 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1221" [src/conv1.cpp:56]   --->   Operation 3941 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_3)> <Delay = 0.00>
ST_47 : Operation 3942 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.3" [src/conv1.cpp:56]   --->   Operation 3942 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_3)> <Delay = 0.00>
ST_47 : Operation 3943 [1/1] (1.01ns)   --->   "%add_ln56_4 = add i32 %tmp_274, i32 %add_ln56_3" [src/conv1.cpp:56]   --->   Operation 3943 'add' 'add_ln56_4' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3944 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.0737, void %V32.i.i24.i.i103.case.1738" [src/conv1.cpp:56]   --->   Operation 3944 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3945 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_43)   --->   "%mul_ln53_43 = mul i35 %sext_ln53_43, i35 %sext_ln35_43" [src/conv1.cpp:53]   --->   Operation 3945 'mul' 'mul_ln53_43' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3946 [1/1] (0.00ns)   --->   "%shl_ln53_43 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_336, i3 0" [src/conv1.cpp:53]   --->   Operation 3946 'bitconcatenate' 'shl_ln53_43' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3947 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_49)   --->   "%mul_ln53_50 = mul i35 %sext_ln53_50, i35 %sext_ln35_50" [src/conv1.cpp:53]   --->   Operation 3947 'mul' 'mul_ln53_50' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3948 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_49 = add i35 %shl_ln53_43, i35 %mul_ln53_50" [src/conv1.cpp:53]   --->   Operation 3948 'add' 'add_ln53_49' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3949 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_50)   --->   "%mul_ln53_51 = mul i35 %sext_ln53_51, i35 %sext_ln35_51" [src/conv1.cpp:53]   --->   Operation 3949 'mul' 'mul_ln53_51' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3950 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562" [src/conv1.cpp:53]   --->   Operation 3950 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3951 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571" [src/conv1.cpp:53]   --->   Operation 3951 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3952 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580" [src/conv1.cpp:53]   --->   Operation 3952 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3953 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347" [src/conv1.cpp:53]   --->   Operation 3953 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3954 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356" [src/conv1.cpp:53]   --->   Operation 3954 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3955 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365" [src/conv1.cpp:53]   --->   Operation 3955 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3956 [1/1] (0.47ns)   --->   "%tmp_245 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181, i2 %trunc_ln" [src/conv1.cpp:53]   --->   Operation 3956 'mux' 'tmp_245' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln53_54 = sext i24 %tmp_245" [src/conv1.cpp:53]   --->   Operation 3957 'sext' 'sext_ln53_54' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3958 [1/1] (2.96ns)   --->   "%mul_ln53_54 = mul i35 %sext_ln53_54, i35 %sext_ln35_54" [src/conv1.cpp:53]   --->   Operation 3958 'mul' 'mul_ln53_54' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3959 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_54, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3959 'partselect' 'tmp_340' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3960 [1/1] (0.00ns)   --->   "%shl_ln53_47 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_340, i3 0" [src/conv1.cpp:53]   --->   Operation 3960 'bitconcatenate' 'shl_ln53_47' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3961 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_53)   --->   "%mul_ln53_55 = mul i35 %sext_ln53_55, i35 %sext_ln35_55" [src/conv1.cpp:53]   --->   Operation 3961 'mul' 'mul_ln53_55' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3962 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_53 = add i35 %shl_ln53_47, i35 %mul_ln53_55" [src/conv1.cpp:53]   --->   Operation 3962 'add' 'add_ln53_53' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3963 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_54)   --->   "%mul_ln53_56 = mul i35 %sext_ln53_56, i35 %sext_ln35_56" [src/conv1.cpp:53]   --->   Operation 3963 'mul' 'mul_ln53_56' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3964 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_55)   --->   "%mul_ln53_57 = mul i35 %sext_ln53_57, i35 %sext_ln35_57" [src/conv1.cpp:53]   --->   Operation 3964 'mul' 'mul_ln53_57' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3965 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503" [src/conv1.cpp:53]   --->   Operation 3965 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3966 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512" [src/conv1.cpp:53]   --->   Operation 3966 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3967 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521" [src/conv1.cpp:53]   --->   Operation 3967 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3968 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382" [src/conv1.cpp:53]   --->   Operation 3968 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3969 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391" [src/conv1.cpp:53]   --->   Operation 3969 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3970 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400" [src/conv1.cpp:53]   --->   Operation 3970 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3971 [1/1] (0.47ns)   --->   "%tmp_256 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157, i2 %trunc_ln53_1" [src/conv1.cpp:53]   --->   Operation 3971 'mux' 'tmp_256' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3972 [1/1] (0.00ns)   --->   "%shl_ln53_102 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_400, i3 0" [src/conv1.cpp:53]   --->   Operation 3972 'bitconcatenate' 'shl_ln53_102' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3973 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_108)   --->   "%mul_ln53_116 = mul i35 %sext_ln53_84, i35 %sext_ln35_35" [src/conv1.cpp:53]   --->   Operation 3973 'mul' 'mul_ln53_116' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3974 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_108 = add i35 %shl_ln53_102, i35 %mul_ln53_116" [src/conv1.cpp:53]   --->   Operation 3974 'add' 'add_ln53_108' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3975 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_114 = add i35 %shl_ln53_108, i35 %mul_ln53_123" [src/conv1.cpp:53]   --->   Operation 3975 'add' 'add_ln53_114' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3976 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_114, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3976 'partselect' 'tmp_408' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3977 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_115)   --->   "%mul_ln53_124 = mul i35 %sext_ln53_44, i35 %sext_ln35_43" [src/conv1.cpp:53]   --->   Operation 3977 'mul' 'mul_ln53_124' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3978 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_121)   --->   "%mul_ln53_131 = mul i35 %sext_ln53_51, i35 %sext_ln35_50" [src/conv1.cpp:53]   --->   Operation 3978 'mul' 'mul_ln53_131' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3979 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_126 = add i35 %shl_ln53_120, i35 %mul_ln53_137" [src/conv1.cpp:53]   --->   Operation 3979 'add' 'add_ln53_126' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3980 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_126, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3980 'partselect' 'tmp_422' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3981 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_127)   --->   "%mul_ln53_138 = mul i35 %sext_ln53_58, i35 %sext_ln35_57" [src/conv1.cpp:53]   --->   Operation 3981 'mul' 'mul_ln53_138' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3982 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_179 = add i35 %shl_ln53_173, i35 %mul_ln53_196" [src/conv1.cpp:53]   --->   Operation 3982 'add' 'add_ln53_179' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3983 [1/1] (0.00ns)   --->   "%tmp_481 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_179, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3983 'partselect' 'tmp_481' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3984 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_180)   --->   "%mul_ln53_197 = mul i35 %sext_ln53_93, i35 %sext_ln35_35" [src/conv1.cpp:53]   --->   Operation 3984 'mul' 'mul_ln53_197' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3985 [1/1] (0.00ns)   --->   "%shl_ln53_180 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_488, i3 0" [src/conv1.cpp:53]   --->   Operation 3985 'bitconcatenate' 'shl_ln53_180' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3986 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_186)   --->   "%mul_ln53_204 = mul i35 %sext_ln53_44, i35 %sext_ln35_42" [src/conv1.cpp:53]   --->   Operation 3986 'mul' 'mul_ln53_204' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3987 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_186 = add i35 %shl_ln53_180, i35 %mul_ln53_204" [src/conv1.cpp:53]   --->   Operation 3987 'add' 'add_ln53_186' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3988 [1/1] (0.00ns)   --->   "%shl_ln53_186 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_495, i3 0" [src/conv1.cpp:53]   --->   Operation 3988 'bitconcatenate' 'shl_ln53_186' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3989 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_192)   --->   "%mul_ln53_211 = mul i35 %sext_ln53_51, i35 %sext_ln35_49" [src/conv1.cpp:53]   --->   Operation 3989 'mul' 'mul_ln53_211' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3990 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_192 = add i35 %shl_ln53_186, i35 %mul_ln53_211" [src/conv1.cpp:53]   --->   Operation 3990 'add' 'add_ln53_192' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3991 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_197 = add i35 %shl_ln53_191, i35 %mul_ln53_217" [src/conv1.cpp:53]   --->   Operation 3991 'add' 'add_ln53_197' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3992 [1/1] (0.00ns)   --->   "%tmp_502 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_197, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 3992 'partselect' 'tmp_502' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_47 : Operation 3993 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_198)   --->   "%mul_ln53_218 = mul i35 %sext_ln53_58, i35 %sext_ln35_56" [src/conv1.cpp:53]   --->   Operation 3993 'mul' 'mul_ln53_218' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 3.27>
ST_48 : Operation 3994 [1/1] (0.76ns)   --->   "%empty_299 = add i8 %empty_233, i8 66" [src/conv1.cpp:35]   --->   Operation 3994 'add' 'empty_299' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3995 [1/1] (0.00ns)   --->   "%p_cast76 = zext i8 %empty_299" [src/conv1.cpp:35]   --->   Operation 3995 'zext' 'p_cast76' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3996 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast76" [src/conv1.cpp:35]   --->   Operation 3996 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3997 [1/1] (0.76ns)   --->   "%empty_306 = add i8 %empty_233, i8 73" [src/conv1.cpp:35]   --->   Operation 3997 'add' 'empty_306' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3998 [1/1] (0.00ns)   --->   "%p_cast83 = zext i8 %empty_306" [src/conv1.cpp:35]   --->   Operation 3998 'zext' 'p_cast83' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3999 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast83" [src/conv1.cpp:35]   --->   Operation 3999 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4000 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast76" [src/conv1.cpp:35]   --->   Operation 4000 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4001 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast83" [src/conv1.cpp:35]   --->   Operation 4001 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4002 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast76" [src/conv1.cpp:35]   --->   Operation 4002 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4003 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast83" [src/conv1.cpp:35]   --->   Operation 4003 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4004 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62" [src/conv1.cpp:35]   --->   Operation 4004 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4005 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143" [src/conv1.cpp:35]   --->   Operation 4005 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4006 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224" [src/conv1.cpp:35]   --->   Operation 4006 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4007 [1/1] (0.47ns)   --->   "%tmp_153 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4007 'mux' 'tmp_153' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4008 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66" [src/conv1.cpp:35]   --->   Operation 4008 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4009 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147" [src/conv1.cpp:35]   --->   Operation 4009 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4010 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228" [src/conv1.cpp:35]   --->   Operation 4010 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4011 [1/1] (0.47ns)   --->   "%tmp_157 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4011 'mux' 'tmp_157' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4012 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69" [src/conv1.cpp:35]   --->   Operation 4012 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4013 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150" [src/conv1.cpp:35]   --->   Operation 4013 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4014 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231" [src/conv1.cpp:35]   --->   Operation 4014 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4015 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76" [src/conv1.cpp:35]   --->   Operation 4015 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4016 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157" [src/conv1.cpp:35]   --->   Operation 4016 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4017 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238" [src/conv1.cpp:35]   --->   Operation 4017 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4018 [1/1] (0.76ns)   --->   "%empty_382 = add i8 %empty_323, i8 59" [src/conv1.cpp:35]   --->   Operation 4018 'add' 'empty_382' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4019 [1/1] (0.00ns)   --->   "%p_cast150 = zext i8 %empty_382" [src/conv1.cpp:35]   --->   Operation 4019 'zext' 'p_cast150' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4020 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast150" [src/conv1.cpp:35]   --->   Operation 4020 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4021 [1/1] (0.76ns)   --->   "%empty_386 = add i8 %empty_323, i8 63" [src/conv1.cpp:35]   --->   Operation 4021 'add' 'empty_386' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4022 [1/1] (0.00ns)   --->   "%p_cast154 = zext i8 %empty_386" [src/conv1.cpp:35]   --->   Operation 4022 'zext' 'p_cast154' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4023 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast154" [src/conv1.cpp:35]   --->   Operation 4023 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4024 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast150" [src/conv1.cpp:35]   --->   Operation 4024 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4025 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast154" [src/conv1.cpp:35]   --->   Operation 4025 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4026 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_710 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast150" [src/conv1.cpp:35]   --->   Operation 4026 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_710' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4027 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_714 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast154" [src/conv1.cpp:35]   --->   Operation 4027 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_714' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 4028 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_888 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541" [src/conv1.cpp:35]   --->   Operation 4028 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_888' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4029 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_889 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622" [src/conv1.cpp:35]   --->   Operation 4029 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_889' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4030 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_890 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_703" [src/conv1.cpp:35]   --->   Operation 4030 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_890' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4031 [1/1] (0.47ns)   --->   "%tmp_146_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_888, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_889, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_890, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4031 'mux' 'tmp_146_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4032 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_909 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548" [src/conv1.cpp:35]   --->   Operation 4032 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_909' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4033 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_910 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629" [src/conv1.cpp:35]   --->   Operation 4033 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_910' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4034 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_911 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_710" [src/conv1.cpp:35]   --->   Operation 4034 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_911' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4035 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_921 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552" [src/conv1.cpp:35]   --->   Operation 4035 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_921' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4036 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_922 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633" [src/conv1.cpp:35]   --->   Operation 4036 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_922' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4037 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_923 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_714" [src/conv1.cpp:35]   --->   Operation 4037 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_923' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4038 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_927 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554" [src/conv1.cpp:35]   --->   Operation 4038 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_927' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4039 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_928 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635" [src/conv1.cpp:35]   --->   Operation 4039 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_928' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4040 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_929 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_716" [src/conv1.cpp:35]   --->   Operation 4040 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_929' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 4041 [1/1] (0.47ns)   --->   "%tmp_159_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_927, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_928, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_929, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4041 'mux' 'tmp_159_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4042 [1/1] (0.37ns)   --->   "%select_ln35_54 = select i1 %icmp_ln38, i12 %tmp_146_mid1, i12 %tmp_146" [src/conv1.cpp:35]   --->   Operation 4042 'select' 'select_ln35_54' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln35_58 = sext i12 %select_ln35_60" [src/conv1.cpp:35]   --->   Operation 4043 'sext' 'sext_ln35_58' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4044 [1/1] (0.37ns)   --->   "%select_ln35_67 = select i1 %icmp_ln38, i12 %tmp_159_mid1, i12 %tmp_159" [src/conv1.cpp:35]   --->   Operation 4044 'select' 'select_ln35_67' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 4045 [1/1] (0.79ns)   --->   "%add_ln53_250 = add i11 %mul_ln53_250, i11 %zext_ln53_23" [src/conv1.cpp:53]   --->   Operation 4045 'add' 'add_ln53_250' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4046 [1/1] (0.00ns)   --->   "%zext_ln53_31 = zext i11 %add_ln53_250" [src/conv1.cpp:53]   --->   Operation 4046 'zext' 'zext_ln53_31' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4047 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_31" [src/conv1.cpp:53]   --->   Operation 4047 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4048 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_31" [src/conv1.cpp:53]   --->   Operation 4048 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4049 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_31" [src/conv1.cpp:53]   --->   Operation 4049 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4050 [1/1] (0.79ns)   --->   "%add_ln53_259 = add i11 %mul_ln53_250, i11 %zext_ln53_34" [src/conv1.cpp:53]   --->   Operation 4050 'add' 'add_ln53_259' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4051 [1/1] (0.00ns)   --->   "%zext_ln53_42 = zext i11 %add_ln53_259" [src/conv1.cpp:53]   --->   Operation 4051 'zext' 'zext_ln53_42' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4052 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_42" [src/conv1.cpp:53]   --->   Operation 4052 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4053 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_42" [src/conv1.cpp:53]   --->   Operation 4053 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4054 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_42" [src/conv1.cpp:53]   --->   Operation 4054 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4055 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_4, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 4055 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_48 : Operation 4056 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit736" [src/conv1.cpp:56]   --->   Operation 4056 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 0.00>
ST_48 : Operation 4057 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_4, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 4057 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_48 : Operation 4058 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit736" [src/conv1.cpp:56]   --->   Operation 4058 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 0.00>
ST_48 : Operation 4059 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_43)   --->   "%mul_ln53_43 = mul i35 %sext_ln53_43, i35 %sext_ln35_43" [src/conv1.cpp:53]   --->   Operation 4059 'mul' 'mul_ln53_43' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4060 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_49 = add i35 %shl_ln53_43, i35 %mul_ln53_50" [src/conv1.cpp:53]   --->   Operation 4060 'add' 'add_ln53_49' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4061 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_49, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4061 'partselect' 'tmp_337' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4062 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_50)   --->   "%mul_ln53_51 = mul i35 %sext_ln53_51, i35 %sext_ln35_51" [src/conv1.cpp:53]   --->   Operation 4062 'mul' 'mul_ln53_51' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4063 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562" [src/conv1.cpp:53]   --->   Operation 4063 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4064 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571" [src/conv1.cpp:53]   --->   Operation 4064 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4065 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580" [src/conv1.cpp:53]   --->   Operation 4065 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4066 [1/1] (0.47ns)   --->   "%tmp_243 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229, i2 %trunc_ln53_5" [src/conv1.cpp:53]   --->   Operation 4066 'mux' 'tmp_243' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln53_52 = sext i24 %tmp_243" [src/conv1.cpp:53]   --->   Operation 4067 'sext' 'sext_ln53_52' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4068 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_53 = add i35 %shl_ln53_47, i35 %mul_ln53_55" [src/conv1.cpp:53]   --->   Operation 4068 'add' 'add_ln53_53' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4069 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_53, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4069 'partselect' 'tmp_341' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4070 [1/1] (0.00ns)   --->   "%shl_ln53_48 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_341, i3 0" [src/conv1.cpp:53]   --->   Operation 4070 'bitconcatenate' 'shl_ln53_48' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4071 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_54)   --->   "%mul_ln53_56 = mul i35 %sext_ln53_56, i35 %sext_ln35_56" [src/conv1.cpp:53]   --->   Operation 4071 'mul' 'mul_ln53_56' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4072 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_54 = add i35 %shl_ln53_48, i35 %mul_ln53_56" [src/conv1.cpp:53]   --->   Operation 4072 'add' 'add_ln53_54' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4073 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_55)   --->   "%mul_ln53_57 = mul i35 %sext_ln53_57, i35 %sext_ln35_57" [src/conv1.cpp:53]   --->   Operation 4073 'mul' 'mul_ln53_57' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4074 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_56)   --->   "%mul_ln53_58 = mul i35 %sext_ln53_58, i35 %sext_ln35_58" [src/conv1.cpp:53]   --->   Operation 4074 'mul' 'mul_ln53_58' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4075 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503" [src/conv1.cpp:53]   --->   Operation 4075 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4076 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512" [src/conv1.cpp:53]   --->   Operation 4076 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4077 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521" [src/conv1.cpp:53]   --->   Operation 4077 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4078 [1/1] (0.47ns)   --->   "%tmp_250 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196, i2 %trunc_ln53_s" [src/conv1.cpp:53]   --->   Operation 4078 'mux' 'tmp_250' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln53_59 = sext i24 %tmp_250" [src/conv1.cpp:53]   --->   Operation 4079 'sext' 'sext_ln53_59' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4080 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414" [src/conv1.cpp:53]   --->   Operation 4080 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4081 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423" [src/conv1.cpp:53]   --->   Operation 4081 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4082 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432" [src/conv1.cpp:53]   --->   Operation 4082 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4083 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444" [src/conv1.cpp:53]   --->   Operation 4083 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4084 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453" [src/conv1.cpp:53]   --->   Operation 4084 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4085 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462" [src/conv1.cpp:53]   --->   Operation 4085 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 4086 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_108 = add i35 %shl_ln53_102, i35 %mul_ln53_116" [src/conv1.cpp:53]   --->   Operation 4086 'add' 'add_ln53_108' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4087 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_108, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4087 'partselect' 'tmp_401' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4088 [1/1] (0.00ns)   --->   "%sext_ln56_24 = sext i32 %add_ln56_12" [src/conv1.cpp:56]   --->   Operation 4088 'sext' 'sext_ln56_24' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4089 [1/1] (0.00ns)   --->   "%sext_ln56_25 = sext i32 %tmp_401" [src/conv1.cpp:56]   --->   Operation 4089 'sext' 'sext_ln56_25' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4090 [1/1] (1.01ns)   --->   "%sub_ln56_12 = sub i33 0, i33 %sext_ln56_24" [src/conv1.cpp:56]   --->   Operation 4090 'sub' 'sub_ln56_12' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4091 [1/1] (1.01ns)   --->   "%icmp_ln56_12 = icmp_eq  i33 %sext_ln56_25, i33 %sub_ln56_12" [src/conv1.cpp:56]   --->   Operation 4091 'icmp' 'icmp_ln56_12' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4092 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_12, void %if.end.i.i.1.3, void %if.then.i.i.1.3" [src/conv1.cpp:56]   --->   Operation 4092 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4093 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01249, void %V32.i.i24.i.i103.1.case.11250" [src/conv1.cpp:56]   --->   Operation 4093 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_12)> <Delay = 0.00>
ST_48 : Operation 4094 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 4094 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_48 : Operation 4095 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1248" [src/conv1.cpp:56]   --->   Operation 4095 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_12)> <Delay = 0.00>
ST_48 : Operation 4096 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 4096 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_48 : Operation 4097 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1248" [src/conv1.cpp:56]   --->   Operation 4097 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_12)> <Delay = 0.00>
ST_48 : Operation 4098 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.1.3" [src/conv1.cpp:56]   --->   Operation 4098 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_12)> <Delay = 0.00>
ST_48 : Operation 4099 [1/1] (1.01ns)   --->   "%add_ln56_13 = add i32 %tmp_401, i32 %add_ln56_12" [src/conv1.cpp:56]   --->   Operation 4099 'add' 'add_ln56_13' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4100 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01059, void %V32.i.i24.i.i103.1.case.11060" [src/conv1.cpp:56]   --->   Operation 4100 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4101 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_115)   --->   "%mul_ln53_124 = mul i35 %sext_ln53_44, i35 %sext_ln35_43" [src/conv1.cpp:53]   --->   Operation 4101 'mul' 'mul_ln53_124' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4102 [1/1] (0.00ns)   --->   "%shl_ln53_115 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_415, i3 0" [src/conv1.cpp:53]   --->   Operation 4102 'bitconcatenate' 'shl_ln53_115' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4103 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_121)   --->   "%mul_ln53_131 = mul i35 %sext_ln53_51, i35 %sext_ln35_50" [src/conv1.cpp:53]   --->   Operation 4103 'mul' 'mul_ln53_131' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4104 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_121 = add i35 %shl_ln53_115, i35 %mul_ln53_131" [src/conv1.cpp:53]   --->   Operation 4104 'add' 'add_ln53_121' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4105 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_122)   --->   "%mul_ln53_132 = mul i35 %sext_ln53_52, i35 %sext_ln35_51" [src/conv1.cpp:53]   --->   Operation 4105 'mul' 'mul_ln53_132' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4106 [1/1] (0.00ns)   --->   "%shl_ln53_121 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_422, i3 0" [src/conv1.cpp:53]   --->   Operation 4106 'bitconcatenate' 'shl_ln53_121' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4107 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_127)   --->   "%mul_ln53_138 = mul i35 %sext_ln53_58, i35 %sext_ln35_57" [src/conv1.cpp:53]   --->   Operation 4107 'mul' 'mul_ln53_138' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4108 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_127 = add i35 %shl_ln53_121, i35 %mul_ln53_138" [src/conv1.cpp:53]   --->   Operation 4108 'add' 'add_ln53_127' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4109 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_128)   --->   "%mul_ln53_139 = mul i35 %sext_ln53_59, i35 %sext_ln35_58" [src/conv1.cpp:53]   --->   Operation 4109 'mul' 'mul_ln53_139' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4110 [1/1] (0.00ns)   --->   "%shl_ln53_174 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_481, i3 0" [src/conv1.cpp:53]   --->   Operation 4110 'bitconcatenate' 'shl_ln53_174' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4111 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_180)   --->   "%mul_ln53_197 = mul i35 %sext_ln53_93, i35 %sext_ln35_35" [src/conv1.cpp:53]   --->   Operation 4111 'mul' 'mul_ln53_197' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4112 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_180 = add i35 %shl_ln53_174, i35 %mul_ln53_197" [src/conv1.cpp:53]   --->   Operation 4112 'add' 'add_ln53_180' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4113 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_186 = add i35 %shl_ln53_180, i35 %mul_ln53_204" [src/conv1.cpp:53]   --->   Operation 4113 'add' 'add_ln53_186' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4114 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_186, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4114 'partselect' 'tmp_489' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4115 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_192 = add i35 %shl_ln53_186, i35 %mul_ln53_211" [src/conv1.cpp:53]   --->   Operation 4115 'add' 'add_ln53_192' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4116 [1/1] (0.00ns)   --->   "%tmp_496 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_192, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4116 'partselect' 'tmp_496' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4117 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_193)   --->   "%mul_ln53_212 = mul i35 %sext_ln53_52, i35 %sext_ln35_50" [src/conv1.cpp:53]   --->   Operation 4117 'mul' 'mul_ln53_212' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4118 [1/1] (0.00ns)   --->   "%shl_ln53_192 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_502, i3 0" [src/conv1.cpp:53]   --->   Operation 4118 'bitconcatenate' 'shl_ln53_192' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_48 : Operation 4119 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_198)   --->   "%mul_ln53_218 = mul i35 %sext_ln53_58, i35 %sext_ln35_56" [src/conv1.cpp:53]   --->   Operation 4119 'mul' 'mul_ln53_218' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4120 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_198 = add i35 %shl_ln53_192, i35 %mul_ln53_218" [src/conv1.cpp:53]   --->   Operation 4120 'add' 'add_ln53_198' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4121 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_199)   --->   "%mul_ln53_219 = mul i35 %sext_ln53_59, i35 %sext_ln35_57" [src/conv1.cpp:53]   --->   Operation 4121 'mul' 'mul_ln53_219' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 4.67>
ST_49 : Operation 4122 [1/1] (0.76ns)   --->   "%empty_286 = add i8 %empty_233, i8 53" [src/conv1.cpp:35]   --->   Operation 4122 'add' 'empty_286' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4123 [1/1] (0.00ns)   --->   "%p_cast63 = zext i8 %empty_286" [src/conv1.cpp:35]   --->   Operation 4123 'zext' 'p_cast63' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4124 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast63" [src/conv1.cpp:35]   --->   Operation 4124 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4125 [1/1] (0.76ns)   --->   "%empty_293 = add i8 %empty_233, i8 60" [src/conv1.cpp:35]   --->   Operation 4125 'add' 'empty_293' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4126 [1/1] (0.00ns)   --->   "%p_cast70 = zext i8 %empty_293" [src/conv1.cpp:35]   --->   Operation 4126 'zext' 'p_cast70' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4127 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast70" [src/conv1.cpp:35]   --->   Operation 4127 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4128 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast63" [src/conv1.cpp:35]   --->   Operation 4128 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4129 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast70" [src/conv1.cpp:35]   --->   Operation 4129 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4130 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast63" [src/conv1.cpp:35]   --->   Operation 4130 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4131 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast70" [src/conv1.cpp:35]   --->   Operation 4131 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4132 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56" [src/conv1.cpp:35]   --->   Operation 4132 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4133 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137" [src/conv1.cpp:35]   --->   Operation 4133 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4134 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218" [src/conv1.cpp:35]   --->   Operation 4134 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4135 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63" [src/conv1.cpp:35]   --->   Operation 4135 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4136 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144" [src/conv1.cpp:35]   --->   Operation 4136 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4137 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225" [src/conv1.cpp:35]   --->   Operation 4137 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4138 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69" [src/conv1.cpp:35]   --->   Operation 4138 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4139 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150" [src/conv1.cpp:35]   --->   Operation 4139 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4140 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231" [src/conv1.cpp:35]   --->   Operation 4140 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4141 [1/1] (0.47ns)   --->   "%tmp_160 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4141 'mux' 'tmp_160' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4142 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76" [src/conv1.cpp:35]   --->   Operation 4142 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4143 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157" [src/conv1.cpp:35]   --->   Operation 4143 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4144 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238" [src/conv1.cpp:35]   --->   Operation 4144 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4145 [1/1] (0.47ns)   --->   "%tmp_167 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4145 'mux' 'tmp_167' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4146 [1/1] (0.76ns)   --->   "%empty_389 = add i8 %empty_323, i8 66" [src/conv1.cpp:35]   --->   Operation 4146 'add' 'empty_389' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4147 [1/1] (0.00ns)   --->   "%p_cast157 = zext i8 %empty_389" [src/conv1.cpp:35]   --->   Operation 4147 'zext' 'p_cast157' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4148 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast157" [src/conv1.cpp:35]   --->   Operation 4148 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4149 [1/1] (0.76ns)   --->   "%empty_396 = add i8 %empty_323, i8 73" [src/conv1.cpp:35]   --->   Operation 4149 'add' 'empty_396' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4150 [1/1] (0.00ns)   --->   "%p_cast164 = zext i8 %empty_396" [src/conv1.cpp:35]   --->   Operation 4150 'zext' 'p_cast164' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4151 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast164" [src/conv1.cpp:35]   --->   Operation 4151 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4152 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast157" [src/conv1.cpp:35]   --->   Operation 4152 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4153 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast164" [src/conv1.cpp:35]   --->   Operation 4153 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4154 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_717 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast157" [src/conv1.cpp:35]   --->   Operation 4154 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_717' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4155 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_724 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast164" [src/conv1.cpp:35]   --->   Operation 4155 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_724' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 4156 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_909 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548" [src/conv1.cpp:35]   --->   Operation 4156 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_909' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4157 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_910 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629" [src/conv1.cpp:35]   --->   Operation 4157 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_910' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4158 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_911 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_710" [src/conv1.cpp:35]   --->   Operation 4158 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_911' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4159 [1/1] (0.47ns)   --->   "%tmp_153_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_909, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_910, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_911, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4159 'mux' 'tmp_153_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4160 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_921 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552" [src/conv1.cpp:35]   --->   Operation 4160 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_921' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4161 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_922 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633" [src/conv1.cpp:35]   --->   Operation 4161 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_922' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4162 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_923 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_714" [src/conv1.cpp:35]   --->   Operation 4162 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_923' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4163 [1/1] (0.47ns)   --->   "%tmp_157_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_921, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_922, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_923, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4163 'mux' 'tmp_157_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4164 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_930 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555" [src/conv1.cpp:35]   --->   Operation 4164 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_930' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4165 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_931 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636" [src/conv1.cpp:35]   --->   Operation 4165 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_931' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4166 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_932 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_717" [src/conv1.cpp:35]   --->   Operation 4166 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_932' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4167 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_951 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562" [src/conv1.cpp:35]   --->   Operation 4167 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_951' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4168 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_952 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643" [src/conv1.cpp:35]   --->   Operation 4168 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_952' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4169 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_953 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_724" [src/conv1.cpp:35]   --->   Operation 4169 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_953' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 4170 [1/1] (0.00ns)   --->   "%sext_ln35_44 = sext i12 %select_ln35_46" [src/conv1.cpp:35]   --->   Operation 4170 'sext' 'sext_ln35_44' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln35_52 = sext i12 %select_ln35_54" [src/conv1.cpp:35]   --->   Operation 4171 'sext' 'sext_ln35_52' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4172 [1/1] (0.37ns)   --->   "%select_ln35_61 = select i1 %icmp_ln38, i12 %tmp_153_mid1, i12 %tmp_153" [src/conv1.cpp:35]   --->   Operation 4172 'select' 'select_ln35_61' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln35_59 = sext i12 %select_ln35_61" [src/conv1.cpp:35]   --->   Operation 4173 'sext' 'sext_ln35_59' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4174 [1/1] (0.37ns)   --->   "%select_ln35_65 = select i1 %icmp_ln38, i12 %tmp_157_mid1, i12 %tmp_157" [src/conv1.cpp:35]   --->   Operation 4174 'select' 'select_ln35_65' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 4175 [1/1] (0.00ns)   --->   "%sext_ln35_63 = sext i12 %select_ln35_65" [src/conv1.cpp:35]   --->   Operation 4175 'sext' 'sext_ln35_63' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4176 [1/1] (0.00ns)   --->   "%sext_ln35_64 = sext i12 %select_ln35_66" [src/conv1.cpp:35]   --->   Operation 4176 'sext' 'sext_ln35_64' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4177 [1/1] (0.79ns)   --->   "%add_ln53_302 = add i11 %mul_ln53_248, i11 %zext_ln53_89" [src/conv1.cpp:53]   --->   Operation 4177 'add' 'add_ln53_302' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4178 [1/1] (0.00ns)   --->   "%zext_ln53_95 = zext i11 %add_ln53_302" [src/conv1.cpp:53]   --->   Operation 4178 'zext' 'zext_ln53_95' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4179 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_95" [src/conv1.cpp:53]   --->   Operation 4179 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4180 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_95" [src/conv1.cpp:53]   --->   Operation 4180 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4181 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_95" [src/conv1.cpp:53]   --->   Operation 4181 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4182 [1/1] (0.00ns)   --->   "%shl_ln53_37 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_329, i3 0" [src/conv1.cpp:53]   --->   Operation 4182 'bitconcatenate' 'shl_ln53_37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4183 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_43)   --->   "%mul_ln53_43 = mul i35 %sext_ln53_43, i35 %sext_ln35_43" [src/conv1.cpp:53]   --->   Operation 4183 'mul' 'mul_ln53_43' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4184 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_43 = add i35 %shl_ln53_37, i35 %mul_ln53_43" [src/conv1.cpp:53]   --->   Operation 4184 'add' 'add_ln53_43' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4185 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_44)   --->   "%mul_ln53_44 = mul i35 %sext_ln53_44, i35 %sext_ln35_44" [src/conv1.cpp:53]   --->   Operation 4185 'mul' 'mul_ln53_44' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4186 [1/1] (0.00ns)   --->   "%shl_ln53_44 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_337, i3 0" [src/conv1.cpp:53]   --->   Operation 4186 'bitconcatenate' 'shl_ln53_44' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4187 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_50)   --->   "%mul_ln53_51 = mul i35 %sext_ln53_51, i35 %sext_ln35_51" [src/conv1.cpp:53]   --->   Operation 4187 'mul' 'mul_ln53_51' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4188 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_50 = add i35 %shl_ln53_44, i35 %mul_ln53_51" [src/conv1.cpp:53]   --->   Operation 4188 'add' 'add_ln53_50' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4189 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_51)   --->   "%mul_ln53_52 = mul i35 %sext_ln53_52, i35 %sext_ln35_52" [src/conv1.cpp:53]   --->   Operation 4189 'mul' 'mul_ln53_52' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4190 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592" [src/conv1.cpp:53]   --->   Operation 4190 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4191 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601" [src/conv1.cpp:53]   --->   Operation 4191 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4192 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610" [src/conv1.cpp:53]   --->   Operation 4192 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4193 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_54 = add i35 %shl_ln53_48, i35 %mul_ln53_56" [src/conv1.cpp:53]   --->   Operation 4193 'add' 'add_ln53_54' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4194 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_54, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4194 'partselect' 'tmp_342' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4195 [1/1] (0.00ns)   --->   "%shl_ln53_49 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_342, i3 0" [src/conv1.cpp:53]   --->   Operation 4195 'bitconcatenate' 'shl_ln53_49' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4196 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_55)   --->   "%mul_ln53_57 = mul i35 %sext_ln53_57, i35 %sext_ln35_57" [src/conv1.cpp:53]   --->   Operation 4196 'mul' 'mul_ln53_57' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4197 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_55 = add i35 %shl_ln53_49, i35 %mul_ln53_57" [src/conv1.cpp:53]   --->   Operation 4197 'add' 'add_ln53_55' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4198 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_56)   --->   "%mul_ln53_58 = mul i35 %sext_ln53_58, i35 %sext_ln35_58" [src/conv1.cpp:53]   --->   Operation 4198 'mul' 'mul_ln53_58' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4199 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_57)   --->   "%mul_ln53_59 = mul i35 %sext_ln53_59, i35 %sext_ln35_59" [src/conv1.cpp:53]   --->   Operation 4199 'mul' 'mul_ln53_59' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln53_64 = sext i24 %tmp_256" [src/conv1.cpp:53]   --->   Operation 4200 'sext' 'sext_ln53_64' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4201 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414" [src/conv1.cpp:53]   --->   Operation 4201 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4202 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423" [src/conv1.cpp:53]   --->   Operation 4202 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4203 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432" [src/conv1.cpp:53]   --->   Operation 4203 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4204 [1/1] (0.47ns)   --->   "%tmp_257 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160, i2 %trunc_ln53_4" [src/conv1.cpp:53]   --->   Operation 4204 'mux' 'tmp_257' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4205 [1/1] (0.00ns)   --->   "%sext_ln53_65 = sext i24 %tmp_257" [src/conv1.cpp:53]   --->   Operation 4205 'sext' 'sext_ln53_65' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4206 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444" [src/conv1.cpp:53]   --->   Operation 4206 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4207 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453" [src/conv1.cpp:53]   --->   Operation 4207 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4208 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462" [src/conv1.cpp:53]   --->   Operation 4208 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4209 [1/1] (0.47ns)   --->   "%tmp_258 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163, i2 %trunc_ln53_6" [src/conv1.cpp:53]   --->   Operation 4209 'mux' 'tmp_258' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4210 [1/1] (0.00ns)   --->   "%sext_ln53_66 = sext i24 %tmp_258" [src/conv1.cpp:53]   --->   Operation 4210 'sext' 'sext_ln53_66' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4211 [1/1] (0.79ns)   --->   "%add_ln53_310 = add i11 %mul_ln53_247, i11 %zext_ln53_100" [src/conv1.cpp:53]   --->   Operation 4211 'add' 'add_ln53_310' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4212 [1/1] (0.00ns)   --->   "%zext_ln53_105 = zext i11 %add_ln53_310" [src/conv1.cpp:53]   --->   Operation 4212 'zext' 'zext_ln53_105' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4213 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_105" [src/conv1.cpp:53]   --->   Operation 4213 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4214 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_105" [src/conv1.cpp:53]   --->   Operation 4214 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4215 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_105" [src/conv1.cpp:53]   --->   Operation 4215 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4216 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_13, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 4216 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_49 : Operation 4217 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1058" [src/conv1.cpp:56]   --->   Operation 4217 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 0.00>
ST_49 : Operation 4218 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_13, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 4218 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_49 : Operation 4219 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1058" [src/conv1.cpp:56]   --->   Operation 4219 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 0.00>
ST_49 : Operation 4220 [1/1] (0.00ns)   --->   "%shl_ln53_109 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_408, i3 0" [src/conv1.cpp:53]   --->   Operation 4220 'bitconcatenate' 'shl_ln53_109' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4221 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_115)   --->   "%mul_ln53_124 = mul i35 %sext_ln53_44, i35 %sext_ln35_43" [src/conv1.cpp:53]   --->   Operation 4221 'mul' 'mul_ln53_124' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4222 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_115 = add i35 %shl_ln53_109, i35 %mul_ln53_124" [src/conv1.cpp:53]   --->   Operation 4222 'add' 'add_ln53_115' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4223 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97" [src/conv1.cpp:53]   --->   Operation 4223 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4224 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106" [src/conv1.cpp:53]   --->   Operation 4224 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4225 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115" [src/conv1.cpp:53]   --->   Operation 4225 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 4226 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_121 = add i35 %shl_ln53_115, i35 %mul_ln53_131" [src/conv1.cpp:53]   --->   Operation 4226 'add' 'add_ln53_121' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4227 [1/1] (0.00ns)   --->   "%tmp_416 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_121, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4227 'partselect' 'tmp_416' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4228 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_122)   --->   "%mul_ln53_132 = mul i35 %sext_ln53_52, i35 %sext_ln35_51" [src/conv1.cpp:53]   --->   Operation 4228 'mul' 'mul_ln53_132' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4229 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_127 = add i35 %shl_ln53_121, i35 %mul_ln53_138" [src/conv1.cpp:53]   --->   Operation 4229 'add' 'add_ln53_127' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4230 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_127, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4230 'partselect' 'tmp_423' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4231 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_128)   --->   "%mul_ln53_139 = mul i35 %sext_ln53_59, i35 %sext_ln35_58" [src/conv1.cpp:53]   --->   Operation 4231 'mul' 'mul_ln53_139' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4232 [1/1] (2.96ns)   --->   "%mul_ln53_144 = mul i35 %sext_ln53_64, i35 %sext_ln35_63" [src/conv1.cpp:53]   --->   Operation 4232 'mul' 'mul_ln53_144' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4233 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_144, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4233 'partselect' 'tmp_429' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4234 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_133)   --->   "%mul_ln53_145 = mul i35 %sext_ln53_65, i35 %sext_ln35_64" [src/conv1.cpp:53]   --->   Operation 4234 'mul' 'mul_ln53_145' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4235 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_180 = add i35 %shl_ln53_174, i35 %mul_ln53_197" [src/conv1.cpp:53]   --->   Operation 4235 'add' 'add_ln53_180' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4236 [1/1] (0.00ns)   --->   "%tmp_482 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_180, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4236 'partselect' 'tmp_482' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4237 [1/1] (0.00ns)   --->   "%sext_ln56_42 = sext i32 %add_ln56_21" [src/conv1.cpp:56]   --->   Operation 4237 'sext' 'sext_ln56_42' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4238 [1/1] (0.00ns)   --->   "%sext_ln56_43 = sext i32 %tmp_482" [src/conv1.cpp:56]   --->   Operation 4238 'sext' 'sext_ln56_43' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4239 [1/1] (1.01ns)   --->   "%sub_ln56_21 = sub i33 0, i33 %sext_ln56_42" [src/conv1.cpp:56]   --->   Operation 4239 'sub' 'sub_ln56_21' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4240 [1/1] (1.01ns)   --->   "%icmp_ln56_21 = icmp_eq  i33 %sext_ln56_43, i33 %sub_ln56_21" [src/conv1.cpp:56]   --->   Operation 4240 'icmp' 'icmp_ln56_21' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4241 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_21, void %if.end.i.i.2.3, void %if.then.i.i.2.3" [src/conv1.cpp:56]   --->   Operation 4241 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4242 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01276, void %V32.i.i24.i.i103.2.case.11277" [src/conv1.cpp:56]   --->   Operation 4242 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_21)> <Delay = 0.00>
ST_49 : Operation 4243 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 4243 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_49 : Operation 4244 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1275" [src/conv1.cpp:56]   --->   Operation 4244 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_21)> <Delay = 0.00>
ST_49 : Operation 4245 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 4245 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_49 : Operation 4246 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1275" [src/conv1.cpp:56]   --->   Operation 4246 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_21)> <Delay = 0.00>
ST_49 : Operation 4247 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.2.3" [src/conv1.cpp:56]   --->   Operation 4247 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_21)> <Delay = 0.00>
ST_49 : Operation 4248 [1/1] (1.01ns)   --->   "%add_ln56_22 = add i32 %tmp_482, i32 %add_ln56_21" [src/conv1.cpp:56]   --->   Operation 4248 'add' 'add_ln56_22' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4249 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01141, void %V32.i.i24.i.i103.2.case.11142" [src/conv1.cpp:56]   --->   Operation 4249 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4250 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_193)   --->   "%mul_ln53_212 = mul i35 %sext_ln53_52, i35 %sext_ln35_50" [src/conv1.cpp:53]   --->   Operation 4250 'mul' 'mul_ln53_212' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4251 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_198 = add i35 %shl_ln53_192, i35 %mul_ln53_218" [src/conv1.cpp:53]   --->   Operation 4251 'add' 'add_ln53_198' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4252 [1/1] (0.00ns)   --->   "%tmp_503 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_198, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4252 'partselect' 'tmp_503' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4253 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_199)   --->   "%mul_ln53_219 = mul i35 %sext_ln53_59, i35 %sext_ln35_57" [src/conv1.cpp:53]   --->   Operation 4253 'mul' 'mul_ln53_219' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4254 [1/1] (2.96ns)   --->   "%mul_ln53_225 = mul i35 %sext_ln53_65, i35 %sext_ln35_63" [src/conv1.cpp:53]   --->   Operation 4254 'mul' 'mul_ln53_225' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4255 [1/1] (0.00ns)   --->   "%tmp_510 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_225, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4255 'partselect' 'tmp_510' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_49 : Operation 4256 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_205)   --->   "%mul_ln53_226 = mul i35 %sext_ln53_66, i35 %sext_ln35_64" [src/conv1.cpp:53]   --->   Operation 4256 'mul' 'mul_ln53_226' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 2.70>
ST_50 : Operation 4257 [1/1] (0.76ns)   --->   "%empty_300 = add i8 %empty_233, i8 67" [src/conv1.cpp:35]   --->   Operation 4257 'add' 'empty_300' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4258 [1/1] (0.00ns)   --->   "%p_cast77 = zext i8 %empty_300" [src/conv1.cpp:35]   --->   Operation 4258 'zext' 'p_cast77' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4259 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast77" [src/conv1.cpp:35]   --->   Operation 4259 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4260 [1/1] (0.76ns)   --->   "%empty_307 = add i8 %empty_233, i8 74" [src/conv1.cpp:35]   --->   Operation 4260 'add' 'empty_307' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4261 [1/1] (0.00ns)   --->   "%p_cast84 = zext i8 %empty_307" [src/conv1.cpp:35]   --->   Operation 4261 'zext' 'p_cast84' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4262 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast84" [src/conv1.cpp:35]   --->   Operation 4262 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4263 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast77" [src/conv1.cpp:35]   --->   Operation 4263 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4264 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast84" [src/conv1.cpp:35]   --->   Operation 4264 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4265 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast77" [src/conv1.cpp:35]   --->   Operation 4265 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4266 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast84" [src/conv1.cpp:35]   --->   Operation 4266 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4267 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56" [src/conv1.cpp:35]   --->   Operation 4267 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4268 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137" [src/conv1.cpp:35]   --->   Operation 4268 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4269 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218" [src/conv1.cpp:35]   --->   Operation 4269 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4270 [1/1] (0.47ns)   --->   "%tmp_147 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4270 'mux' 'tmp_147' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4271 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63" [src/conv1.cpp:35]   --->   Operation 4271 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4272 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144" [src/conv1.cpp:35]   --->   Operation 4272 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4273 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225" [src/conv1.cpp:35]   --->   Operation 4273 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4274 [1/1] (0.47ns)   --->   "%tmp_154 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4274 'mux' 'tmp_154' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4275 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70" [src/conv1.cpp:35]   --->   Operation 4275 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4276 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151" [src/conv1.cpp:35]   --->   Operation 4276 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4277 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232" [src/conv1.cpp:35]   --->   Operation 4277 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4278 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77" [src/conv1.cpp:35]   --->   Operation 4278 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4279 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158" [src/conv1.cpp:35]   --->   Operation 4279 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4280 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239" [src/conv1.cpp:35]   --->   Operation 4280 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4281 [1/1] (0.76ns)   --->   "%empty_376 = add i8 %empty_323, i8 53" [src/conv1.cpp:35]   --->   Operation 4281 'add' 'empty_376' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4282 [1/1] (0.00ns)   --->   "%p_cast144 = zext i8 %empty_376" [src/conv1.cpp:35]   --->   Operation 4282 'zext' 'p_cast144' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4283 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast144" [src/conv1.cpp:35]   --->   Operation 4283 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4284 [1/1] (0.76ns)   --->   "%empty_383 = add i8 %empty_323, i8 60" [src/conv1.cpp:35]   --->   Operation 4284 'add' 'empty_383' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4285 [1/1] (0.00ns)   --->   "%p_cast151 = zext i8 %empty_383" [src/conv1.cpp:35]   --->   Operation 4285 'zext' 'p_cast151' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4286 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast151" [src/conv1.cpp:35]   --->   Operation 4286 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4287 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast144" [src/conv1.cpp:35]   --->   Operation 4287 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4288 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast151" [src/conv1.cpp:35]   --->   Operation 4288 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4289 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_704 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast144" [src/conv1.cpp:35]   --->   Operation 4289 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_704' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4290 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_711 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast151" [src/conv1.cpp:35]   --->   Operation 4290 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_711' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 4291 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_891 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542" [src/conv1.cpp:35]   --->   Operation 4291 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_891' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4292 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_892 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623" [src/conv1.cpp:35]   --->   Operation 4292 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_892' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4293 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_893 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_704" [src/conv1.cpp:35]   --->   Operation 4293 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_893' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4294 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_912 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549" [src/conv1.cpp:35]   --->   Operation 4294 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_912' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4295 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_913 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630" [src/conv1.cpp:35]   --->   Operation 4295 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_913' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4296 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_914 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_711" [src/conv1.cpp:35]   --->   Operation 4296 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_914' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4297 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_930 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555" [src/conv1.cpp:35]   --->   Operation 4297 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_930' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4298 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_931 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636" [src/conv1.cpp:35]   --->   Operation 4298 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_931' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4299 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_932 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_717" [src/conv1.cpp:35]   --->   Operation 4299 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_932' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4300 [1/1] (0.47ns)   --->   "%tmp_160_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_930, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_931, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_932, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4300 'mux' 'tmp_160_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4301 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_951 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562" [src/conv1.cpp:35]   --->   Operation 4301 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_951' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4302 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_952 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643" [src/conv1.cpp:35]   --->   Operation 4302 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_952' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4303 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_953 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_724" [src/conv1.cpp:35]   --->   Operation 4303 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_953' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 4304 [1/1] (0.47ns)   --->   "%tmp_167_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_951, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_952, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_953, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4304 'mux' 'tmp_167_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4305 [1/1] (0.00ns)   --->   "%sext_ln35_65 = sext i12 %select_ln35_67" [src/conv1.cpp:35]   --->   Operation 4305 'sext' 'sext_ln35_65' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4306 [1/1] (0.37ns)   --->   "%select_ln35_68 = select i1 %icmp_ln38, i12 %tmp_160_mid1, i12 %tmp_160" [src/conv1.cpp:35]   --->   Operation 4306 'select' 'select_ln35_68' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 4307 [1/1] (0.37ns)   --->   "%select_ln35_75 = select i1 %icmp_ln38, i12 %tmp_167_mid1, i12 %tmp_167" [src/conv1.cpp:35]   --->   Operation 4307 'select' 'select_ln35_75' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 4308 [1/1] (0.79ns)   --->   "%add_ln53_268 = add i11 %mul_ln53_250, i11 %zext_ln53_45" [src/conv1.cpp:53]   --->   Operation 4308 'add' 'add_ln53_268' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4309 [1/1] (0.00ns)   --->   "%zext_ln53_53 = zext i11 %add_ln53_268" [src/conv1.cpp:53]   --->   Operation 4309 'zext' 'zext_ln53_53' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4310 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_53" [src/conv1.cpp:53]   --->   Operation 4310 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4311 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_53" [src/conv1.cpp:53]   --->   Operation 4311 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4312 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_53" [src/conv1.cpp:53]   --->   Operation 4312 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4313 [1/1] (0.79ns)   --->   "%add_ln53_285 = add i11 %mul_ln53_249, i11 %zext_ln53_67" [src/conv1.cpp:53]   --->   Operation 4313 'add' 'add_ln53_285' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4314 [1/1] (0.00ns)   --->   "%zext_ln53_74 = zext i11 %add_ln53_285" [src/conv1.cpp:53]   --->   Operation 4314 'zext' 'zext_ln53_74' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4315 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_74" [src/conv1.cpp:53]   --->   Operation 4315 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4316 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_74" [src/conv1.cpp:53]   --->   Operation 4316 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4317 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_74" [src/conv1.cpp:53]   --->   Operation 4317 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4318 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_43 = add i35 %shl_ln53_37, i35 %mul_ln53_43" [src/conv1.cpp:53]   --->   Operation 4318 'add' 'add_ln53_43' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4319 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_43, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4319 'partselect' 'tmp_330' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4320 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_44)   --->   "%mul_ln53_44 = mul i35 %sext_ln53_44, i35 %sext_ln35_44" [src/conv1.cpp:53]   --->   Operation 4320 'mul' 'mul_ln53_44' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4321 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_50 = add i35 %shl_ln53_44, i35 %mul_ln53_51" [src/conv1.cpp:53]   --->   Operation 4321 'add' 'add_ln53_50' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4322 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_50, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4322 'partselect' 'tmp_338' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4323 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_51)   --->   "%mul_ln53_52 = mul i35 %sext_ln53_52, i35 %sext_ln35_52" [src/conv1.cpp:53]   --->   Operation 4323 'mul' 'mul_ln53_52' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4324 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592" [src/conv1.cpp:53]   --->   Operation 4324 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4325 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601" [src/conv1.cpp:53]   --->   Operation 4325 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4326 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610" [src/conv1.cpp:53]   --->   Operation 4326 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4327 [1/1] (0.47ns)   --->   "%tmp_244 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232, i2 %trunc_ln53_7" [src/conv1.cpp:53]   --->   Operation 4327 'mux' 'tmp_244' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4328 [1/1] (0.00ns)   --->   "%sext_ln53_53 = sext i24 %tmp_244" [src/conv1.cpp:53]   --->   Operation 4328 'sext' 'sext_ln53_53' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4329 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_55 = add i35 %shl_ln53_49, i35 %mul_ln53_57" [src/conv1.cpp:53]   --->   Operation 4329 'add' 'add_ln53_55' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4330 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_55, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4330 'partselect' 'tmp_343' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4331 [1/1] (0.00ns)   --->   "%shl_ln53_50 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_343, i3 0" [src/conv1.cpp:53]   --->   Operation 4331 'bitconcatenate' 'shl_ln53_50' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4332 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_56)   --->   "%mul_ln53_58 = mul i35 %sext_ln53_58, i35 %sext_ln35_58" [src/conv1.cpp:53]   --->   Operation 4332 'mul' 'mul_ln53_58' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4333 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_56 = add i35 %shl_ln53_50, i35 %mul_ln53_58" [src/conv1.cpp:53]   --->   Operation 4333 'add' 'add_ln53_56' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4334 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_57)   --->   "%mul_ln53_59 = mul i35 %sext_ln53_59, i35 %sext_ln35_59" [src/conv1.cpp:53]   --->   Operation 4334 'mul' 'mul_ln53_59' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4335 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533" [src/conv1.cpp:53]   --->   Operation 4335 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4336 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542" [src/conv1.cpp:53]   --->   Operation 4336 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4337 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551" [src/conv1.cpp:53]   --->   Operation 4337 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4338 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_61)   --->   "%mul_ln53_64 = mul i35 %sext_ln53_64, i35 %sext_ln35_64" [src/conv1.cpp:53]   --->   Operation 4338 'mul' 'mul_ln53_64' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4339 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474" [src/conv1.cpp:53]   --->   Operation 4339 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4340 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483" [src/conv1.cpp:53]   --->   Operation 4340 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4341 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492" [src/conv1.cpp:53]   --->   Operation 4341 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4342 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_115 = add i35 %shl_ln53_109, i35 %mul_ln53_124" [src/conv1.cpp:53]   --->   Operation 4342 'add' 'add_ln53_115' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4343 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97" [src/conv1.cpp:53]   --->   Operation 4343 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4344 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106" [src/conv1.cpp:53]   --->   Operation 4344 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4345 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115" [src/conv1.cpp:53]   --->   Operation 4345 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 4346 [1/1] (0.47ns)   --->   "%tmp_279 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83, i2 %trunc_ln53_9" [src/conv1.cpp:53]   --->   Operation 4346 'mux' 'tmp_279' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln53_85 = sext i24 %tmp_279" [src/conv1.cpp:53]   --->   Operation 4347 'sext' 'sext_ln53_85' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4348 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_115, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4348 'partselect' 'tmp_409' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4349 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_116)   --->   "%mul_ln53_125 = mul i35 %sext_ln53_85, i35 %sext_ln35_44" [src/conv1.cpp:53]   --->   Operation 4349 'mul' 'mul_ln53_125' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4350 [1/1] (0.00ns)   --->   "%shl_ln53_116 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_416, i3 0" [src/conv1.cpp:53]   --->   Operation 4350 'bitconcatenate' 'shl_ln53_116' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4351 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_122)   --->   "%mul_ln53_132 = mul i35 %sext_ln53_52, i35 %sext_ln35_51" [src/conv1.cpp:53]   --->   Operation 4351 'mul' 'mul_ln53_132' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4352 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_122 = add i35 %shl_ln53_116, i35 %mul_ln53_132" [src/conv1.cpp:53]   --->   Operation 4352 'add' 'add_ln53_122' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4353 [1/1] (0.00ns)   --->   "%shl_ln53_122 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_423, i3 0" [src/conv1.cpp:53]   --->   Operation 4353 'bitconcatenate' 'shl_ln53_122' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4354 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_128)   --->   "%mul_ln53_139 = mul i35 %sext_ln53_59, i35 %sext_ln35_58" [src/conv1.cpp:53]   --->   Operation 4354 'mul' 'mul_ln53_139' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4355 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_128 = add i35 %shl_ln53_122, i35 %mul_ln53_139" [src/conv1.cpp:53]   --->   Operation 4355 'add' 'add_ln53_128' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4356 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_133)   --->   "%mul_ln53_145 = mul i35 %sext_ln53_65, i35 %sext_ln35_64" [src/conv1.cpp:53]   --->   Operation 4356 'mul' 'mul_ln53_145' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4357 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_134)   --->   "%mul_ln53_146 = mul i35 %sext_ln53_66, i35 %sext_ln35_65" [src/conv1.cpp:53]   --->   Operation 4357 'mul' 'mul_ln53_146' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4358 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_22, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 4358 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_50 : Operation 4359 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1140" [src/conv1.cpp:56]   --->   Operation 4359 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 0.00>
ST_50 : Operation 4360 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_22, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 4360 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_50 : Operation 4361 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1140" [src/conv1.cpp:56]   --->   Operation 4361 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 0.00>
ST_50 : Operation 4362 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_187)   --->   "%mul_ln53_205 = mul i35 %sext_ln53_85, i35 %sext_ln35_43" [src/conv1.cpp:53]   --->   Operation 4362 'mul' 'mul_ln53_205' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4363 [1/1] (0.00ns)   --->   "%shl_ln53_187 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_496, i3 0" [src/conv1.cpp:53]   --->   Operation 4363 'bitconcatenate' 'shl_ln53_187' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4364 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_193)   --->   "%mul_ln53_212 = mul i35 %sext_ln53_52, i35 %sext_ln35_50" [src/conv1.cpp:53]   --->   Operation 4364 'mul' 'mul_ln53_212' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4365 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_193 = add i35 %shl_ln53_187, i35 %mul_ln53_212" [src/conv1.cpp:53]   --->   Operation 4365 'add' 'add_ln53_193' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4366 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_194)   --->   "%mul_ln53_213 = mul i35 %sext_ln53_53, i35 %sext_ln35_51" [src/conv1.cpp:53]   --->   Operation 4366 'mul' 'mul_ln53_213' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4367 [1/1] (0.00ns)   --->   "%shl_ln53_193 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_503, i3 0" [src/conv1.cpp:53]   --->   Operation 4367 'bitconcatenate' 'shl_ln53_193' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_50 : Operation 4368 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_199)   --->   "%mul_ln53_219 = mul i35 %sext_ln53_59, i35 %sext_ln35_57" [src/conv1.cpp:53]   --->   Operation 4368 'mul' 'mul_ln53_219' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4369 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_199 = add i35 %shl_ln53_193, i35 %mul_ln53_219" [src/conv1.cpp:53]   --->   Operation 4369 'add' 'add_ln53_199' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4370 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_205)   --->   "%mul_ln53_226 = mul i35 %sext_ln53_66, i35 %sext_ln35_64" [src/conv1.cpp:53]   --->   Operation 4370 'mul' 'mul_ln53_226' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 2.70>
ST_51 : Operation 4371 [1/1] (0.76ns)   --->   "%empty_294 = add i8 %empty_233, i8 61" [src/conv1.cpp:35]   --->   Operation 4371 'add' 'empty_294' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4372 [1/1] (0.00ns)   --->   "%p_cast71 = zext i8 %empty_294" [src/conv1.cpp:35]   --->   Operation 4372 'zext' 'p_cast71' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4373 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast71" [src/conv1.cpp:35]   --->   Operation 4373 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4374 [1/1] (0.76ns)   --->   "%empty_301 = add i8 %empty_233, i8 68" [src/conv1.cpp:35]   --->   Operation 4374 'add' 'empty_301' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4375 [1/1] (0.00ns)   --->   "%p_cast78 = zext i8 %empty_301" [src/conv1.cpp:35]   --->   Operation 4375 'zext' 'p_cast78' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4376 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast78" [src/conv1.cpp:35]   --->   Operation 4376 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4377 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast71" [src/conv1.cpp:35]   --->   Operation 4377 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4378 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast78" [src/conv1.cpp:35]   --->   Operation 4378 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4379 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast71" [src/conv1.cpp:35]   --->   Operation 4379 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4380 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast78" [src/conv1.cpp:35]   --->   Operation 4380 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4381 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64" [src/conv1.cpp:35]   --->   Operation 4381 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4382 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145" [src/conv1.cpp:35]   --->   Operation 4382 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4383 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226" [src/conv1.cpp:35]   --->   Operation 4383 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4384 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70" [src/conv1.cpp:35]   --->   Operation 4384 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4385 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151" [src/conv1.cpp:35]   --->   Operation 4385 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4386 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232" [src/conv1.cpp:35]   --->   Operation 4386 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4387 [1/1] (0.47ns)   --->   "%tmp_161 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4387 'mux' 'tmp_161' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4388 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71" [src/conv1.cpp:35]   --->   Operation 4388 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4389 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152" [src/conv1.cpp:35]   --->   Operation 4389 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4390 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233" [src/conv1.cpp:35]   --->   Operation 4390 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4391 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77" [src/conv1.cpp:35]   --->   Operation 4391 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4392 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158" [src/conv1.cpp:35]   --->   Operation 4392 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4393 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239" [src/conv1.cpp:35]   --->   Operation 4393 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4394 [1/1] (0.47ns)   --->   "%tmp_168 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4394 'mux' 'tmp_168' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4395 [1/1] (0.76ns)   --->   "%empty_390 = add i8 %empty_323, i8 67" [src/conv1.cpp:35]   --->   Operation 4395 'add' 'empty_390' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4396 [1/1] (0.00ns)   --->   "%p_cast158 = zext i8 %empty_390" [src/conv1.cpp:35]   --->   Operation 4396 'zext' 'p_cast158' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4397 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast158" [src/conv1.cpp:35]   --->   Operation 4397 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4398 [1/1] (0.76ns)   --->   "%empty_397 = add i8 %empty_323, i8 74" [src/conv1.cpp:35]   --->   Operation 4398 'add' 'empty_397' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4399 [1/1] (0.00ns)   --->   "%p_cast165 = zext i8 %empty_397" [src/conv1.cpp:35]   --->   Operation 4399 'zext' 'p_cast165' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4400 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast165" [src/conv1.cpp:35]   --->   Operation 4400 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4401 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast158" [src/conv1.cpp:35]   --->   Operation 4401 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4402 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast165" [src/conv1.cpp:35]   --->   Operation 4402 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4403 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_718 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast158" [src/conv1.cpp:35]   --->   Operation 4403 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_718' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4404 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_725 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast165" [src/conv1.cpp:35]   --->   Operation 4404 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_725' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 4405 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_891 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542" [src/conv1.cpp:35]   --->   Operation 4405 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_891' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4406 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_892 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623" [src/conv1.cpp:35]   --->   Operation 4406 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_892' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4407 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_893 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_704" [src/conv1.cpp:35]   --->   Operation 4407 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_893' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4408 [1/1] (0.47ns)   --->   "%tmp_147_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_891, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_892, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_893, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4408 'mux' 'tmp_147_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4409 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_912 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549" [src/conv1.cpp:35]   --->   Operation 4409 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_912' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4410 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_913 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630" [src/conv1.cpp:35]   --->   Operation 4410 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_913' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4411 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_914 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_711" [src/conv1.cpp:35]   --->   Operation 4411 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_914' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4412 [1/1] (0.47ns)   --->   "%tmp_154_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_912, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_913, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_914, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4412 'mux' 'tmp_154_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4413 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_933 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556" [src/conv1.cpp:35]   --->   Operation 4413 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_933' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4414 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_934 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637" [src/conv1.cpp:35]   --->   Operation 4414 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_934' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4415 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_935 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_718" [src/conv1.cpp:35]   --->   Operation 4415 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_935' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4416 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_954 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563" [src/conv1.cpp:35]   --->   Operation 4416 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_954' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4417 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_955 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644" [src/conv1.cpp:35]   --->   Operation 4417 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_955' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4418 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_956 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_725" [src/conv1.cpp:35]   --->   Operation 4418 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_956' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 4419 [1/1] (0.37ns)   --->   "%select_ln35_55 = select i1 %icmp_ln38, i12 %tmp_147_mid1, i12 %tmp_147" [src/conv1.cpp:35]   --->   Operation 4419 'select' 'select_ln35_55' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 4420 [1/1] (0.37ns)   --->   "%select_ln35_62 = select i1 %icmp_ln38, i12 %tmp_154_mid1, i12 %tmp_154" [src/conv1.cpp:35]   --->   Operation 4420 'select' 'select_ln35_62' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 4421 [1/1] (0.00ns)   --->   "%sext_ln35_66 = sext i12 %select_ln35_68" [src/conv1.cpp:35]   --->   Operation 4421 'sext' 'sext_ln35_66' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4422 [1/1] (0.79ns)   --->   "%add_ln53_232 = add i11 %mul_ln53_250, i11 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 4422 'add' 'add_ln53_232' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4423 [1/1] (0.00ns)   --->   "%zext_ln53_10 = zext i11 %add_ln53_232" [src/conv1.cpp:53]   --->   Operation 4423 'zext' 'zext_ln53_10' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4424 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_10" [src/conv1.cpp:53]   --->   Operation 4424 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4425 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_10" [src/conv1.cpp:53]   --->   Operation 4425 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4426 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_10" [src/conv1.cpp:53]   --->   Operation 4426 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4427 [1/1] (0.00ns)   --->   "%shl_ln53_38 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_330, i3 0" [src/conv1.cpp:53]   --->   Operation 4427 'bitconcatenate' 'shl_ln53_38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4428 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_44)   --->   "%mul_ln53_44 = mul i35 %sext_ln53_44, i35 %sext_ln35_44" [src/conv1.cpp:53]   --->   Operation 4428 'mul' 'mul_ln53_44' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4429 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_44 = add i35 %shl_ln53_38, i35 %mul_ln53_44" [src/conv1.cpp:53]   --->   Operation 4429 'add' 'add_ln53_44' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4430 [1/1] (0.00ns)   --->   "%shl_ln53_45 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_338, i3 0" [src/conv1.cpp:53]   --->   Operation 4430 'bitconcatenate' 'shl_ln53_45' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4431 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_51)   --->   "%mul_ln53_52 = mul i35 %sext_ln53_52, i35 %sext_ln35_52" [src/conv1.cpp:53]   --->   Operation 4431 'mul' 'mul_ln53_52' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4432 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_51 = add i35 %shl_ln53_45, i35 %mul_ln53_52" [src/conv1.cpp:53]   --->   Operation 4432 'add' 'add_ln53_51' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4433 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_56 = add i35 %shl_ln53_50, i35 %mul_ln53_58" [src/conv1.cpp:53]   --->   Operation 4433 'add' 'add_ln53_56' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4434 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_56, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4434 'partselect' 'tmp_344' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4435 [1/1] (0.00ns)   --->   "%shl_ln53_51 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_344, i3 0" [src/conv1.cpp:53]   --->   Operation 4435 'bitconcatenate' 'shl_ln53_51' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4436 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_57)   --->   "%mul_ln53_59 = mul i35 %sext_ln53_59, i35 %sext_ln35_59" [src/conv1.cpp:53]   --->   Operation 4436 'mul' 'mul_ln53_59' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4437 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_57 = add i35 %shl_ln53_51, i35 %mul_ln53_59" [src/conv1.cpp:53]   --->   Operation 4437 'add' 'add_ln53_57' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4438 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533" [src/conv1.cpp:53]   --->   Operation 4438 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4439 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542" [src/conv1.cpp:53]   --->   Operation 4439 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4440 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551" [src/conv1.cpp:53]   --->   Operation 4440 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4441 [1/1] (0.47ns)   --->   "%tmp_251 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199, i2 %trunc_ln53_2" [src/conv1.cpp:53]   --->   Operation 4441 'mux' 'tmp_251' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4442 [1/1] (0.00ns)   --->   "%sext_ln53_60 = sext i24 %tmp_251" [src/conv1.cpp:53]   --->   Operation 4442 'sext' 'sext_ln53_60' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4443 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348" [src/conv1.cpp:53]   --->   Operation 4443 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4444 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357" [src/conv1.cpp:53]   --->   Operation 4444 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4445 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366" [src/conv1.cpp:53]   --->   Operation 4445 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4446 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_61)   --->   "%mul_ln53_64 = mul i35 %sext_ln53_64, i35 %sext_ln35_64" [src/conv1.cpp:53]   --->   Operation 4446 'mul' 'mul_ln53_64' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4447 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_62)   --->   "%mul_ln53_65 = mul i35 %sext_ln53_65, i35 %sext_ln35_65" [src/conv1.cpp:53]   --->   Operation 4447 'mul' 'mul_ln53_65' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4448 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474" [src/conv1.cpp:53]   --->   Operation 4448 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4449 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483" [src/conv1.cpp:53]   --->   Operation 4449 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4450 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492" [src/conv1.cpp:53]   --->   Operation 4450 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4451 [1/1] (0.47ns)   --->   "%tmp_259 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166, i2 %trunc_ln53_8" [src/conv1.cpp:53]   --->   Operation 4451 'mux' 'tmp_259' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4452 [1/1] (0.00ns)   --->   "%sext_ln53_67 = sext i24 %tmp_259" [src/conv1.cpp:53]   --->   Operation 4452 'sext' 'sext_ln53_67' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4453 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_116)   --->   "%mul_ln53_125 = mul i35 %sext_ln53_85, i35 %sext_ln35_44" [src/conv1.cpp:53]   --->   Operation 4453 'mul' 'mul_ln53_125' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4454 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_122 = add i35 %shl_ln53_116, i35 %mul_ln53_132" [src/conv1.cpp:53]   --->   Operation 4454 'add' 'add_ln53_122' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4455 [1/1] (0.00ns)   --->   "%tmp_417 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_122, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4455 'partselect' 'tmp_417' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4456 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_128 = add i35 %shl_ln53_122, i35 %mul_ln53_139" [src/conv1.cpp:53]   --->   Operation 4456 'add' 'add_ln53_128' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4457 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_128, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4457 'partselect' 'tmp_424' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4458 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_129)   --->   "%mul_ln53_140 = mul i35 %sext_ln53_60, i35 %sext_ln35_59" [src/conv1.cpp:53]   --->   Operation 4458 'mul' 'mul_ln53_140' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4459 [1/1] (0.00ns)   --->   "%shl_ln53_127 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_429, i3 0" [src/conv1.cpp:53]   --->   Operation 4459 'bitconcatenate' 'shl_ln53_127' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4460 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_133)   --->   "%mul_ln53_145 = mul i35 %sext_ln53_65, i35 %sext_ln35_64" [src/conv1.cpp:53]   --->   Operation 4460 'mul' 'mul_ln53_145' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4461 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_133 = add i35 %shl_ln53_127, i35 %mul_ln53_145" [src/conv1.cpp:53]   --->   Operation 4461 'add' 'add_ln53_133' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4462 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_134)   --->   "%mul_ln53_146 = mul i35 %sext_ln53_66, i35 %sext_ln35_65" [src/conv1.cpp:53]   --->   Operation 4462 'mul' 'mul_ln53_146' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4463 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_135)   --->   "%mul_ln53_147 = mul i35 %sext_ln53_67, i35 %sext_ln35_66" [src/conv1.cpp:53]   --->   Operation 4463 'mul' 'mul_ln53_147' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4464 [1/1] (0.79ns)   --->   "%add_ln53_319 = add i11 %mul_ln53_247, i11 %zext_ln53_111" [src/conv1.cpp:53]   --->   Operation 4464 'add' 'add_ln53_319' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4465 [1/1] (0.00ns)   --->   "%zext_ln53_116 = zext i11 %add_ln53_319" [src/conv1.cpp:53]   --->   Operation 4465 'zext' 'zext_ln53_116' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4466 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_116" [src/conv1.cpp:53]   --->   Operation 4466 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4467 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_116" [src/conv1.cpp:53]   --->   Operation 4467 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4468 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_116" [src/conv1.cpp:53]   --->   Operation 4468 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4469 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_187)   --->   "%mul_ln53_205 = mul i35 %sext_ln53_85, i35 %sext_ln35_43" [src/conv1.cpp:53]   --->   Operation 4469 'mul' 'mul_ln53_205' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4470 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41" [src/conv1.cpp:53]   --->   Operation 4470 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4471 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50" [src/conv1.cpp:53]   --->   Operation 4471 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4472 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59" [src/conv1.cpp:53]   --->   Operation 4472 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 4473 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_193 = add i35 %shl_ln53_187, i35 %mul_ln53_212" [src/conv1.cpp:53]   --->   Operation 4473 'add' 'add_ln53_193' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4474 [1/1] (0.00ns)   --->   "%tmp_497 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_193, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4474 'partselect' 'tmp_497' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4475 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_194)   --->   "%mul_ln53_213 = mul i35 %sext_ln53_53, i35 %sext_ln35_51" [src/conv1.cpp:53]   --->   Operation 4475 'mul' 'mul_ln53_213' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4476 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_199 = add i35 %shl_ln53_193, i35 %mul_ln53_219" [src/conv1.cpp:53]   --->   Operation 4476 'add' 'add_ln53_199' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4477 [1/1] (0.00ns)   --->   "%tmp_504 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_199, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4477 'partselect' 'tmp_504' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4478 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_200)   --->   "%mul_ln53_220 = mul i35 %sext_ln53_60, i35 %sext_ln35_58" [src/conv1.cpp:53]   --->   Operation 4478 'mul' 'mul_ln53_220' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4479 [1/1] (0.00ns)   --->   "%shl_ln53_199 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_510, i3 0" [src/conv1.cpp:53]   --->   Operation 4479 'bitconcatenate' 'shl_ln53_199' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_51 : Operation 4480 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_205)   --->   "%mul_ln53_226 = mul i35 %sext_ln53_66, i35 %sext_ln35_64" [src/conv1.cpp:53]   --->   Operation 4480 'mul' 'mul_ln53_226' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4481 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_205 = add i35 %shl_ln53_199, i35 %mul_ln53_226" [src/conv1.cpp:53]   --->   Operation 4481 'add' 'add_ln53_205' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4482 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_206)   --->   "%mul_ln53_227 = mul i35 %sext_ln53_67, i35 %sext_ln35_65" [src/conv1.cpp:53]   --->   Operation 4482 'mul' 'mul_ln53_227' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 5.32>
ST_52 : Operation 4483 [1/1] (0.76ns)   --->   "%empty_305 = add i8 %empty_233, i8 72" [src/conv1.cpp:35]   --->   Operation 4483 'add' 'empty_305' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4484 [1/1] (0.00ns)   --->   "%p_cast82 = zext i8 %empty_305" [src/conv1.cpp:35]   --->   Operation 4484 'zext' 'p_cast82' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4485 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast82" [src/conv1.cpp:35]   --->   Operation 4485 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4486 [1/1] (0.76ns)   --->   "%empty_308 = add i8 %empty_233, i8 75" [src/conv1.cpp:35]   --->   Operation 4486 'add' 'empty_308' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4487 [1/1] (0.00ns)   --->   "%p_cast85 = zext i8 %empty_308" [src/conv1.cpp:35]   --->   Operation 4487 'zext' 'p_cast85' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4488 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast85" [src/conv1.cpp:35]   --->   Operation 4488 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4489 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast82" [src/conv1.cpp:35]   --->   Operation 4489 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4490 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast85" [src/conv1.cpp:35]   --->   Operation 4490 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4491 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast82" [src/conv1.cpp:35]   --->   Operation 4491 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4492 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast85" [src/conv1.cpp:35]   --->   Operation 4492 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4493 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64" [src/conv1.cpp:35]   --->   Operation 4493 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4494 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145" [src/conv1.cpp:35]   --->   Operation 4494 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4495 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226" [src/conv1.cpp:35]   --->   Operation 4495 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4496 [1/1] (0.47ns)   --->   "%tmp_155 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4496 'mux' 'tmp_155' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4497 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71" [src/conv1.cpp:35]   --->   Operation 4497 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4498 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152" [src/conv1.cpp:35]   --->   Operation 4498 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4499 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233" [src/conv1.cpp:35]   --->   Operation 4499 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4500 [1/1] (0.47ns)   --->   "%tmp_162 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4500 'mux' 'tmp_162' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4501 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75" [src/conv1.cpp:35]   --->   Operation 4501 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4502 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156" [src/conv1.cpp:35]   --->   Operation 4502 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4503 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237" [src/conv1.cpp:35]   --->   Operation 4503 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4504 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78" [src/conv1.cpp:35]   --->   Operation 4504 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4505 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159" [src/conv1.cpp:35]   --->   Operation 4505 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4506 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240" [src/conv1.cpp:35]   --->   Operation 4506 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4507 [1/1] (0.76ns)   --->   "%empty_384 = add i8 %empty_323, i8 61" [src/conv1.cpp:35]   --->   Operation 4507 'add' 'empty_384' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4508 [1/1] (0.00ns)   --->   "%p_cast152 = zext i8 %empty_384" [src/conv1.cpp:35]   --->   Operation 4508 'zext' 'p_cast152' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4509 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast152" [src/conv1.cpp:35]   --->   Operation 4509 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4510 [1/1] (0.76ns)   --->   "%empty_391 = add i8 %empty_323, i8 68" [src/conv1.cpp:35]   --->   Operation 4510 'add' 'empty_391' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4511 [1/1] (0.00ns)   --->   "%p_cast159 = zext i8 %empty_391" [src/conv1.cpp:35]   --->   Operation 4511 'zext' 'p_cast159' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4512 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast159" [src/conv1.cpp:35]   --->   Operation 4512 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4513 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast152" [src/conv1.cpp:35]   --->   Operation 4513 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4514 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast159" [src/conv1.cpp:35]   --->   Operation 4514 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4515 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_712 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast152" [src/conv1.cpp:35]   --->   Operation 4515 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_712' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4516 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_719 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast159" [src/conv1.cpp:35]   --->   Operation 4516 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_719' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 4517 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_915 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550" [src/conv1.cpp:35]   --->   Operation 4517 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_915' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4518 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_916 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631" [src/conv1.cpp:35]   --->   Operation 4518 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_916' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4519 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_917 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_712" [src/conv1.cpp:35]   --->   Operation 4519 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_917' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4520 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_933 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556" [src/conv1.cpp:35]   --->   Operation 4520 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_933' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4521 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_934 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637" [src/conv1.cpp:35]   --->   Operation 4521 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_934' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4522 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_935 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_718" [src/conv1.cpp:35]   --->   Operation 4522 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_935' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4523 [1/1] (0.47ns)   --->   "%tmp_161_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_933, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_934, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_935, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4523 'mux' 'tmp_161_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4524 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_936 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557" [src/conv1.cpp:35]   --->   Operation 4524 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_936' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4525 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_937 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638" [src/conv1.cpp:35]   --->   Operation 4525 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_937' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4526 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_938 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_719" [src/conv1.cpp:35]   --->   Operation 4526 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_938' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4527 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_954 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563" [src/conv1.cpp:35]   --->   Operation 4527 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_954' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4528 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_955 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644" [src/conv1.cpp:35]   --->   Operation 4528 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_955' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4529 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_956 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_725" [src/conv1.cpp:35]   --->   Operation 4529 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_956' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 4530 [1/1] (0.47ns)   --->   "%tmp_168_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_954, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_955, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_956, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4530 'mux' 'tmp_168_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4531 [1/1] (0.00ns)   --->   "%sext_ln35_53 = sext i12 %select_ln35_55" [src/conv1.cpp:35]   --->   Operation 4531 'sext' 'sext_ln35_53' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4532 [1/1] (0.00ns)   --->   "%sext_ln35_60 = sext i12 %select_ln35_62" [src/conv1.cpp:35]   --->   Operation 4532 'sext' 'sext_ln35_60' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4533 [1/1] (0.37ns)   --->   "%select_ln35_69 = select i1 %icmp_ln38, i12 %tmp_161_mid1, i12 %tmp_161" [src/conv1.cpp:35]   --->   Operation 4533 'select' 'select_ln35_69' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 4534 [1/1] (0.37ns)   --->   "%select_ln35_76 = select i1 %icmp_ln38, i12 %tmp_168_mid1, i12 %tmp_168" [src/conv1.cpp:35]   --->   Operation 4534 'select' 'select_ln35_76' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 4535 [1/1] (0.79ns)   --->   "%add_ln53_242 = add i11 %mul_ln38, i11 %zext_ln53_12" [src/conv1.cpp:53]   --->   Operation 4535 'add' 'add_ln53_242' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4536 [1/1] (0.00ns)   --->   "%zext_ln53_21 = zext i11 %add_ln53_242" [src/conv1.cpp:53]   --->   Operation 4536 'zext' 'zext_ln53_21' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4537 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_21" [src/conv1.cpp:53]   --->   Operation 4537 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4538 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_21" [src/conv1.cpp:53]   --->   Operation 4538 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4539 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_21" [src/conv1.cpp:53]   --->   Operation 4539 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4540 [1/1] (0.79ns)   --->   "%add_ln53_294 = add i11 %mul_ln53_249, i11 %zext_ln53_78" [src/conv1.cpp:53]   --->   Operation 4540 'add' 'add_ln53_294' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4541 [1/1] (0.00ns)   --->   "%zext_ln53_85 = zext i11 %add_ln53_294" [src/conv1.cpp:53]   --->   Operation 4541 'zext' 'zext_ln53_85' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4542 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_85" [src/conv1.cpp:53]   --->   Operation 4542 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4543 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_85" [src/conv1.cpp:53]   --->   Operation 4543 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4544 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_85" [src/conv1.cpp:53]   --->   Operation 4544 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4545 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_44 = add i35 %shl_ln53_38, i35 %mul_ln53_44" [src/conv1.cpp:53]   --->   Operation 4545 'add' 'add_ln53_44' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4546 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_44, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4546 'partselect' 'tmp_293' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4547 [1/1] (0.00ns)   --->   "%sext_ln56_8 = sext i32 %add_ln56_4" [src/conv1.cpp:56]   --->   Operation 4547 'sext' 'sext_ln56_8' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4548 [1/1] (0.00ns)   --->   "%sext_ln56_9 = sext i32 %tmp_293" [src/conv1.cpp:56]   --->   Operation 4548 'sext' 'sext_ln56_9' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4549 [1/1] (1.01ns)   --->   "%sub_ln56_4 = sub i33 0, i33 %sext_ln56_8" [src/conv1.cpp:56]   --->   Operation 4549 'sub' 'sub_ln56_4' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4550 [1/1] (1.01ns)   --->   "%icmp_ln56_4 = icmp_eq  i33 %sext_ln56_9, i33 %sub_ln56_4" [src/conv1.cpp:56]   --->   Operation 4550 'icmp' 'icmp_ln56_4' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4551 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_4, void %if.end.i.i.4, void %if.then.i.i.4" [src/conv1.cpp:56]   --->   Operation 4551 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4552 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.01219, void %V32.i.i24.i.i103.case.11220" [src/conv1.cpp:56]   --->   Operation 4552 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_4)> <Delay = 0.00>
ST_52 : Operation 4553 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 4553 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_52 : Operation 4554 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1218" [src/conv1.cpp:56]   --->   Operation 4554 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_4)> <Delay = 0.00>
ST_52 : Operation 4555 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 4555 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_52 : Operation 4556 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1218" [src/conv1.cpp:56]   --->   Operation 4556 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_4)> <Delay = 0.00>
ST_52 : Operation 4557 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.4" [src/conv1.cpp:56]   --->   Operation 4557 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_4)> <Delay = 0.00>
ST_52 : Operation 4558 [1/1] (1.01ns)   --->   "%add_ln56_5 = add i32 %tmp_293, i32 %add_ln56_4" [src/conv1.cpp:56]   --->   Operation 4558 'add' 'add_ln56_5' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4559 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.0794, void %V32.i.i24.i.i103.case.1795" [src/conv1.cpp:56]   --->   Operation 4559 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4560 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_51 = add i35 %shl_ln53_45, i35 %mul_ln53_52" [src/conv1.cpp:53]   --->   Operation 4560 'add' 'add_ln53_51' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4561 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_51, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4561 'partselect' 'tmp_339' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4562 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_52)   --->   "%mul_ln53_53 = mul i35 %sext_ln53_53, i35 %sext_ln35_53" [src/conv1.cpp:53]   --->   Operation 4562 'mul' 'mul_ln53_53' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4563 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_57 = add i35 %shl_ln53_51, i35 %mul_ln53_59" [src/conv1.cpp:53]   --->   Operation 4563 'add' 'add_ln53_57' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4564 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_57, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4564 'partselect' 'tmp_345' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4565 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_58)   --->   "%mul_ln53_60 = mul i35 %sext_ln53_60, i35 %sext_ln35_60" [src/conv1.cpp:53]   --->   Operation 4565 'mul' 'mul_ln53_60' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4566 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563" [src/conv1.cpp:53]   --->   Operation 4566 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4567 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572" [src/conv1.cpp:53]   --->   Operation 4567 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4568 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581" [src/conv1.cpp:53]   --->   Operation 4568 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4569 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348" [src/conv1.cpp:53]   --->   Operation 4569 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4570 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357" [src/conv1.cpp:53]   --->   Operation 4570 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4571 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366" [src/conv1.cpp:53]   --->   Operation 4571 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4572 [1/1] (0.47ns)   --->   "%tmp_254 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154, i2 %trunc_ln" [src/conv1.cpp:53]   --->   Operation 4572 'mux' 'tmp_254' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4573 [1/1] (0.00ns)   --->   "%sext_ln53_63 = sext i24 %tmp_254" [src/conv1.cpp:53]   --->   Operation 4573 'sext' 'sext_ln53_63' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4574 [1/1] (2.96ns)   --->   "%mul_ln53_63 = mul i35 %sext_ln53_63, i35 %sext_ln35_63" [src/conv1.cpp:53]   --->   Operation 4574 'mul' 'mul_ln53_63' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4575 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_63, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4575 'partselect' 'tmp_348' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4576 [1/1] (0.00ns)   --->   "%shl_ln53_55 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_348, i3 0" [src/conv1.cpp:53]   --->   Operation 4576 'bitconcatenate' 'shl_ln53_55' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4577 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_61)   --->   "%mul_ln53_64 = mul i35 %sext_ln53_64, i35 %sext_ln35_64" [src/conv1.cpp:53]   --->   Operation 4577 'mul' 'mul_ln53_64' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4578 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_61 = add i35 %shl_ln53_55, i35 %mul_ln53_64" [src/conv1.cpp:53]   --->   Operation 4578 'add' 'add_ln53_61' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4579 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_62)   --->   "%mul_ln53_65 = mul i35 %sext_ln53_65, i35 %sext_ln35_65" [src/conv1.cpp:53]   --->   Operation 4579 'mul' 'mul_ln53_65' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4580 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_63)   --->   "%mul_ln53_66 = mul i35 %sext_ln53_66, i35 %sext_ln35_66" [src/conv1.cpp:53]   --->   Operation 4580 'mul' 'mul_ln53_66' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4581 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383" [src/conv1.cpp:53]   --->   Operation 4581 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4582 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392" [src/conv1.cpp:53]   --->   Operation 4582 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4583 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401" [src/conv1.cpp:53]   --->   Operation 4583 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4584 [1/1] (0.00ns)   --->   "%shl_ln53_110 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_409, i3 0" [src/conv1.cpp:53]   --->   Operation 4584 'bitconcatenate' 'shl_ln53_110' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4585 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_116)   --->   "%mul_ln53_125 = mul i35 %sext_ln53_85, i35 %sext_ln35_44" [src/conv1.cpp:53]   --->   Operation 4585 'mul' 'mul_ln53_125' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4586 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_116 = add i35 %shl_ln53_110, i35 %mul_ln53_125" [src/conv1.cpp:53]   --->   Operation 4586 'add' 'add_ln53_116' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4587 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_123)   --->   "%mul_ln53_133 = mul i35 %sext_ln53_53, i35 %sext_ln35_52" [src/conv1.cpp:53]   --->   Operation 4587 'mul' 'mul_ln53_133' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4588 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_129)   --->   "%mul_ln53_140 = mul i35 %sext_ln53_60, i35 %sext_ln35_59" [src/conv1.cpp:53]   --->   Operation 4588 'mul' 'mul_ln53_140' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4589 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_133 = add i35 %shl_ln53_127, i35 %mul_ln53_145" [src/conv1.cpp:53]   --->   Operation 4589 'add' 'add_ln53_133' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4590 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_133, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4590 'partselect' 'tmp_430' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4591 [1/1] (0.00ns)   --->   "%shl_ln53_128 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_430, i3 0" [src/conv1.cpp:53]   --->   Operation 4591 'bitconcatenate' 'shl_ln53_128' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4592 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_134)   --->   "%mul_ln53_146 = mul i35 %sext_ln53_66, i35 %sext_ln35_65" [src/conv1.cpp:53]   --->   Operation 4592 'mul' 'mul_ln53_146' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4593 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_134 = add i35 %shl_ln53_128, i35 %mul_ln53_146" [src/conv1.cpp:53]   --->   Operation 4593 'add' 'add_ln53_134' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4594 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_135)   --->   "%mul_ln53_147 = mul i35 %sext_ln53_67, i35 %sext_ln35_66" [src/conv1.cpp:53]   --->   Operation 4594 'mul' 'mul_ln53_147' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4595 [1/1] (0.00ns)   --->   "%shl_ln53_181 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_489, i3 0" [src/conv1.cpp:53]   --->   Operation 4595 'bitconcatenate' 'shl_ln53_181' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4596 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_187)   --->   "%mul_ln53_205 = mul i35 %sext_ln53_85, i35 %sext_ln35_43" [src/conv1.cpp:53]   --->   Operation 4596 'mul' 'mul_ln53_205' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4597 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_187 = add i35 %shl_ln53_181, i35 %mul_ln53_205" [src/conv1.cpp:53]   --->   Operation 4597 'add' 'add_ln53_187' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4598 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41" [src/conv1.cpp:53]   --->   Operation 4598 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4599 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50" [src/conv1.cpp:53]   --->   Operation 4599 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4600 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59" [src/conv1.cpp:53]   --->   Operation 4600 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4601 [1/1] (0.47ns)   --->   "%tmp_289 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27, i2 %trunc_ln53_3" [src/conv1.cpp:53]   --->   Operation 4601 'mux' 'tmp_289' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln53_94 = sext i24 %tmp_289" [src/conv1.cpp:53]   --->   Operation 4602 'sext' 'sext_ln53_94' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4603 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_188)   --->   "%mul_ln53_206 = mul i35 %sext_ln53_94, i35 %sext_ln35_44" [src/conv1.cpp:53]   --->   Operation 4603 'mul' 'mul_ln53_206' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4604 [1/1] (0.00ns)   --->   "%shl_ln53_188 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_497, i3 0" [src/conv1.cpp:53]   --->   Operation 4604 'bitconcatenate' 'shl_ln53_188' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4605 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_194)   --->   "%mul_ln53_213 = mul i35 %sext_ln53_53, i35 %sext_ln35_51" [src/conv1.cpp:53]   --->   Operation 4605 'mul' 'mul_ln53_213' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4606 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_194 = add i35 %shl_ln53_188, i35 %mul_ln53_213" [src/conv1.cpp:53]   --->   Operation 4606 'add' 'add_ln53_194' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4607 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_200)   --->   "%mul_ln53_220 = mul i35 %sext_ln53_60, i35 %sext_ln35_58" [src/conv1.cpp:53]   --->   Operation 4607 'mul' 'mul_ln53_220' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4608 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_205 = add i35 %shl_ln53_199, i35 %mul_ln53_226" [src/conv1.cpp:53]   --->   Operation 4608 'add' 'add_ln53_205' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4609 [1/1] (0.00ns)   --->   "%tmp_511 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_205, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4609 'partselect' 'tmp_511' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_52 : Operation 4610 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_206)   --->   "%mul_ln53_227 = mul i35 %sext_ln53_67, i35 %sext_ln35_65" [src/conv1.cpp:53]   --->   Operation 4610 'mul' 'mul_ln53_227' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 2.70>
ST_53 : Operation 4611 [1/1] (0.76ns)   --->   "%empty_295 = add i8 %empty_233, i8 62" [src/conv1.cpp:35]   --->   Operation 4611 'add' 'empty_295' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4612 [1/1] (0.00ns)   --->   "%p_cast72 = zext i8 %empty_295" [src/conv1.cpp:35]   --->   Operation 4612 'zext' 'p_cast72' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4613 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast72" [src/conv1.cpp:35]   --->   Operation 4613 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4614 [1/1] (0.76ns)   --->   "%empty_302 = add i8 %empty_233, i8 69" [src/conv1.cpp:35]   --->   Operation 4614 'add' 'empty_302' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4615 [1/1] (0.00ns)   --->   "%p_cast79 = zext i8 %empty_302" [src/conv1.cpp:35]   --->   Operation 4615 'zext' 'p_cast79' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4616 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast79" [src/conv1.cpp:35]   --->   Operation 4616 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4617 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast72" [src/conv1.cpp:35]   --->   Operation 4617 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4618 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast79" [src/conv1.cpp:35]   --->   Operation 4618 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4619 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast72" [src/conv1.cpp:35]   --->   Operation 4619 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4620 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast79" [src/conv1.cpp:35]   --->   Operation 4620 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4621 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65" [src/conv1.cpp:35]   --->   Operation 4621 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4622 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146" [src/conv1.cpp:35]   --->   Operation 4622 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4623 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227" [src/conv1.cpp:35]   --->   Operation 4623 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4624 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72" [src/conv1.cpp:35]   --->   Operation 4624 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4625 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153" [src/conv1.cpp:35]   --->   Operation 4625 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4626 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234" [src/conv1.cpp:35]   --->   Operation 4626 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4627 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75" [src/conv1.cpp:35]   --->   Operation 4627 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4628 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156" [src/conv1.cpp:35]   --->   Operation 4628 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4629 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237" [src/conv1.cpp:35]   --->   Operation 4629 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4630 [1/1] (0.47ns)   --->   "%tmp_166 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4630 'mux' 'tmp_166' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4631 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78" [src/conv1.cpp:35]   --->   Operation 4631 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4632 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159" [src/conv1.cpp:35]   --->   Operation 4632 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4633 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240" [src/conv1.cpp:35]   --->   Operation 4633 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4634 [1/1] (0.47ns)   --->   "%tmp_169 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4634 'mux' 'tmp_169' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4635 [1/1] (0.76ns)   --->   "%empty_395 = add i8 %empty_323, i8 72" [src/conv1.cpp:35]   --->   Operation 4635 'add' 'empty_395' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4636 [1/1] (0.00ns)   --->   "%p_cast163 = zext i8 %empty_395" [src/conv1.cpp:35]   --->   Operation 4636 'zext' 'p_cast163' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4637 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast163" [src/conv1.cpp:35]   --->   Operation 4637 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4638 [1/1] (0.76ns)   --->   "%empty_398 = add i8 %empty_323, i8 75" [src/conv1.cpp:35]   --->   Operation 4638 'add' 'empty_398' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4639 [1/1] (0.00ns)   --->   "%p_cast166 = zext i8 %empty_398" [src/conv1.cpp:35]   --->   Operation 4639 'zext' 'p_cast166' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4640 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast166" [src/conv1.cpp:35]   --->   Operation 4640 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4641 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast163" [src/conv1.cpp:35]   --->   Operation 4641 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4642 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast166" [src/conv1.cpp:35]   --->   Operation 4642 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4643 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_723 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast163" [src/conv1.cpp:35]   --->   Operation 4643 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_723' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4644 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_726 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast166" [src/conv1.cpp:35]   --->   Operation 4644 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_726' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4645 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_915 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550" [src/conv1.cpp:35]   --->   Operation 4645 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_915' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4646 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_916 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631" [src/conv1.cpp:35]   --->   Operation 4646 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_916' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4647 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_917 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_712" [src/conv1.cpp:35]   --->   Operation 4647 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_917' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4648 [1/1] (0.47ns)   --->   "%tmp_155_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_915, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_916, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_917, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4648 'mux' 'tmp_155_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4649 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_936 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557" [src/conv1.cpp:35]   --->   Operation 4649 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_936' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4650 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_937 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638" [src/conv1.cpp:35]   --->   Operation 4650 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_937' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4651 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_938 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_719" [src/conv1.cpp:35]   --->   Operation 4651 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_938' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4652 [1/1] (0.47ns)   --->   "%tmp_162_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_936, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_937, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_938, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4652 'mux' 'tmp_162_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4653 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_948 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561" [src/conv1.cpp:35]   --->   Operation 4653 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_948' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4654 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_949 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642" [src/conv1.cpp:35]   --->   Operation 4654 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_949' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4655 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_950 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_723" [src/conv1.cpp:35]   --->   Operation 4655 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_950' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4656 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_957 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564" [src/conv1.cpp:35]   --->   Operation 4656 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_957' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4657 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_958 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645" [src/conv1.cpp:35]   --->   Operation 4657 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_958' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4658 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_959 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_726" [src/conv1.cpp:35]   --->   Operation 4658 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_959' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_53 : Operation 4659 [1/1] (0.37ns)   --->   "%select_ln35_63 = select i1 %icmp_ln38, i12 %tmp_155_mid1, i12 %tmp_155" [src/conv1.cpp:35]   --->   Operation 4659 'select' 'select_ln35_63' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 4660 [1/1] (0.00ns)   --->   "%sext_ln35_61 = sext i12 %select_ln35_63" [src/conv1.cpp:35]   --->   Operation 4660 'sext' 'sext_ln35_61' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4661 [1/1] (0.00ns)   --->   "%sext_ln35_67 = sext i12 %select_ln35_69" [src/conv1.cpp:35]   --->   Operation 4661 'sext' 'sext_ln35_67' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4662 [1/1] (0.37ns)   --->   "%select_ln35_70 = select i1 %icmp_ln38, i12 %tmp_162_mid1, i12 %tmp_162" [src/conv1.cpp:35]   --->   Operation 4662 'select' 'select_ln35_70' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 4663 [1/1] (0.79ns)   --->   "%add_ln53_251 = add i11 %mul_ln38, i11 %zext_ln53_23" [src/conv1.cpp:53]   --->   Operation 4663 'add' 'add_ln53_251' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4664 [1/1] (0.00ns)   --->   "%zext_ln53_32 = zext i11 %add_ln53_251" [src/conv1.cpp:53]   --->   Operation 4664 'zext' 'zext_ln53_32' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4665 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_32" [src/conv1.cpp:53]   --->   Operation 4665 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4666 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_32" [src/conv1.cpp:53]   --->   Operation 4666 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4667 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_32" [src/conv1.cpp:53]   --->   Operation 4667 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4668 [1/1] (0.79ns)   --->   "%add_ln53_277 = add i11 %mul_ln53_250, i11 %zext_ln53_56" [src/conv1.cpp:53]   --->   Operation 4668 'add' 'add_ln53_277' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4669 [1/1] (0.00ns)   --->   "%zext_ln53_64 = zext i11 %add_ln53_277" [src/conv1.cpp:53]   --->   Operation 4669 'zext' 'zext_ln53_64' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4670 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_64" [src/conv1.cpp:53]   --->   Operation 4670 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4671 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_64" [src/conv1.cpp:53]   --->   Operation 4671 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4672 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_64" [src/conv1.cpp:53]   --->   Operation 4672 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4673 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_52)   --->   "%mul_ln53_53 = mul i35 %sext_ln53_53, i35 %sext_ln35_53" [src/conv1.cpp:53]   --->   Operation 4673 'mul' 'mul_ln53_53' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4674 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_58)   --->   "%mul_ln53_60 = mul i35 %sext_ln53_60, i35 %sext_ln35_60" [src/conv1.cpp:53]   --->   Operation 4674 'mul' 'mul_ln53_60' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4675 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563" [src/conv1.cpp:53]   --->   Operation 4675 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4676 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572" [src/conv1.cpp:53]   --->   Operation 4676 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4677 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581" [src/conv1.cpp:53]   --->   Operation 4677 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4678 [1/1] (0.47ns)   --->   "%tmp_252 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202, i2 %trunc_ln53_5" [src/conv1.cpp:53]   --->   Operation 4678 'mux' 'tmp_252' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4679 [1/1] (0.00ns)   --->   "%sext_ln53_61 = sext i24 %tmp_252" [src/conv1.cpp:53]   --->   Operation 4679 'sext' 'sext_ln53_61' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4680 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_59)   --->   "%mul_ln53_61 = mul i35 %sext_ln53_61, i35 %sext_ln35_61" [src/conv1.cpp:53]   --->   Operation 4680 'mul' 'mul_ln53_61' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4681 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_61 = add i35 %shl_ln53_55, i35 %mul_ln53_64" [src/conv1.cpp:53]   --->   Operation 4681 'add' 'add_ln53_61' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4682 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_61, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4682 'partselect' 'tmp_349' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4683 [1/1] (0.00ns)   --->   "%shl_ln53_56 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_349, i3 0" [src/conv1.cpp:53]   --->   Operation 4683 'bitconcatenate' 'shl_ln53_56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4684 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_62)   --->   "%mul_ln53_65 = mul i35 %sext_ln53_65, i35 %sext_ln35_65" [src/conv1.cpp:53]   --->   Operation 4684 'mul' 'mul_ln53_65' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4685 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_62 = add i35 %shl_ln53_56, i35 %mul_ln53_65" [src/conv1.cpp:53]   --->   Operation 4685 'add' 'add_ln53_62' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4686 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_63)   --->   "%mul_ln53_66 = mul i35 %sext_ln53_66, i35 %sext_ln35_66" [src/conv1.cpp:53]   --->   Operation 4686 'mul' 'mul_ln53_66' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4687 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_64)   --->   "%mul_ln53_67 = mul i35 %sext_ln53_67, i35 %sext_ln35_67" [src/conv1.cpp:53]   --->   Operation 4687 'mul' 'mul_ln53_67' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4688 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504" [src/conv1.cpp:53]   --->   Operation 4688 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4689 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513" [src/conv1.cpp:53]   --->   Operation 4689 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4690 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522" [src/conv1.cpp:53]   --->   Operation 4690 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4691 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383" [src/conv1.cpp:53]   --->   Operation 4691 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4692 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392" [src/conv1.cpp:53]   --->   Operation 4692 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4693 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401" [src/conv1.cpp:53]   --->   Operation 4693 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4694 [1/1] (0.47ns)   --->   "%tmp_265 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130, i2 %trunc_ln53_1" [src/conv1.cpp:53]   --->   Operation 4694 'mux' 'tmp_265' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4695 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415" [src/conv1.cpp:53]   --->   Operation 4695 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4696 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424" [src/conv1.cpp:53]   --->   Operation 4696 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4697 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433" [src/conv1.cpp:53]   --->   Operation 4697 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4698 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_116 = add i35 %shl_ln53_110, i35 %mul_ln53_125" [src/conv1.cpp:53]   --->   Operation 4698 'add' 'add_ln53_116' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4699 [1/1] (0.00ns)   --->   "%tmp_410 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_116, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4699 'partselect' 'tmp_410' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4700 [1/1] (0.00ns)   --->   "%sext_ln56_26 = sext i32 %add_ln56_13" [src/conv1.cpp:56]   --->   Operation 4700 'sext' 'sext_ln56_26' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln56_27 = sext i32 %tmp_410" [src/conv1.cpp:56]   --->   Operation 4701 'sext' 'sext_ln56_27' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4702 [1/1] (1.01ns)   --->   "%sub_ln56_13 = sub i33 0, i33 %sext_ln56_26" [src/conv1.cpp:56]   --->   Operation 4702 'sub' 'sub_ln56_13' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4703 [1/1] (1.01ns)   --->   "%icmp_ln56_13 = icmp_eq  i33 %sext_ln56_27, i33 %sub_ln56_13" [src/conv1.cpp:56]   --->   Operation 4703 'icmp' 'icmp_ln56_13' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4704 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_13, void %if.end.i.i.1.4, void %if.then.i.i.1.4" [src/conv1.cpp:56]   --->   Operation 4704 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4705 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01246, void %V32.i.i24.i.i103.1.case.11247" [src/conv1.cpp:56]   --->   Operation 4705 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_13)> <Delay = 0.00>
ST_53 : Operation 4706 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.1.4" [src/conv1.cpp:56]   --->   Operation 4706 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_13)> <Delay = 0.00>
ST_53 : Operation 4707 [1/1] (1.01ns)   --->   "%add_ln56_14 = add i32 %tmp_410, i32 %add_ln56_13" [src/conv1.cpp:56]   --->   Operation 4707 'add' 'add_ln56_14' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4708 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01068, void %V32.i.i24.i.i103.1.case.11069" [src/conv1.cpp:56]   --->   Operation 4708 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4709 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_123)   --->   "%mul_ln53_133 = mul i35 %sext_ln53_53, i35 %sext_ln35_52" [src/conv1.cpp:53]   --->   Operation 4709 'mul' 'mul_ln53_133' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4710 [1/1] (0.00ns)   --->   "%shl_ln53_123 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_424, i3 0" [src/conv1.cpp:53]   --->   Operation 4710 'bitconcatenate' 'shl_ln53_123' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4711 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_129)   --->   "%mul_ln53_140 = mul i35 %sext_ln53_60, i35 %sext_ln35_59" [src/conv1.cpp:53]   --->   Operation 4711 'mul' 'mul_ln53_140' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4712 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_129 = add i35 %shl_ln53_123, i35 %mul_ln53_140" [src/conv1.cpp:53]   --->   Operation 4712 'add' 'add_ln53_129' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4713 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_130)   --->   "%mul_ln53_141 = mul i35 %sext_ln53_61, i35 %sext_ln35_60" [src/conv1.cpp:53]   --->   Operation 4713 'mul' 'mul_ln53_141' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4714 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_134 = add i35 %shl_ln53_128, i35 %mul_ln53_146" [src/conv1.cpp:53]   --->   Operation 4714 'add' 'add_ln53_134' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4715 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_134, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4715 'partselect' 'tmp_431' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4716 [1/1] (0.00ns)   --->   "%shl_ln53_129 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_431, i3 0" [src/conv1.cpp:53]   --->   Operation 4716 'bitconcatenate' 'shl_ln53_129' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4717 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_135)   --->   "%mul_ln53_147 = mul i35 %sext_ln53_67, i35 %sext_ln35_66" [src/conv1.cpp:53]   --->   Operation 4717 'mul' 'mul_ln53_147' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4718 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_135 = add i35 %shl_ln53_129, i35 %mul_ln53_147" [src/conv1.cpp:53]   --->   Operation 4718 'add' 'add_ln53_135' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4719 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_187 = add i35 %shl_ln53_181, i35 %mul_ln53_205" [src/conv1.cpp:53]   --->   Operation 4719 'add' 'add_ln53_187' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4720 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_187, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4720 'partselect' 'tmp_490' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4721 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_188)   --->   "%mul_ln53_206 = mul i35 %sext_ln53_94, i35 %sext_ln35_44" [src/conv1.cpp:53]   --->   Operation 4721 'mul' 'mul_ln53_206' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4722 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_194 = add i35 %shl_ln53_188, i35 %mul_ln53_213" [src/conv1.cpp:53]   --->   Operation 4722 'add' 'add_ln53_194' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4723 [1/1] (0.00ns)   --->   "%tmp_498 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_194, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4723 'partselect' 'tmp_498' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4724 [1/1] (0.00ns)   --->   "%shl_ln53_194 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_504, i3 0" [src/conv1.cpp:53]   --->   Operation 4724 'bitconcatenate' 'shl_ln53_194' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4725 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_200)   --->   "%mul_ln53_220 = mul i35 %sext_ln53_60, i35 %sext_ln35_58" [src/conv1.cpp:53]   --->   Operation 4725 'mul' 'mul_ln53_220' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4726 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_200 = add i35 %shl_ln53_194, i35 %mul_ln53_220" [src/conv1.cpp:53]   --->   Operation 4726 'add' 'add_ln53_200' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4727 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_201)   --->   "%mul_ln53_221 = mul i35 %sext_ln53_61, i35 %sext_ln35_59" [src/conv1.cpp:53]   --->   Operation 4727 'mul' 'mul_ln53_221' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4728 [1/1] (0.00ns)   --->   "%shl_ln53_200 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_511, i3 0" [src/conv1.cpp:53]   --->   Operation 4728 'bitconcatenate' 'shl_ln53_200' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_53 : Operation 4729 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_206)   --->   "%mul_ln53_227 = mul i35 %sext_ln53_67, i35 %sext_ln35_65" [src/conv1.cpp:53]   --->   Operation 4729 'mul' 'mul_ln53_227' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4730 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_206 = add i35 %shl_ln53_200, i35 %mul_ln53_227" [src/conv1.cpp:53]   --->   Operation 4730 'add' 'add_ln53_206' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 2.70>
ST_54 : Operation 4731 [1/1] (0.76ns)   --->   "%empty_303 = add i8 %empty_233, i8 70" [src/conv1.cpp:35]   --->   Operation 4731 'add' 'empty_303' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4732 [1/1] (0.00ns)   --->   "%p_cast80 = zext i8 %empty_303" [src/conv1.cpp:35]   --->   Operation 4732 'zext' 'p_cast80' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4733 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast80" [src/conv1.cpp:35]   --->   Operation 4733 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4734 [1/1] (0.76ns)   --->   "%empty_309 = add i8 %empty_233, i8 76" [src/conv1.cpp:35]   --->   Operation 4734 'add' 'empty_309' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4735 [1/1] (0.00ns)   --->   "%p_cast86 = zext i8 %empty_309" [src/conv1.cpp:35]   --->   Operation 4735 'zext' 'p_cast86' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4736 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast86" [src/conv1.cpp:35]   --->   Operation 4736 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4737 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast80" [src/conv1.cpp:35]   --->   Operation 4737 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4738 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast86" [src/conv1.cpp:35]   --->   Operation 4738 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4739 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast80" [src/conv1.cpp:35]   --->   Operation 4739 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4740 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast86" [src/conv1.cpp:35]   --->   Operation 4740 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4741 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65" [src/conv1.cpp:35]   --->   Operation 4741 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4742 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146" [src/conv1.cpp:35]   --->   Operation 4742 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4743 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227" [src/conv1.cpp:35]   --->   Operation 4743 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4744 [1/1] (0.47ns)   --->   "%tmp_156 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4744 'mux' 'tmp_156' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4745 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72" [src/conv1.cpp:35]   --->   Operation 4745 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4746 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153" [src/conv1.cpp:35]   --->   Operation 4746 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4747 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234" [src/conv1.cpp:35]   --->   Operation 4747 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4748 [1/1] (0.47ns)   --->   "%tmp_163 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4748 'mux' 'tmp_163' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4749 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73" [src/conv1.cpp:35]   --->   Operation 4749 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4750 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154" [src/conv1.cpp:35]   --->   Operation 4750 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4751 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235" [src/conv1.cpp:35]   --->   Operation 4751 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4752 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79" [src/conv1.cpp:35]   --->   Operation 4752 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4753 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160" [src/conv1.cpp:35]   --->   Operation 4753 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4754 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241" [src/conv1.cpp:35]   --->   Operation 4754 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4755 [1/1] (0.76ns)   --->   "%empty_385 = add i8 %empty_323, i8 62" [src/conv1.cpp:35]   --->   Operation 4755 'add' 'empty_385' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4756 [1/1] (0.00ns)   --->   "%p_cast153 = zext i8 %empty_385" [src/conv1.cpp:35]   --->   Operation 4756 'zext' 'p_cast153' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4757 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast153" [src/conv1.cpp:35]   --->   Operation 4757 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4758 [1/1] (0.76ns)   --->   "%empty_392 = add i8 %empty_323, i8 69" [src/conv1.cpp:35]   --->   Operation 4758 'add' 'empty_392' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4759 [1/1] (0.00ns)   --->   "%p_cast160 = zext i8 %empty_392" [src/conv1.cpp:35]   --->   Operation 4759 'zext' 'p_cast160' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4760 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast160" [src/conv1.cpp:35]   --->   Operation 4760 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4761 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast153" [src/conv1.cpp:35]   --->   Operation 4761 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4762 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast160" [src/conv1.cpp:35]   --->   Operation 4762 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4763 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_713 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast153" [src/conv1.cpp:35]   --->   Operation 4763 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_713' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4764 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_720 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast160" [src/conv1.cpp:35]   --->   Operation 4764 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_720' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4765 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_918 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551" [src/conv1.cpp:35]   --->   Operation 4765 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_918' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4766 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_919 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632" [src/conv1.cpp:35]   --->   Operation 4766 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_919' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4767 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_920 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_713" [src/conv1.cpp:35]   --->   Operation 4767 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_920' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4768 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_939 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558" [src/conv1.cpp:35]   --->   Operation 4768 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_939' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4769 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_940 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639" [src/conv1.cpp:35]   --->   Operation 4769 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_940' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4770 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_941 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_720" [src/conv1.cpp:35]   --->   Operation 4770 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_941' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4771 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_948 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561" [src/conv1.cpp:35]   --->   Operation 4771 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_948' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4772 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_949 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642" [src/conv1.cpp:35]   --->   Operation 4772 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_949' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4773 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_950 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_723" [src/conv1.cpp:35]   --->   Operation 4773 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_950' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4774 [1/1] (0.47ns)   --->   "%tmp_166_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_948, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_949, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_950, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4774 'mux' 'tmp_166_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4775 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_957 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564" [src/conv1.cpp:35]   --->   Operation 4775 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_957' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4776 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_958 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645" [src/conv1.cpp:35]   --->   Operation 4776 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_958' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4777 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_959 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_726" [src/conv1.cpp:35]   --->   Operation 4777 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_959' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_54 : Operation 4778 [1/1] (0.47ns)   --->   "%tmp_169_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_957, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_958, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_959, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4778 'mux' 'tmp_169_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4779 [1/1] (0.00ns)   --->   "%sext_ln35_68 = sext i12 %select_ln35_70" [src/conv1.cpp:35]   --->   Operation 4779 'sext' 'sext_ln35_68' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4780 [1/1] (0.37ns)   --->   "%select_ln35_74 = select i1 %icmp_ln38, i12 %tmp_166_mid1, i12 %tmp_166" [src/conv1.cpp:35]   --->   Operation 4780 'select' 'select_ln35_74' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 4781 [1/1] (0.37ns)   --->   "%select_ln35_77 = select i1 %icmp_ln38, i12 %tmp_169_mid1, i12 %tmp_169" [src/conv1.cpp:35]   --->   Operation 4781 'select' 'select_ln35_77' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 4782 [1/1] (0.79ns)   --->   "%add_ln53_260 = add i11 %mul_ln38, i11 %zext_ln53_34" [src/conv1.cpp:53]   --->   Operation 4782 'add' 'add_ln53_260' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4783 [1/1] (0.00ns)   --->   "%zext_ln53_43 = zext i11 %add_ln53_260" [src/conv1.cpp:53]   --->   Operation 4783 'zext' 'zext_ln53_43' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4784 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_43" [src/conv1.cpp:53]   --->   Operation 4784 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4785 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_43" [src/conv1.cpp:53]   --->   Operation 4785 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4786 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_43" [src/conv1.cpp:53]   --->   Operation 4786 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4787 [1/1] (0.00ns)   --->   "%shl_ln53_46 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_339, i3 0" [src/conv1.cpp:53]   --->   Operation 4787 'bitconcatenate' 'shl_ln53_46' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4788 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_52)   --->   "%mul_ln53_53 = mul i35 %sext_ln53_53, i35 %sext_ln35_53" [src/conv1.cpp:53]   --->   Operation 4788 'mul' 'mul_ln53_53' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4789 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_52 = add i35 %shl_ln53_46, i35 %mul_ln53_53" [src/conv1.cpp:53]   --->   Operation 4789 'add' 'add_ln53_52' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4790 [1/1] (0.00ns)   --->   "%shl_ln53_52 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_345, i3 0" [src/conv1.cpp:53]   --->   Operation 4790 'bitconcatenate' 'shl_ln53_52' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4791 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_58)   --->   "%mul_ln53_60 = mul i35 %sext_ln53_60, i35 %sext_ln35_60" [src/conv1.cpp:53]   --->   Operation 4791 'mul' 'mul_ln53_60' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4792 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_58 = add i35 %shl_ln53_52, i35 %mul_ln53_60" [src/conv1.cpp:53]   --->   Operation 4792 'add' 'add_ln53_58' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4793 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_59)   --->   "%mul_ln53_61 = mul i35 %sext_ln53_61, i35 %sext_ln35_61" [src/conv1.cpp:53]   --->   Operation 4793 'mul' 'mul_ln53_61' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4794 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_62 = add i35 %shl_ln53_56, i35 %mul_ln53_65" [src/conv1.cpp:53]   --->   Operation 4794 'add' 'add_ln53_62' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4795 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_62, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4795 'partselect' 'tmp_350' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4796 [1/1] (0.00ns)   --->   "%shl_ln53_57 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_350, i3 0" [src/conv1.cpp:53]   --->   Operation 4796 'bitconcatenate' 'shl_ln53_57' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4797 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_63)   --->   "%mul_ln53_66 = mul i35 %sext_ln53_66, i35 %sext_ln35_66" [src/conv1.cpp:53]   --->   Operation 4797 'mul' 'mul_ln53_66' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4798 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_63 = add i35 %shl_ln53_57, i35 %mul_ln53_66" [src/conv1.cpp:53]   --->   Operation 4798 'add' 'add_ln53_63' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4799 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_64)   --->   "%mul_ln53_67 = mul i35 %sext_ln53_67, i35 %sext_ln35_67" [src/conv1.cpp:53]   --->   Operation 4799 'mul' 'mul_ln53_67' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4800 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504" [src/conv1.cpp:53]   --->   Operation 4800 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4801 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513" [src/conv1.cpp:53]   --->   Operation 4801 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4802 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522" [src/conv1.cpp:53]   --->   Operation 4802 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4803 [1/1] (0.47ns)   --->   "%tmp_260 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169, i2 %trunc_ln53_s" [src/conv1.cpp:53]   --->   Operation 4803 'mux' 'tmp_260' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln53_68 = sext i24 %tmp_260" [src/conv1.cpp:53]   --->   Operation 4804 'sext' 'sext_ln53_68' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4805 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_65)   --->   "%mul_ln53_68 = mul i35 %sext_ln53_68, i35 %sext_ln35_68" [src/conv1.cpp:53]   --->   Operation 4805 'mul' 'mul_ln53_68' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4806 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415" [src/conv1.cpp:53]   --->   Operation 4806 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4807 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424" [src/conv1.cpp:53]   --->   Operation 4807 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4808 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433" [src/conv1.cpp:53]   --->   Operation 4808 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4809 [1/1] (0.47ns)   --->   "%tmp_266 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133, i2 %trunc_ln53_4" [src/conv1.cpp:53]   --->   Operation 4809 'mux' 'tmp_266' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4810 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445" [src/conv1.cpp:53]   --->   Operation 4810 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4811 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454" [src/conv1.cpp:53]   --->   Operation 4811 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4812 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463" [src/conv1.cpp:53]   --->   Operation 4812 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4813 [1/1] (0.79ns)   --->   "%add_ln53_311 = add i11 %mul_ln53_248, i11 %zext_ln53_100" [src/conv1.cpp:53]   --->   Operation 4813 'add' 'add_ln53_311' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4814 [1/1] (0.00ns)   --->   "%zext_ln53_106 = zext i11 %add_ln53_311" [src/conv1.cpp:53]   --->   Operation 4814 'zext' 'zext_ln53_106' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4815 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_106" [src/conv1.cpp:53]   --->   Operation 4815 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4816 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_106" [src/conv1.cpp:53]   --->   Operation 4816 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4817 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_106" [src/conv1.cpp:53]   --->   Operation 4817 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4818 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 4818 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_54 : Operation 4819 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1245" [src/conv1.cpp:56]   --->   Operation 4819 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_13)> <Delay = 0.00>
ST_54 : Operation 4820 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 4820 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_54 : Operation 4821 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1245" [src/conv1.cpp:56]   --->   Operation 4821 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_13)> <Delay = 0.00>
ST_54 : Operation 4822 [1/1] (0.00ns)   --->   "%shl_ln53_117 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_417, i3 0" [src/conv1.cpp:53]   --->   Operation 4822 'bitconcatenate' 'shl_ln53_117' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4823 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_123)   --->   "%mul_ln53_133 = mul i35 %sext_ln53_53, i35 %sext_ln35_52" [src/conv1.cpp:53]   --->   Operation 4823 'mul' 'mul_ln53_133' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4824 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_123 = add i35 %shl_ln53_117, i35 %mul_ln53_133" [src/conv1.cpp:53]   --->   Operation 4824 'add' 'add_ln53_123' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4825 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98" [src/conv1.cpp:53]   --->   Operation 4825 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4826 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107" [src/conv1.cpp:53]   --->   Operation 4826 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4827 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116" [src/conv1.cpp:53]   --->   Operation 4827 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4828 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_129 = add i35 %shl_ln53_123, i35 %mul_ln53_140" [src/conv1.cpp:53]   --->   Operation 4828 'add' 'add_ln53_129' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4829 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_129, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4829 'partselect' 'tmp_425' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4830 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_130)   --->   "%mul_ln53_141 = mul i35 %sext_ln53_61, i35 %sext_ln35_60" [src/conv1.cpp:53]   --->   Operation 4830 'mul' 'mul_ln53_141' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4831 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_135 = add i35 %shl_ln53_129, i35 %mul_ln53_147" [src/conv1.cpp:53]   --->   Operation 4831 'add' 'add_ln53_135' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4832 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_135, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4832 'partselect' 'tmp_432' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4833 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_136)   --->   "%mul_ln53_148 = mul i35 %sext_ln53_68, i35 %sext_ln35_67" [src/conv1.cpp:53]   --->   Operation 4833 'mul' 'mul_ln53_148' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4834 [1/1] (0.00ns)   --->   "%shl_ln53_182 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_490, i3 0" [src/conv1.cpp:53]   --->   Operation 4834 'bitconcatenate' 'shl_ln53_182' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4835 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_188)   --->   "%mul_ln53_206 = mul i35 %sext_ln53_94, i35 %sext_ln35_44" [src/conv1.cpp:53]   --->   Operation 4835 'mul' 'mul_ln53_206' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4836 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_188 = add i35 %shl_ln53_182, i35 %mul_ln53_206" [src/conv1.cpp:53]   --->   Operation 4836 'add' 'add_ln53_188' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4837 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_200 = add i35 %shl_ln53_194, i35 %mul_ln53_220" [src/conv1.cpp:53]   --->   Operation 4837 'add' 'add_ln53_200' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4838 [1/1] (0.00ns)   --->   "%tmp_505 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_200, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4838 'partselect' 'tmp_505' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4839 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_201)   --->   "%mul_ln53_221 = mul i35 %sext_ln53_61, i35 %sext_ln35_59" [src/conv1.cpp:53]   --->   Operation 4839 'mul' 'mul_ln53_221' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4840 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_206 = add i35 %shl_ln53_200, i35 %mul_ln53_227" [src/conv1.cpp:53]   --->   Operation 4840 'add' 'add_ln53_206' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4841 [1/1] (0.00ns)   --->   "%tmp_512 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_206, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4841 'partselect' 'tmp_512' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_54 : Operation 4842 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_207)   --->   "%mul_ln53_228 = mul i35 %sext_ln53_68, i35 %sext_ln35_66" [src/conv1.cpp:53]   --->   Operation 4842 'mul' 'mul_ln53_228' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 3.27>
ST_55 : Operation 4843 [1/1] (0.76ns)   --->   "%empty_304 = add i8 %empty_233, i8 71" [src/conv1.cpp:35]   --->   Operation 4843 'add' 'empty_304' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4844 [1/1] (0.00ns)   --->   "%p_cast81 = zext i8 %empty_304" [src/conv1.cpp:35]   --->   Operation 4844 'zext' 'p_cast81' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4845 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast81" [src/conv1.cpp:35]   --->   Operation 4845 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4846 [1/1] (0.76ns)   --->   "%empty_310 = add i8 %empty_233, i8 77" [src/conv1.cpp:35]   --->   Operation 4846 'add' 'empty_310' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4847 [1/1] (0.00ns)   --->   "%p_cast87 = zext i8 %empty_310" [src/conv1.cpp:35]   --->   Operation 4847 'zext' 'p_cast87' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4848 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast87" [src/conv1.cpp:35]   --->   Operation 4848 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4849 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast81" [src/conv1.cpp:35]   --->   Operation 4849 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4850 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast87" [src/conv1.cpp:35]   --->   Operation 4850 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4851 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast81" [src/conv1.cpp:35]   --->   Operation 4851 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4852 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast87" [src/conv1.cpp:35]   --->   Operation 4852 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4853 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73" [src/conv1.cpp:35]   --->   Operation 4853 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4854 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154" [src/conv1.cpp:35]   --->   Operation 4854 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4855 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235" [src/conv1.cpp:35]   --->   Operation 4855 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4856 [1/1] (0.47ns)   --->   "%tmp_164 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4856 'mux' 'tmp_164' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4857 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74" [src/conv1.cpp:35]   --->   Operation 4857 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4858 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155" [src/conv1.cpp:35]   --->   Operation 4858 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4859 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236" [src/conv1.cpp:35]   --->   Operation 4859 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4860 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79" [src/conv1.cpp:35]   --->   Operation 4860 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4861 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160" [src/conv1.cpp:35]   --->   Operation 4861 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4862 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241" [src/conv1.cpp:35]   --->   Operation 4862 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4863 [1/1] (0.47ns)   --->   "%tmp_170 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4863 'mux' 'tmp_170' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4864 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80" [src/conv1.cpp:35]   --->   Operation 4864 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4865 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161" [src/conv1.cpp:35]   --->   Operation 4865 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4866 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242" [src/conv1.cpp:35]   --->   Operation 4866 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4867 [1/1] (0.76ns)   --->   "%empty_393 = add i8 %empty_323, i8 70" [src/conv1.cpp:35]   --->   Operation 4867 'add' 'empty_393' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4868 [1/1] (0.00ns)   --->   "%p_cast161 = zext i8 %empty_393" [src/conv1.cpp:35]   --->   Operation 4868 'zext' 'p_cast161' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4869 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast161" [src/conv1.cpp:35]   --->   Operation 4869 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4870 [1/1] (0.76ns)   --->   "%empty_399 = add i8 %empty_323, i8 76" [src/conv1.cpp:35]   --->   Operation 4870 'add' 'empty_399' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4871 [1/1] (0.00ns)   --->   "%p_cast167 = zext i8 %empty_399" [src/conv1.cpp:35]   --->   Operation 4871 'zext' 'p_cast167' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4872 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast167" [src/conv1.cpp:35]   --->   Operation 4872 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4873 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast161" [src/conv1.cpp:35]   --->   Operation 4873 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4874 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast167" [src/conv1.cpp:35]   --->   Operation 4874 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4875 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_721 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast161" [src/conv1.cpp:35]   --->   Operation 4875 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_721' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4876 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_727 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast167" [src/conv1.cpp:35]   --->   Operation 4876 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_727' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4877 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_918 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551" [src/conv1.cpp:35]   --->   Operation 4877 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_918' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4878 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_919 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632" [src/conv1.cpp:35]   --->   Operation 4878 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_919' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4879 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_920 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_713" [src/conv1.cpp:35]   --->   Operation 4879 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_920' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4880 [1/1] (0.47ns)   --->   "%tmp_156_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_918, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_919, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_920, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4880 'mux' 'tmp_156_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4881 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_939 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558" [src/conv1.cpp:35]   --->   Operation 4881 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_939' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4882 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_940 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639" [src/conv1.cpp:35]   --->   Operation 4882 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_940' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4883 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_941 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_720" [src/conv1.cpp:35]   --->   Operation 4883 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_941' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4884 [1/1] (0.47ns)   --->   "%tmp_163_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_939, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_940, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_941, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 4884 'mux' 'tmp_163_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4885 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_942 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559" [src/conv1.cpp:35]   --->   Operation 4885 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_942' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4886 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_943 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640" [src/conv1.cpp:35]   --->   Operation 4886 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_943' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4887 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_944 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_721" [src/conv1.cpp:35]   --->   Operation 4887 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_944' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4888 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_960 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565" [src/conv1.cpp:35]   --->   Operation 4888 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_960' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4889 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_961 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646" [src/conv1.cpp:35]   --->   Operation 4889 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_961' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4890 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_962 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_727" [src/conv1.cpp:35]   --->   Operation 4890 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_962' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_55 : Operation 4891 [1/1] (0.37ns)   --->   "%select_ln35_64 = select i1 %icmp_ln38, i12 %tmp_156_mid1, i12 %tmp_156" [src/conv1.cpp:35]   --->   Operation 4891 'select' 'select_ln35_64' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 4892 [1/1] (0.37ns)   --->   "%select_ln35_71 = select i1 %icmp_ln38, i12 %tmp_163_mid1, i12 %tmp_163" [src/conv1.cpp:35]   --->   Operation 4892 'select' 'select_ln35_71' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 4893 [1/1] (0.79ns)   --->   "%add_ln53_286 = add i11 %mul_ln53_250, i11 %zext_ln53_67" [src/conv1.cpp:53]   --->   Operation 4893 'add' 'add_ln53_286' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4894 [1/1] (0.00ns)   --->   "%zext_ln53_75 = zext i11 %add_ln53_286" [src/conv1.cpp:53]   --->   Operation 4894 'zext' 'zext_ln53_75' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4895 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_75" [src/conv1.cpp:53]   --->   Operation 4895 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4896 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_75" [src/conv1.cpp:53]   --->   Operation 4896 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4897 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_75" [src/conv1.cpp:53]   --->   Operation 4897 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4898 [1/1] (0.79ns)   --->   "%add_ln53_303 = add i11 %mul_ln53_249, i11 %zext_ln53_89" [src/conv1.cpp:53]   --->   Operation 4898 'add' 'add_ln53_303' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4899 [1/1] (0.00ns)   --->   "%zext_ln53_96 = zext i11 %add_ln53_303" [src/conv1.cpp:53]   --->   Operation 4899 'zext' 'zext_ln53_96' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4900 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_96" [src/conv1.cpp:53]   --->   Operation 4900 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4901 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_96" [src/conv1.cpp:53]   --->   Operation 4901 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4902 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_96" [src/conv1.cpp:53]   --->   Operation 4902 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4903 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_5, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 4903 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_55 : Operation 4904 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit793" [src/conv1.cpp:56]   --->   Operation 4904 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 0.00>
ST_55 : Operation 4905 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_5, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 4905 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_55 : Operation 4906 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit793" [src/conv1.cpp:56]   --->   Operation 4906 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 0.00>
ST_55 : Operation 4907 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_52 = add i35 %shl_ln53_46, i35 %mul_ln53_53" [src/conv1.cpp:53]   --->   Operation 4907 'add' 'add_ln53_52' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4908 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_52, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4908 'partselect' 'tmp_312' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4909 [1/1] (0.00ns)   --->   "%sext_ln56_10 = sext i32 %add_ln56_5" [src/conv1.cpp:56]   --->   Operation 4909 'sext' 'sext_ln56_10' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4910 [1/1] (0.00ns)   --->   "%sext_ln56_11 = sext i32 %tmp_312" [src/conv1.cpp:56]   --->   Operation 4910 'sext' 'sext_ln56_11' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4911 [1/1] (1.01ns)   --->   "%sub_ln56_5 = sub i33 0, i33 %sext_ln56_10" [src/conv1.cpp:56]   --->   Operation 4911 'sub' 'sub_ln56_5' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4912 [1/1] (1.01ns)   --->   "%icmp_ln56_5 = icmp_eq  i33 %sext_ln56_11, i33 %sub_ln56_5" [src/conv1.cpp:56]   --->   Operation 4912 'icmp' 'icmp_ln56_5' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4913 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_5, void %if.end.i.i.5, void %if.then.i.i.5" [src/conv1.cpp:56]   --->   Operation 4913 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4914 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.01216, void %V32.i.i24.i.i103.case.11217" [src/conv1.cpp:56]   --->   Operation 4914 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_5)> <Delay = 0.00>
ST_55 : Operation 4915 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.5" [src/conv1.cpp:56]   --->   Operation 4915 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_5)> <Delay = 0.00>
ST_55 : Operation 4916 [1/1] (1.01ns)   --->   "%add_ln56_6 = add i32 %tmp_312, i32 %add_ln56_5" [src/conv1.cpp:56]   --->   Operation 4916 'add' 'add_ln56_6' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4917 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.0851, void %V32.i.i24.i.i103.case.1852" [src/conv1.cpp:56]   --->   Operation 4917 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4918 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_58 = add i35 %shl_ln53_52, i35 %mul_ln53_60" [src/conv1.cpp:53]   --->   Operation 4918 'add' 'add_ln53_58' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4919 [1/1] (0.00ns)   --->   "%tmp_346 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_58, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4919 'partselect' 'tmp_346' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4920 [1/1] (0.00ns)   --->   "%shl_ln53_53 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_346, i3 0" [src/conv1.cpp:53]   --->   Operation 4920 'bitconcatenate' 'shl_ln53_53' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4921 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_59)   --->   "%mul_ln53_61 = mul i35 %sext_ln53_61, i35 %sext_ln35_61" [src/conv1.cpp:53]   --->   Operation 4921 'mul' 'mul_ln53_61' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4922 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_59 = add i35 %shl_ln53_53, i35 %mul_ln53_61" [src/conv1.cpp:53]   --->   Operation 4922 'add' 'add_ln53_59' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4923 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593" [src/conv1.cpp:53]   --->   Operation 4923 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4924 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602" [src/conv1.cpp:53]   --->   Operation 4924 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4925 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611" [src/conv1.cpp:53]   --->   Operation 4925 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4926 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_63 = add i35 %shl_ln53_57, i35 %mul_ln53_66" [src/conv1.cpp:53]   --->   Operation 4926 'add' 'add_ln53_63' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4927 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_63, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4927 'partselect' 'tmp_351' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4928 [1/1] (0.00ns)   --->   "%shl_ln53_58 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_351, i3 0" [src/conv1.cpp:53]   --->   Operation 4928 'bitconcatenate' 'shl_ln53_58' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4929 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_64)   --->   "%mul_ln53_67 = mul i35 %sext_ln53_67, i35 %sext_ln35_67" [src/conv1.cpp:53]   --->   Operation 4929 'mul' 'mul_ln53_67' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4930 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_64 = add i35 %shl_ln53_58, i35 %mul_ln53_67" [src/conv1.cpp:53]   --->   Operation 4930 'add' 'add_ln53_64' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4931 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_65)   --->   "%mul_ln53_68 = mul i35 %sext_ln53_68, i35 %sext_ln35_68" [src/conv1.cpp:53]   --->   Operation 4931 'mul' 'mul_ln53_68' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4932 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534" [src/conv1.cpp:53]   --->   Operation 4932 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4933 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543" [src/conv1.cpp:53]   --->   Operation 4933 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4934 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552" [src/conv1.cpp:53]   --->   Operation 4934 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4935 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445" [src/conv1.cpp:53]   --->   Operation 4935 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4936 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454" [src/conv1.cpp:53]   --->   Operation 4936 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4937 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463" [src/conv1.cpp:53]   --->   Operation 4937 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4938 [1/1] (0.47ns)   --->   "%tmp_267 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136, i2 %trunc_ln53_6" [src/conv1.cpp:53]   --->   Operation 4938 'mux' 'tmp_267' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4939 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_123 = add i35 %shl_ln53_117, i35 %mul_ln53_133" [src/conv1.cpp:53]   --->   Operation 4939 'add' 'add_ln53_123' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4940 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98" [src/conv1.cpp:53]   --->   Operation 4940 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4941 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107" [src/conv1.cpp:53]   --->   Operation 4941 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4942 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116" [src/conv1.cpp:53]   --->   Operation 4942 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_55 : Operation 4943 [1/1] (0.47ns)   --->   "%tmp_280 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80, i2 %trunc_ln53_9" [src/conv1.cpp:53]   --->   Operation 4943 'mux' 'tmp_280' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4944 [1/1] (0.00ns)   --->   "%sext_ln53_86 = sext i24 %tmp_280" [src/conv1.cpp:53]   --->   Operation 4944 'sext' 'sext_ln53_86' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4945 [1/1] (0.00ns)   --->   "%tmp_418 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_123, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4945 'partselect' 'tmp_418' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4946 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_124)   --->   "%mul_ln53_134 = mul i35 %sext_ln53_86, i35 %sext_ln35_53" [src/conv1.cpp:53]   --->   Operation 4946 'mul' 'mul_ln53_134' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4947 [1/1] (0.00ns)   --->   "%shl_ln53_124 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_425, i3 0" [src/conv1.cpp:53]   --->   Operation 4947 'bitconcatenate' 'shl_ln53_124' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4948 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_130)   --->   "%mul_ln53_141 = mul i35 %sext_ln53_61, i35 %sext_ln35_60" [src/conv1.cpp:53]   --->   Operation 4948 'mul' 'mul_ln53_141' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4949 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_130 = add i35 %shl_ln53_124, i35 %mul_ln53_141" [src/conv1.cpp:53]   --->   Operation 4949 'add' 'add_ln53_130' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4950 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_136)   --->   "%mul_ln53_148 = mul i35 %sext_ln53_68, i35 %sext_ln35_67" [src/conv1.cpp:53]   --->   Operation 4950 'mul' 'mul_ln53_148' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4951 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_188 = add i35 %shl_ln53_182, i35 %mul_ln53_206" [src/conv1.cpp:53]   --->   Operation 4951 'add' 'add_ln53_188' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4952 [1/1] (0.00ns)   --->   "%tmp_491 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_188, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 4952 'partselect' 'tmp_491' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4953 [1/1] (0.00ns)   --->   "%sext_ln56_44 = sext i32 %add_ln56_22" [src/conv1.cpp:56]   --->   Operation 4953 'sext' 'sext_ln56_44' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4954 [1/1] (0.00ns)   --->   "%sext_ln56_45 = sext i32 %tmp_491" [src/conv1.cpp:56]   --->   Operation 4954 'sext' 'sext_ln56_45' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4955 [1/1] (1.01ns)   --->   "%sub_ln56_22 = sub i33 0, i33 %sext_ln56_44" [src/conv1.cpp:56]   --->   Operation 4955 'sub' 'sub_ln56_22' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4956 [1/1] (1.01ns)   --->   "%icmp_ln56_22 = icmp_eq  i33 %sext_ln56_45, i33 %sub_ln56_22" [src/conv1.cpp:56]   --->   Operation 4956 'icmp' 'icmp_ln56_22' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4957 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_22, void %if.end.i.i.2.4, void %if.then.i.i.2.4" [src/conv1.cpp:56]   --->   Operation 4957 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4958 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01273, void %V32.i.i24.i.i103.2.case.11274" [src/conv1.cpp:56]   --->   Operation 4958 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_22)> <Delay = 0.00>
ST_55 : Operation 4959 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 4959 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_55 : Operation 4960 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1272" [src/conv1.cpp:56]   --->   Operation 4960 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_22)> <Delay = 0.00>
ST_55 : Operation 4961 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 4961 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_55 : Operation 4962 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1272" [src/conv1.cpp:56]   --->   Operation 4962 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_22)> <Delay = 0.00>
ST_55 : Operation 4963 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.2.4" [src/conv1.cpp:56]   --->   Operation 4963 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_22)> <Delay = 0.00>
ST_55 : Operation 4964 [1/1] (1.01ns)   --->   "%add_ln56_23 = add i32 %tmp_491, i32 %add_ln56_22" [src/conv1.cpp:56]   --->   Operation 4964 'add' 'add_ln56_23' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4965 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01150, void %V32.i.i24.i.i103.2.case.11151" [src/conv1.cpp:56]   --->   Operation 4965 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4966 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_195)   --->   "%mul_ln53_214 = mul i35 %sext_ln53_86, i35 %sext_ln35_52" [src/conv1.cpp:53]   --->   Operation 4966 'mul' 'mul_ln53_214' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4967 [1/1] (0.00ns)   --->   "%shl_ln53_195 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_505, i3 0" [src/conv1.cpp:53]   --->   Operation 4967 'bitconcatenate' 'shl_ln53_195' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 4968 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_201)   --->   "%mul_ln53_221 = mul i35 %sext_ln53_61, i35 %sext_ln35_59" [src/conv1.cpp:53]   --->   Operation 4968 'mul' 'mul_ln53_221' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4969 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_201 = add i35 %shl_ln53_195, i35 %mul_ln53_221" [src/conv1.cpp:53]   --->   Operation 4969 'add' 'add_ln53_201' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4970 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_207)   --->   "%mul_ln53_228 = mul i35 %sext_ln53_68, i35 %sext_ln35_66" [src/conv1.cpp:53]   --->   Operation 4970 'mul' 'mul_ln53_228' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 2.70>
ST_56 : Operation 4971 [1/1] (0.76ns)   --->   "%empty_311 = add i8 %empty_233, i8 78" [src/conv1.cpp:35]   --->   Operation 4971 'add' 'empty_311' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4972 [1/1] (0.00ns)   --->   "%p_cast88 = zext i8 %empty_311" [src/conv1.cpp:35]   --->   Operation 4972 'zext' 'p_cast88' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4973 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast88" [src/conv1.cpp:35]   --->   Operation 4973 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4974 [1/1] (0.76ns)   --->   "%empty_312 = add i8 %empty_233, i8 79" [src/conv1.cpp:35]   --->   Operation 4974 'add' 'empty_312' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4975 [1/1] (0.00ns)   --->   "%p_cast89 = zext i8 %empty_312" [src/conv1.cpp:35]   --->   Operation 4975 'zext' 'p_cast89' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4976 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast89" [src/conv1.cpp:35]   --->   Operation 4976 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4977 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast88" [src/conv1.cpp:35]   --->   Operation 4977 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4978 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast89" [src/conv1.cpp:35]   --->   Operation 4978 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4979 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast88" [src/conv1.cpp:35]   --->   Operation 4979 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4980 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast89" [src/conv1.cpp:35]   --->   Operation 4980 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4981 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74" [src/conv1.cpp:35]   --->   Operation 4981 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4982 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155" [src/conv1.cpp:35]   --->   Operation 4982 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4983 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236" [src/conv1.cpp:35]   --->   Operation 4983 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4984 [1/1] (0.47ns)   --->   "%tmp_165 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4984 'mux' 'tmp_165' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4985 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80" [src/conv1.cpp:35]   --->   Operation 4985 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4986 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161" [src/conv1.cpp:35]   --->   Operation 4986 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4987 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242" [src/conv1.cpp:35]   --->   Operation 4987 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4988 [1/1] (0.47ns)   --->   "%tmp_171 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 4988 'mux' 'tmp_171' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4989 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81" [src/conv1.cpp:35]   --->   Operation 4989 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4990 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162" [src/conv1.cpp:35]   --->   Operation 4990 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4991 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243" [src/conv1.cpp:35]   --->   Operation 4991 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4992 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82" [src/conv1.cpp:35]   --->   Operation 4992 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4993 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163" [src/conv1.cpp:35]   --->   Operation 4993 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4994 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244" [src/conv1.cpp:35]   --->   Operation 4994 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 4995 [1/1] (0.76ns)   --->   "%empty_394 = add i8 %empty_323, i8 71" [src/conv1.cpp:35]   --->   Operation 4995 'add' 'empty_394' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4996 [1/1] (0.00ns)   --->   "%p_cast162 = zext i8 %empty_394" [src/conv1.cpp:35]   --->   Operation 4996 'zext' 'p_cast162' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4997 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast162" [src/conv1.cpp:35]   --->   Operation 4997 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4998 [1/1] (0.76ns)   --->   "%empty_400 = add i8 %empty_323, i8 77" [src/conv1.cpp:35]   --->   Operation 4998 'add' 'empty_400' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4999 [1/1] (0.00ns)   --->   "%p_cast168 = zext i8 %empty_400" [src/conv1.cpp:35]   --->   Operation 4999 'zext' 'p_cast168' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 5000 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast168" [src/conv1.cpp:35]   --->   Operation 5000 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 5001 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast162" [src/conv1.cpp:35]   --->   Operation 5001 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 5002 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast168" [src/conv1.cpp:35]   --->   Operation 5002 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 5003 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_722 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast162" [src/conv1.cpp:35]   --->   Operation 5003 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_722' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 5004 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_728 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast168" [src/conv1.cpp:35]   --->   Operation 5004 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_728' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 5005 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_942 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559" [src/conv1.cpp:35]   --->   Operation 5005 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_942' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5006 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_943 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640" [src/conv1.cpp:35]   --->   Operation 5006 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_943' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5007 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_944 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_721" [src/conv1.cpp:35]   --->   Operation 5007 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_944' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5008 [1/1] (0.47ns)   --->   "%tmp_164_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_942, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_943, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_944, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 5008 'mux' 'tmp_164_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 5009 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_945 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560" [src/conv1.cpp:35]   --->   Operation 5009 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_945' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5010 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_946 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641" [src/conv1.cpp:35]   --->   Operation 5010 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_946' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5011 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_947 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_722" [src/conv1.cpp:35]   --->   Operation 5011 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_947' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5012 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_960 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565" [src/conv1.cpp:35]   --->   Operation 5012 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_960' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5013 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_961 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646" [src/conv1.cpp:35]   --->   Operation 5013 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_961' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5014 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_962 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_727" [src/conv1.cpp:35]   --->   Operation 5014 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_962' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5015 [1/1] (0.47ns)   --->   "%tmp_170_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_960, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_961, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_962, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 5015 'mux' 'tmp_170_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 5016 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_963 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566" [src/conv1.cpp:35]   --->   Operation 5016 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_963' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5017 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_964 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647" [src/conv1.cpp:35]   --->   Operation 5017 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_964' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5018 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_965 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_728" [src/conv1.cpp:35]   --->   Operation 5018 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_965' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_56 : Operation 5019 [1/1] (0.00ns)   --->   "%sext_ln35_69 = sext i12 %select_ln35_71" [src/conv1.cpp:35]   --->   Operation 5019 'sext' 'sext_ln35_69' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5020 [1/1] (0.37ns)   --->   "%select_ln35_72 = select i1 %icmp_ln38, i12 %tmp_164_mid1, i12 %tmp_164" [src/conv1.cpp:35]   --->   Operation 5020 'select' 'select_ln35_72' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 5021 [1/1] (0.37ns)   --->   "%select_ln35_78 = select i1 %icmp_ln38, i12 %tmp_170_mid1, i12 %tmp_170" [src/conv1.cpp:35]   --->   Operation 5021 'select' 'select_ln35_78' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 5022 [1/1] (0.79ns)   --->   "%add_ln53_269 = add i11 %mul_ln38, i11 %zext_ln53_45" [src/conv1.cpp:53]   --->   Operation 5022 'add' 'add_ln53_269' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 5023 [1/1] (0.00ns)   --->   "%zext_ln53_54 = zext i11 %add_ln53_269" [src/conv1.cpp:53]   --->   Operation 5023 'zext' 'zext_ln53_54' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5024 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_54" [src/conv1.cpp:53]   --->   Operation 5024 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5025 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_54" [src/conv1.cpp:53]   --->   Operation 5025 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5026 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_54" [src/conv1.cpp:53]   --->   Operation 5026 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5027 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_59 = add i35 %shl_ln53_53, i35 %mul_ln53_61" [src/conv1.cpp:53]   --->   Operation 5027 'add' 'add_ln53_59' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5028 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593" [src/conv1.cpp:53]   --->   Operation 5028 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5029 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602" [src/conv1.cpp:53]   --->   Operation 5029 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5030 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611" [src/conv1.cpp:53]   --->   Operation 5030 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5031 [1/1] (0.47ns)   --->   "%tmp_253 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205, i2 %trunc_ln53_7" [src/conv1.cpp:53]   --->   Operation 5031 'mux' 'tmp_253' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 5032 [1/1] (0.00ns)   --->   "%sext_ln53_62 = sext i24 %tmp_253" [src/conv1.cpp:53]   --->   Operation 5032 'sext' 'sext_ln53_62' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5033 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_59, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5033 'partselect' 'tmp_347' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5034 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_64 = add i35 %shl_ln53_58, i35 %mul_ln53_67" [src/conv1.cpp:53]   --->   Operation 5034 'add' 'add_ln53_64' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5035 [1/1] (0.00ns)   --->   "%tmp_352 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_64, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5035 'partselect' 'tmp_352' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5036 [1/1] (0.00ns)   --->   "%shl_ln53_59 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_352, i3 0" [src/conv1.cpp:53]   --->   Operation 5036 'bitconcatenate' 'shl_ln53_59' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5037 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_65)   --->   "%mul_ln53_68 = mul i35 %sext_ln53_68, i35 %sext_ln35_68" [src/conv1.cpp:53]   --->   Operation 5037 'mul' 'mul_ln53_68' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5038 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_65 = add i35 %shl_ln53_59, i35 %mul_ln53_68" [src/conv1.cpp:53]   --->   Operation 5038 'add' 'add_ln53_65' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5039 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534" [src/conv1.cpp:53]   --->   Operation 5039 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5040 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543" [src/conv1.cpp:53]   --->   Operation 5040 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5041 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552" [src/conv1.cpp:53]   --->   Operation 5041 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5042 [1/1] (0.47ns)   --->   "%tmp_261 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172, i2 %trunc_ln53_2" [src/conv1.cpp:53]   --->   Operation 5042 'mux' 'tmp_261' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 5043 [1/1] (0.00ns)   --->   "%sext_ln53_69 = sext i24 %tmp_261" [src/conv1.cpp:53]   --->   Operation 5043 'sext' 'sext_ln53_69' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5044 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_66)   --->   "%mul_ln53_69 = mul i35 %sext_ln53_69, i35 %sext_ln35_69" [src/conv1.cpp:53]   --->   Operation 5044 'mul' 'mul_ln53_69' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5045 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475" [src/conv1.cpp:53]   --->   Operation 5045 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5046 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484" [src/conv1.cpp:53]   --->   Operation 5046 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5047 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493" [src/conv1.cpp:53]   --->   Operation 5047 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5048 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_14, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 5048 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_56 : Operation 5049 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1067" [src/conv1.cpp:56]   --->   Operation 5049 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 0.00>
ST_56 : Operation 5050 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_14, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 5050 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_56 : Operation 5051 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1067" [src/conv1.cpp:56]   --->   Operation 5051 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 0.00>
ST_56 : Operation 5052 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_124)   --->   "%mul_ln53_134 = mul i35 %sext_ln53_86, i35 %sext_ln35_53" [src/conv1.cpp:53]   --->   Operation 5052 'mul' 'mul_ln53_134' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5053 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_130 = add i35 %shl_ln53_124, i35 %mul_ln53_141" [src/conv1.cpp:53]   --->   Operation 5053 'add' 'add_ln53_130' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5054 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_130, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5054 'partselect' 'tmp_426' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5055 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_131)   --->   "%mul_ln53_142 = mul i35 %sext_ln53_62, i35 %sext_ln35_61" [src/conv1.cpp:53]   --->   Operation 5055 'mul' 'mul_ln53_142' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5056 [1/1] (0.00ns)   --->   "%shl_ln53_130 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_432, i3 0" [src/conv1.cpp:53]   --->   Operation 5056 'bitconcatenate' 'shl_ln53_130' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5057 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_136)   --->   "%mul_ln53_148 = mul i35 %sext_ln53_68, i35 %sext_ln35_67" [src/conv1.cpp:53]   --->   Operation 5057 'mul' 'mul_ln53_148' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5058 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_136 = add i35 %shl_ln53_130, i35 %mul_ln53_148" [src/conv1.cpp:53]   --->   Operation 5058 'add' 'add_ln53_136' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5059 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_137)   --->   "%mul_ln53_149 = mul i35 %sext_ln53_69, i35 %sext_ln35_68" [src/conv1.cpp:53]   --->   Operation 5059 'mul' 'mul_ln53_149' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5060 [1/1] (0.79ns)   --->   "%add_ln53_320 = add i11 %mul_ln53_248, i11 %zext_ln53_111" [src/conv1.cpp:53]   --->   Operation 5060 'add' 'add_ln53_320' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 5061 [1/1] (0.00ns)   --->   "%zext_ln53_117 = zext i11 %add_ln53_320" [src/conv1.cpp:53]   --->   Operation 5061 'zext' 'zext_ln53_117' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5062 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_117" [src/conv1.cpp:53]   --->   Operation 5062 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5063 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_117" [src/conv1.cpp:53]   --->   Operation 5063 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5064 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_117" [src/conv1.cpp:53]   --->   Operation 5064 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5065 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_23, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 5065 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_56 : Operation 5066 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1149" [src/conv1.cpp:56]   --->   Operation 5066 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 0.00>
ST_56 : Operation 5067 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_23, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 5067 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_56 : Operation 5068 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1149" [src/conv1.cpp:56]   --->   Operation 5068 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 0.00>
ST_56 : Operation 5069 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_195)   --->   "%mul_ln53_214 = mul i35 %sext_ln53_86, i35 %sext_ln35_52" [src/conv1.cpp:53]   --->   Operation 5069 'mul' 'mul_ln53_214' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5070 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42" [src/conv1.cpp:53]   --->   Operation 5070 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5071 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51" [src/conv1.cpp:53]   --->   Operation 5071 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5072 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60" [src/conv1.cpp:53]   --->   Operation 5072 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_56 : Operation 5073 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_201 = add i35 %shl_ln53_195, i35 %mul_ln53_221" [src/conv1.cpp:53]   --->   Operation 5073 'add' 'add_ln53_201' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5074 [1/1] (0.00ns)   --->   "%tmp_506 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_201, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5074 'partselect' 'tmp_506' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5075 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_202)   --->   "%mul_ln53_222 = mul i35 %sext_ln53_62, i35 %sext_ln35_60" [src/conv1.cpp:53]   --->   Operation 5075 'mul' 'mul_ln53_222' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5076 [1/1] (0.00ns)   --->   "%shl_ln53_201 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_512, i3 0" [src/conv1.cpp:53]   --->   Operation 5076 'bitconcatenate' 'shl_ln53_201' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 5077 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_207)   --->   "%mul_ln53_228 = mul i35 %sext_ln53_68, i35 %sext_ln35_66" [src/conv1.cpp:53]   --->   Operation 5077 'mul' 'mul_ln53_228' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5078 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_207 = add i35 %shl_ln53_201, i35 %mul_ln53_228" [src/conv1.cpp:53]   --->   Operation 5078 'add' 'add_ln53_207' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 5079 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_208)   --->   "%mul_ln53_229 = mul i35 %sext_ln53_69, i35 %sext_ln35_67" [src/conv1.cpp:53]   --->   Operation 5079 'mul' 'mul_ln53_229' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 2.70>
ST_57 : Operation 5080 [1/1] (0.76ns)   --->   "%empty_313 = add i8 %empty_233, i8 80" [src/conv1.cpp:35]   --->   Operation 5080 'add' 'empty_313' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5081 [1/1] (0.00ns)   --->   "%p_cast90 = zext i8 %empty_313" [src/conv1.cpp:35]   --->   Operation 5081 'zext' 'p_cast90' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5082 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast90" [src/conv1.cpp:35]   --->   Operation 5082 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5083 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast90" [src/conv1.cpp:35]   --->   Operation 5083 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5084 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast90" [src/conv1.cpp:35]   --->   Operation 5084 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5085 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81" [src/conv1.cpp:35]   --->   Operation 5085 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5086 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162" [src/conv1.cpp:35]   --->   Operation 5086 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5087 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243" [src/conv1.cpp:35]   --->   Operation 5087 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5088 [1/1] (0.47ns)   --->   "%tmp_172 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 5088 'mux' 'tmp_172' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5089 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82" [src/conv1.cpp:35]   --->   Operation 5089 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5090 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163" [src/conv1.cpp:35]   --->   Operation 5090 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5091 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244" [src/conv1.cpp:35]   --->   Operation 5091 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5092 [1/1] (0.47ns)   --->   "%tmp_173 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 5092 'mux' 'tmp_173' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5093 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83" [src/conv1.cpp:35]   --->   Operation 5093 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5094 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164" [src/conv1.cpp:35]   --->   Operation 5094 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5095 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245" [src/conv1.cpp:35]   --->   Operation 5095 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5096 [1/1] (0.76ns)   --->   "%empty_401 = add i8 %empty_323, i8 78" [src/conv1.cpp:35]   --->   Operation 5096 'add' 'empty_401' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5097 [1/1] (0.00ns)   --->   "%p_cast169 = zext i8 %empty_401" [src/conv1.cpp:35]   --->   Operation 5097 'zext' 'p_cast169' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5098 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast169" [src/conv1.cpp:35]   --->   Operation 5098 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5099 [1/1] (0.76ns)   --->   "%empty_402 = add i8 %empty_323, i8 79" [src/conv1.cpp:35]   --->   Operation 5099 'add' 'empty_402' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5100 [1/1] (0.00ns)   --->   "%p_cast170 = zext i8 %empty_402" [src/conv1.cpp:35]   --->   Operation 5100 'zext' 'p_cast170' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5101 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast170" [src/conv1.cpp:35]   --->   Operation 5101 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5102 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast169" [src/conv1.cpp:35]   --->   Operation 5102 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5103 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast170" [src/conv1.cpp:35]   --->   Operation 5103 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5104 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_729 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast169" [src/conv1.cpp:35]   --->   Operation 5104 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_729' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5105 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_730 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast170" [src/conv1.cpp:35]   --->   Operation 5105 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_730' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 5106 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_945 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560" [src/conv1.cpp:35]   --->   Operation 5106 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_945' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5107 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_946 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641" [src/conv1.cpp:35]   --->   Operation 5107 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_946' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5108 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_947 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_722" [src/conv1.cpp:35]   --->   Operation 5108 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_947' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5109 [1/1] (0.47ns)   --->   "%tmp_165_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_945, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_946, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_947, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 5109 'mux' 'tmp_165_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5110 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_963 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566" [src/conv1.cpp:35]   --->   Operation 5110 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_963' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5111 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_964 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647" [src/conv1.cpp:35]   --->   Operation 5111 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_964' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5112 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_965 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_728" [src/conv1.cpp:35]   --->   Operation 5112 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_965' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5113 [1/1] (0.47ns)   --->   "%tmp_171_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_963, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_964, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_965, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 5113 'mux' 'tmp_171_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5114 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_966 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567" [src/conv1.cpp:35]   --->   Operation 5114 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_966' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5115 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_967 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648" [src/conv1.cpp:35]   --->   Operation 5115 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_967' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5116 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_968 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_729" [src/conv1.cpp:35]   --->   Operation 5116 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_968' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5117 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_969 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568" [src/conv1.cpp:35]   --->   Operation 5117 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_969' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5118 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_970 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649" [src/conv1.cpp:35]   --->   Operation 5118 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_970' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5119 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_971 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_730" [src/conv1.cpp:35]   --->   Operation 5119 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_971' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_57 : Operation 5120 [1/1] (0.00ns)   --->   "%sext_ln35_62 = sext i12 %select_ln35_64" [src/conv1.cpp:35]   --->   Operation 5120 'sext' 'sext_ln35_62' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5121 [1/1] (0.37ns)   --->   "%select_ln35_73 = select i1 %icmp_ln38, i12 %tmp_165_mid1, i12 %tmp_165" [src/conv1.cpp:35]   --->   Operation 5121 'select' 'select_ln35_73' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 5122 [1/1] (0.37ns)   --->   "%select_ln35_79 = select i1 %icmp_ln38, i12 %tmp_171_mid1, i12 %tmp_171" [src/conv1.cpp:35]   --->   Operation 5122 'select' 'select_ln35_79' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 5123 [1/1] (0.79ns)   --->   "%add_ln53_233 = add i11 %mul_ln38, i11 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 5123 'add' 'add_ln53_233' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5124 [1/1] (0.00ns)   --->   "%zext_ln53_11 = zext i11 %add_ln53_233" [src/conv1.cpp:53]   --->   Operation 5124 'zext' 'zext_ln53_11' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5125 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_11" [src/conv1.cpp:53]   --->   Operation 5125 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5126 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_11" [src/conv1.cpp:53]   --->   Operation 5126 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5127 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_11" [src/conv1.cpp:53]   --->   Operation 5127 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5128 [1/1] (0.79ns)   --->   "%add_ln53_295 = add i11 %mul_ln53_250, i11 %zext_ln53_78" [src/conv1.cpp:53]   --->   Operation 5128 'add' 'add_ln53_295' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5129 [1/1] (0.00ns)   --->   "%zext_ln53_86 = zext i11 %add_ln53_295" [src/conv1.cpp:53]   --->   Operation 5129 'zext' 'zext_ln53_86' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5130 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_86" [src/conv1.cpp:53]   --->   Operation 5130 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5131 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_86" [src/conv1.cpp:53]   --->   Operation 5131 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5132 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_86" [src/conv1.cpp:53]   --->   Operation 5132 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5133 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 5133 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_57 : Operation 5134 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1215" [src/conv1.cpp:56]   --->   Operation 5134 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_5)> <Delay = 0.00>
ST_57 : Operation 5135 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 5135 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_57 : Operation 5136 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1215" [src/conv1.cpp:56]   --->   Operation 5136 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_5)> <Delay = 0.00>
ST_57 : Operation 5137 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_60)   --->   "%mul_ln53_62 = mul i35 %sext_ln53_62, i35 %sext_ln35_62" [src/conv1.cpp:53]   --->   Operation 5137 'mul' 'mul_ln53_62' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5138 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_65 = add i35 %shl_ln53_59, i35 %mul_ln53_68" [src/conv1.cpp:53]   --->   Operation 5138 'add' 'add_ln53_65' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5139 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_65, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5139 'partselect' 'tmp_353' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5140 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_66)   --->   "%mul_ln53_69 = mul i35 %sext_ln53_69, i35 %sext_ln35_69" [src/conv1.cpp:53]   --->   Operation 5140 'mul' 'mul_ln53_69' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5141 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564" [src/conv1.cpp:53]   --->   Operation 5141 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5142 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573" [src/conv1.cpp:53]   --->   Operation 5142 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5143 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582" [src/conv1.cpp:53]   --->   Operation 5143 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5144 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349" [src/conv1.cpp:53]   --->   Operation 5144 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5145 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358" [src/conv1.cpp:53]   --->   Operation 5145 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5146 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367" [src/conv1.cpp:53]   --->   Operation 5146 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5147 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475" [src/conv1.cpp:53]   --->   Operation 5147 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5148 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484" [src/conv1.cpp:53]   --->   Operation 5148 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5149 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493" [src/conv1.cpp:53]   --->   Operation 5149 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5150 [1/1] (0.47ns)   --->   "%tmp_268 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139, i2 %trunc_ln53_8" [src/conv1.cpp:53]   --->   Operation 5150 'mux' 'tmp_268' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5151 [1/1] (0.00ns)   --->   "%shl_ln53_118 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_418, i3 0" [src/conv1.cpp:53]   --->   Operation 5151 'bitconcatenate' 'shl_ln53_118' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5152 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_124)   --->   "%mul_ln53_134 = mul i35 %sext_ln53_86, i35 %sext_ln35_53" [src/conv1.cpp:53]   --->   Operation 5152 'mul' 'mul_ln53_134' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5153 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_124 = add i35 %shl_ln53_118, i35 %mul_ln53_134" [src/conv1.cpp:53]   --->   Operation 5153 'add' 'add_ln53_124' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5154 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_131)   --->   "%mul_ln53_142 = mul i35 %sext_ln53_62, i35 %sext_ln35_61" [src/conv1.cpp:53]   --->   Operation 5154 'mul' 'mul_ln53_142' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5155 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_136 = add i35 %shl_ln53_130, i35 %mul_ln53_148" [src/conv1.cpp:53]   --->   Operation 5155 'add' 'add_ln53_136' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5156 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_136, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5156 'partselect' 'tmp_433' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5157 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_137)   --->   "%mul_ln53_149 = mul i35 %sext_ln53_69, i35 %sext_ln35_68" [src/conv1.cpp:53]   --->   Operation 5157 'mul' 'mul_ln53_149' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5158 [1/1] (0.00ns)   --->   "%shl_ln53_189 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_498, i3 0" [src/conv1.cpp:53]   --->   Operation 5158 'bitconcatenate' 'shl_ln53_189' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5159 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_195)   --->   "%mul_ln53_214 = mul i35 %sext_ln53_86, i35 %sext_ln35_52" [src/conv1.cpp:53]   --->   Operation 5159 'mul' 'mul_ln53_214' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5160 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_195 = add i35 %shl_ln53_189, i35 %mul_ln53_214" [src/conv1.cpp:53]   --->   Operation 5160 'add' 'add_ln53_195' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5161 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42" [src/conv1.cpp:53]   --->   Operation 5161 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5162 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51" [src/conv1.cpp:53]   --->   Operation 5162 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5163 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60" [src/conv1.cpp:53]   --->   Operation 5163 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_57 : Operation 5164 [1/1] (0.47ns)   --->   "%tmp_290 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24, i2 %trunc_ln53_3" [src/conv1.cpp:53]   --->   Operation 5164 'mux' 'tmp_290' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5165 [1/1] (0.00ns)   --->   "%sext_ln53_95 = sext i24 %tmp_290" [src/conv1.cpp:53]   --->   Operation 5165 'sext' 'sext_ln53_95' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5166 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_196)   --->   "%mul_ln53_215 = mul i35 %sext_ln53_95, i35 %sext_ln35_53" [src/conv1.cpp:53]   --->   Operation 5166 'mul' 'mul_ln53_215' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5167 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_202)   --->   "%mul_ln53_222 = mul i35 %sext_ln53_62, i35 %sext_ln35_60" [src/conv1.cpp:53]   --->   Operation 5167 'mul' 'mul_ln53_222' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5168 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_207 = add i35 %shl_ln53_201, i35 %mul_ln53_228" [src/conv1.cpp:53]   --->   Operation 5168 'add' 'add_ln53_207' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 5169 [1/1] (0.00ns)   --->   "%tmp_513 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_207, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5169 'partselect' 'tmp_513' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_57 : Operation 5170 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_208)   --->   "%mul_ln53_229 = mul i35 %sext_ln53_69, i35 %sext_ln35_67" [src/conv1.cpp:53]   --->   Operation 5170 'mul' 'mul_ln53_229' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 3.27>
ST_58 : Operation 5171 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83" [src/conv1.cpp:35]   --->   Operation 5171 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5172 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164" [src/conv1.cpp:35]   --->   Operation 5172 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5173 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245" [src/conv1.cpp:35]   --->   Operation 5173 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488' <Predicate = (!icmp_ln35 & !icmp_ln38 & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5174 [1/1] (0.47ns)   --->   "%tmp_174 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488, i2 %trunc_ln35" [src/conv1.cpp:35]   --->   Operation 5174 'mux' 'tmp_174' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5175 [1/1] (0.76ns)   --->   "%empty_403 = add i8 %empty_323, i8 80" [src/conv1.cpp:35]   --->   Operation 5175 'add' 'empty_403' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5176 [1/1] (0.00ns)   --->   "%p_cast171 = zext i8 %empty_403" [src/conv1.cpp:35]   --->   Operation 5176 'zext' 'p_cast171' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_58 : Operation 5177 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast171" [src/conv1.cpp:35]   --->   Operation 5177 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_58 : Operation 5178 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast171" [src/conv1.cpp:35]   --->   Operation 5178 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_58 : Operation 5179 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_731 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast171" [src/conv1.cpp:35]   --->   Operation 5179 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_731' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_58 : Operation 5180 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_966 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567" [src/conv1.cpp:35]   --->   Operation 5180 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_966' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5181 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_967 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648" [src/conv1.cpp:35]   --->   Operation 5181 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_967' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5182 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_968 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_729" [src/conv1.cpp:35]   --->   Operation 5182 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_968' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5183 [1/1] (0.47ns)   --->   "%tmp_172_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_966, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_967, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_968, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 5183 'mux' 'tmp_172_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5184 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_969 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568" [src/conv1.cpp:35]   --->   Operation 5184 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_969' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5185 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_970 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649" [src/conv1.cpp:35]   --->   Operation 5185 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_970' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5186 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_971 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_730" [src/conv1.cpp:35]   --->   Operation 5186 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_971' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5187 [1/1] (0.47ns)   --->   "%tmp_173_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_969, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_970, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_971, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 5187 'mux' 'tmp_173_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5188 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_972 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569" [src/conv1.cpp:35]   --->   Operation 5188 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_972' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5189 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_973 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650" [src/conv1.cpp:35]   --->   Operation 5189 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_973' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5190 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_974 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_731" [src/conv1.cpp:35]   --->   Operation 5190 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_974' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_58 : Operation 5191 [1/1] (0.00ns)   --->   "%sext_ln35_70 = sext i12 %select_ln35_72" [src/conv1.cpp:35]   --->   Operation 5191 'sext' 'sext_ln35_70' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5192 [1/1] (0.37ns)   --->   "%select_ln35_80 = select i1 %icmp_ln38, i12 %tmp_172_mid1, i12 %tmp_172" [src/conv1.cpp:35]   --->   Operation 5192 'select' 'select_ln35_80' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 5193 [1/1] (0.37ns)   --->   "%select_ln35_81 = select i1 %icmp_ln38, i12 %tmp_173_mid1, i12 %tmp_173" [src/conv1.cpp:35]   --->   Operation 5193 'select' 'select_ln35_81' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 5194 [1/1] (0.79ns)   --->   "%add_ln53_278 = add i11 %mul_ln38, i11 %zext_ln53_56" [src/conv1.cpp:53]   --->   Operation 5194 'add' 'add_ln53_278' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5195 [1/1] (0.00ns)   --->   "%zext_ln53_65 = zext i11 %add_ln53_278" [src/conv1.cpp:53]   --->   Operation 5195 'zext' 'zext_ln53_65' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5196 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_65" [src/conv1.cpp:53]   --->   Operation 5196 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5197 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_65" [src/conv1.cpp:53]   --->   Operation 5197 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5198 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_65" [src/conv1.cpp:53]   --->   Operation 5198 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5199 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_6, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 5199 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_58 : Operation 5200 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit850" [src/conv1.cpp:56]   --->   Operation 5200 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 0.00>
ST_58 : Operation 5201 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_6, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 5201 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_58 : Operation 5202 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit850" [src/conv1.cpp:56]   --->   Operation 5202 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 0.00>
ST_58 : Operation 5203 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_60)   --->   "%mul_ln53_62 = mul i35 %sext_ln53_62, i35 %sext_ln35_62" [src/conv1.cpp:53]   --->   Operation 5203 'mul' 'mul_ln53_62' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5204 [1/1] (0.00ns)   --->   "%shl_ln53_60 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_353, i3 0" [src/conv1.cpp:53]   --->   Operation 5204 'bitconcatenate' 'shl_ln53_60' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5205 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_66)   --->   "%mul_ln53_69 = mul i35 %sext_ln53_69, i35 %sext_ln35_69" [src/conv1.cpp:53]   --->   Operation 5205 'mul' 'mul_ln53_69' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5206 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_66 = add i35 %shl_ln53_60, i35 %mul_ln53_69" [src/conv1.cpp:53]   --->   Operation 5206 'add' 'add_ln53_66' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5207 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564" [src/conv1.cpp:53]   --->   Operation 5207 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5208 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573" [src/conv1.cpp:53]   --->   Operation 5208 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5209 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582" [src/conv1.cpp:53]   --->   Operation 5209 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5210 [1/1] (0.47ns)   --->   "%tmp_262 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175, i2 %trunc_ln53_5" [src/conv1.cpp:53]   --->   Operation 5210 'mux' 'tmp_262' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5211 [1/1] (0.00ns)   --->   "%sext_ln53_70 = sext i24 %tmp_262" [src/conv1.cpp:53]   --->   Operation 5211 'sext' 'sext_ln53_70' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5212 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_67)   --->   "%mul_ln53_70 = mul i35 %sext_ln53_70, i35 %sext_ln35_70" [src/conv1.cpp:53]   --->   Operation 5212 'mul' 'mul_ln53_70' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5213 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349" [src/conv1.cpp:53]   --->   Operation 5213 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5214 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358" [src/conv1.cpp:53]   --->   Operation 5214 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5215 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367" [src/conv1.cpp:53]   --->   Operation 5215 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5216 [1/1] (0.47ns)   --->   "%tmp_264 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127, i2 %trunc_ln" [src/conv1.cpp:53]   --->   Operation 5216 'mux' 'tmp_264' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5217 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505" [src/conv1.cpp:53]   --->   Operation 5217 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5218 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514" [src/conv1.cpp:53]   --->   Operation 5218 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5219 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523" [src/conv1.cpp:53]   --->   Operation 5219 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5220 [1/1] (0.79ns)   --->   "%add_ln53_312 = add i11 %mul_ln53_249, i11 %zext_ln53_100" [src/conv1.cpp:53]   --->   Operation 5220 'add' 'add_ln53_312' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5221 [1/1] (0.00ns)   --->   "%zext_ln53_107 = zext i11 %add_ln53_312" [src/conv1.cpp:53]   --->   Operation 5221 'zext' 'zext_ln53_107' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5222 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_107" [src/conv1.cpp:53]   --->   Operation 5222 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5223 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_107" [src/conv1.cpp:53]   --->   Operation 5223 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5224 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_107" [src/conv1.cpp:53]   --->   Operation 5224 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5225 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_124 = add i35 %shl_ln53_118, i35 %mul_ln53_134" [src/conv1.cpp:53]   --->   Operation 5225 'add' 'add_ln53_124' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5226 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_124, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5226 'partselect' 'tmp_419' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5227 [1/1] (0.00ns)   --->   "%sext_ln56_28 = sext i32 %add_ln56_14" [src/conv1.cpp:56]   --->   Operation 5227 'sext' 'sext_ln56_28' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5228 [1/1] (0.00ns)   --->   "%sext_ln56_29 = sext i32 %tmp_419" [src/conv1.cpp:56]   --->   Operation 5228 'sext' 'sext_ln56_29' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5229 [1/1] (1.01ns)   --->   "%sub_ln56_14 = sub i33 0, i33 %sext_ln56_28" [src/conv1.cpp:56]   --->   Operation 5229 'sub' 'sub_ln56_14' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5230 [1/1] (1.01ns)   --->   "%icmp_ln56_14 = icmp_eq  i33 %sext_ln56_29, i33 %sub_ln56_14" [src/conv1.cpp:56]   --->   Operation 5230 'icmp' 'icmp_ln56_14' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5231 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_14, void %if.end.i.i.1.5, void %if.then.i.i.1.5" [src/conv1.cpp:56]   --->   Operation 5231 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5232 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01243, void %V32.i.i24.i.i103.1.case.11244" [src/conv1.cpp:56]   --->   Operation 5232 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_14)> <Delay = 0.00>
ST_58 : Operation 5233 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 5233 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_58 : Operation 5234 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1242" [src/conv1.cpp:56]   --->   Operation 5234 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_14)> <Delay = 0.00>
ST_58 : Operation 5235 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 5235 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_58 : Operation 5236 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1242" [src/conv1.cpp:56]   --->   Operation 5236 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_14)> <Delay = 0.00>
ST_58 : Operation 5237 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.1.5" [src/conv1.cpp:56]   --->   Operation 5237 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_14)> <Delay = 0.00>
ST_58 : Operation 5238 [1/1] (1.01ns)   --->   "%add_ln56_15 = add i32 %tmp_419, i32 %add_ln56_14" [src/conv1.cpp:56]   --->   Operation 5238 'add' 'add_ln56_15' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5239 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01077, void %V32.i.i24.i.i103.1.case.11078" [src/conv1.cpp:56]   --->   Operation 5239 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5240 [1/1] (0.00ns)   --->   "%shl_ln53_125 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_426, i3 0" [src/conv1.cpp:53]   --->   Operation 5240 'bitconcatenate' 'shl_ln53_125' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5241 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_131)   --->   "%mul_ln53_142 = mul i35 %sext_ln53_62, i35 %sext_ln35_61" [src/conv1.cpp:53]   --->   Operation 5241 'mul' 'mul_ln53_142' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5242 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_131 = add i35 %shl_ln53_125, i35 %mul_ln53_142" [src/conv1.cpp:53]   --->   Operation 5242 'add' 'add_ln53_131' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5243 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99" [src/conv1.cpp:53]   --->   Operation 5243 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5244 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108" [src/conv1.cpp:53]   --->   Operation 5244 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5245 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117" [src/conv1.cpp:53]   --->   Operation 5245 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_58 : Operation 5246 [1/1] (0.00ns)   --->   "%shl_ln53_131 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_433, i3 0" [src/conv1.cpp:53]   --->   Operation 5246 'bitconcatenate' 'shl_ln53_131' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5247 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_137)   --->   "%mul_ln53_149 = mul i35 %sext_ln53_69, i35 %sext_ln35_68" [src/conv1.cpp:53]   --->   Operation 5247 'mul' 'mul_ln53_149' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5248 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_137 = add i35 %shl_ln53_131, i35 %mul_ln53_149" [src/conv1.cpp:53]   --->   Operation 5248 'add' 'add_ln53_137' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5249 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_138)   --->   "%mul_ln53_150 = mul i35 %sext_ln53_70, i35 %sext_ln35_69" [src/conv1.cpp:53]   --->   Operation 5249 'mul' 'mul_ln53_150' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5250 [1/1] (0.79ns)   --->   "%add_ln53_321 = add i11 %mul_ln53_249, i11 %zext_ln53_111" [src/conv1.cpp:53]   --->   Operation 5250 'add' 'add_ln53_321' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5251 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_195 = add i35 %shl_ln53_189, i35 %mul_ln53_214" [src/conv1.cpp:53]   --->   Operation 5251 'add' 'add_ln53_195' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5252 [1/1] (0.00ns)   --->   "%tmp_499 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_195, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5252 'partselect' 'tmp_499' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5253 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_196)   --->   "%mul_ln53_215 = mul i35 %sext_ln53_95, i35 %sext_ln35_53" [src/conv1.cpp:53]   --->   Operation 5253 'mul' 'mul_ln53_215' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5254 [1/1] (0.00ns)   --->   "%shl_ln53_196 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_506, i3 0" [src/conv1.cpp:53]   --->   Operation 5254 'bitconcatenate' 'shl_ln53_196' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5255 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_202)   --->   "%mul_ln53_222 = mul i35 %sext_ln53_62, i35 %sext_ln35_60" [src/conv1.cpp:53]   --->   Operation 5255 'mul' 'mul_ln53_222' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5256 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_202 = add i35 %shl_ln53_196, i35 %mul_ln53_222" [src/conv1.cpp:53]   --->   Operation 5256 'add' 'add_ln53_202' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5257 [1/1] (0.00ns)   --->   "%shl_ln53_202 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_513, i3 0" [src/conv1.cpp:53]   --->   Operation 5257 'bitconcatenate' 'shl_ln53_202' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_58 : Operation 5258 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_208)   --->   "%mul_ln53_229 = mul i35 %sext_ln53_69, i35 %sext_ln35_67" [src/conv1.cpp:53]   --->   Operation 5258 'mul' 'mul_ln53_229' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5259 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_208 = add i35 %shl_ln53_202, i35 %mul_ln53_229" [src/conv1.cpp:53]   --->   Operation 5259 'add' 'add_ln53_208' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5260 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_209)   --->   "%mul_ln53_230 = mul i35 %sext_ln53_70, i35 %sext_ln35_68" [src/conv1.cpp:53]   --->   Operation 5260 'mul' 'mul_ln53_230' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5859 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 5859 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 2.70>
ST_59 : Operation 5261 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_972 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569" [src/conv1.cpp:35]   --->   Operation 5261 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_972' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_59 : Operation 5262 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_973 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650" [src/conv1.cpp:35]   --->   Operation 5262 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_973' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_59 : Operation 5263 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_974 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_731" [src/conv1.cpp:35]   --->   Operation 5263 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_974' <Predicate = (!icmp_ln35 & icmp_ln38 & trunc_ln35_1 != 0 & trunc_ln35_1 != 1 & trunc_ln35_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_59 : Operation 5264 [1/1] (0.47ns)   --->   "%tmp_174_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_972, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_973, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_974, i2 %trunc_ln35_1" [src/conv1.cpp:35]   --->   Operation 5264 'mux' 'tmp_174_mid1' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 5265 [1/1] (0.37ns)   --->   "%select_ln35_82 = select i1 %icmp_ln38, i12 %tmp_174_mid1, i12 %tmp_174" [src/conv1.cpp:35]   --->   Operation 5265 'select' 'select_ln35_82' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 5266 [1/1] (0.79ns)   --->   "%add_ln53_287 = add i11 %mul_ln38, i11 %zext_ln53_67" [src/conv1.cpp:53]   --->   Operation 5266 'add' 'add_ln53_287' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 5267 [1/1] (0.00ns)   --->   "%zext_ln53_76 = zext i11 %add_ln53_287" [src/conv1.cpp:53]   --->   Operation 5267 'zext' 'zext_ln53_76' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5268 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_76" [src/conv1.cpp:53]   --->   Operation 5268 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5269 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_76" [src/conv1.cpp:53]   --->   Operation 5269 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5270 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_76" [src/conv1.cpp:53]   --->   Operation 5270 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5271 [1/1] (0.79ns)   --->   "%add_ln53_304 = add i11 %mul_ln53_250, i11 %zext_ln53_89" [src/conv1.cpp:53]   --->   Operation 5271 'add' 'add_ln53_304' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 5272 [1/1] (0.00ns)   --->   "%zext_ln53_97 = zext i11 %add_ln53_304" [src/conv1.cpp:53]   --->   Operation 5272 'zext' 'zext_ln53_97' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5273 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_97" [src/conv1.cpp:53]   --->   Operation 5273 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5274 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_97" [src/conv1.cpp:53]   --->   Operation 5274 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5275 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_97" [src/conv1.cpp:53]   --->   Operation 5275 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5276 [1/1] (0.00ns)   --->   "%shl_ln53_54 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_347, i3 0" [src/conv1.cpp:53]   --->   Operation 5276 'bitconcatenate' 'shl_ln53_54' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5277 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_60)   --->   "%mul_ln53_62 = mul i35 %sext_ln53_62, i35 %sext_ln35_62" [src/conv1.cpp:53]   --->   Operation 5277 'mul' 'mul_ln53_62' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5278 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_60 = add i35 %shl_ln53_54, i35 %mul_ln53_62" [src/conv1.cpp:53]   --->   Operation 5278 'add' 'add_ln53_60' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5279 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_66 = add i35 %shl_ln53_60, i35 %mul_ln53_69" [src/conv1.cpp:53]   --->   Operation 5279 'add' 'add_ln53_66' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5280 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_66, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5280 'partselect' 'tmp_354' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5281 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_67)   --->   "%mul_ln53_70 = mul i35 %sext_ln53_70, i35 %sext_ln35_70" [src/conv1.cpp:53]   --->   Operation 5281 'mul' 'mul_ln53_70' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5282 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594" [src/conv1.cpp:53]   --->   Operation 5282 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5283 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603" [src/conv1.cpp:53]   --->   Operation 5283 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5284 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612" [src/conv1.cpp:53]   --->   Operation 5284 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5285 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505" [src/conv1.cpp:53]   --->   Operation 5285 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5286 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514" [src/conv1.cpp:53]   --->   Operation 5286 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5287 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523" [src/conv1.cpp:53]   --->   Operation 5287 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5288 [1/1] (0.47ns)   --->   "%tmp_269 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142, i2 %trunc_ln53_s" [src/conv1.cpp:53]   --->   Operation 5288 'mux' 'tmp_269' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 5289 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535" [src/conv1.cpp:53]   --->   Operation 5289 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5290 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544" [src/conv1.cpp:53]   --->   Operation 5290 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5291 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553" [src/conv1.cpp:53]   --->   Operation 5291 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5292 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_15, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 5292 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_59 : Operation 5293 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1076" [src/conv1.cpp:56]   --->   Operation 5293 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 0.00>
ST_59 : Operation 5294 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_15, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 5294 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_59 : Operation 5295 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1076" [src/conv1.cpp:56]   --->   Operation 5295 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 0.00>
ST_59 : Operation 5296 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_131 = add i35 %shl_ln53_125, i35 %mul_ln53_142" [src/conv1.cpp:53]   --->   Operation 5296 'add' 'add_ln53_131' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5297 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99" [src/conv1.cpp:53]   --->   Operation 5297 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5298 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108" [src/conv1.cpp:53]   --->   Operation 5298 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5299 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117" [src/conv1.cpp:53]   --->   Operation 5299 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_59 : Operation 5300 [1/1] (0.47ns)   --->   "%tmp_281 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77, i2 %trunc_ln53_9" [src/conv1.cpp:53]   --->   Operation 5300 'mux' 'tmp_281' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 5301 [1/1] (0.00ns)   --->   "%sext_ln53_87 = sext i24 %tmp_281" [src/conv1.cpp:53]   --->   Operation 5301 'sext' 'sext_ln53_87' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5302 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_131, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5302 'partselect' 'tmp_427' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5303 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_132)   --->   "%mul_ln53_143 = mul i35 %sext_ln53_87, i35 %sext_ln35_62" [src/conv1.cpp:53]   --->   Operation 5303 'mul' 'mul_ln53_143' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5304 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_137 = add i35 %shl_ln53_131, i35 %mul_ln53_149" [src/conv1.cpp:53]   --->   Operation 5304 'add' 'add_ln53_137' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5305 [1/1] (0.00ns)   --->   "%tmp_434 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_137, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5305 'partselect' 'tmp_434' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5306 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_138)   --->   "%mul_ln53_150 = mul i35 %sext_ln53_70, i35 %sext_ln35_69" [src/conv1.cpp:53]   --->   Operation 5306 'mul' 'mul_ln53_150' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5307 [1/1] (0.00ns)   --->   "%shl_ln53_190 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_499, i3 0" [src/conv1.cpp:53]   --->   Operation 5307 'bitconcatenate' 'shl_ln53_190' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5308 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_196)   --->   "%mul_ln53_215 = mul i35 %sext_ln53_95, i35 %sext_ln35_53" [src/conv1.cpp:53]   --->   Operation 5308 'mul' 'mul_ln53_215' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5309 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_196 = add i35 %shl_ln53_190, i35 %mul_ln53_215" [src/conv1.cpp:53]   --->   Operation 5309 'add' 'add_ln53_196' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5310 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_202 = add i35 %shl_ln53_196, i35 %mul_ln53_222" [src/conv1.cpp:53]   --->   Operation 5310 'add' 'add_ln53_202' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5311 [1/1] (0.00ns)   --->   "%tmp_507 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_202, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5311 'partselect' 'tmp_507' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5312 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_203)   --->   "%mul_ln53_223 = mul i35 %sext_ln53_87, i35 %sext_ln35_61" [src/conv1.cpp:53]   --->   Operation 5312 'mul' 'mul_ln53_223' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5313 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_208 = add i35 %shl_ln53_202, i35 %mul_ln53_229" [src/conv1.cpp:53]   --->   Operation 5313 'add' 'add_ln53_208' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5314 [1/1] (0.00ns)   --->   "%tmp_514 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_208, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5314 'partselect' 'tmp_514' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_59 : Operation 5315 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_209)   --->   "%mul_ln53_230 = mul i35 %sext_ln53_70, i35 %sext_ln35_68" [src/conv1.cpp:53]   --->   Operation 5315 'mul' 'mul_ln53_230' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 59> <Delay = 3.27>
ST_60 : Operation 5316 [1/1] (0.00ns)   --->   "%sext_ln35_71 = sext i12 %select_ln35_73" [src/conv1.cpp:35]   --->   Operation 5316 'sext' 'sext_ln35_71' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5317 [1/1] (0.79ns)   --->   "%add_ln53_296 = add i11 %mul_ln38, i11 %zext_ln53_78" [src/conv1.cpp:53]   --->   Operation 5317 'add' 'add_ln53_296' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5318 [1/1] (0.00ns)   --->   "%zext_ln53_87 = zext i11 %add_ln53_296" [src/conv1.cpp:53]   --->   Operation 5318 'zext' 'zext_ln53_87' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5319 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_87" [src/conv1.cpp:53]   --->   Operation 5319 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5320 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_87" [src/conv1.cpp:53]   --->   Operation 5320 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5321 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_87" [src/conv1.cpp:53]   --->   Operation 5321 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5322 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_60 = add i35 %shl_ln53_54, i35 %mul_ln53_62" [src/conv1.cpp:53]   --->   Operation 5322 'add' 'add_ln53_60' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5323 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_60, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5323 'partselect' 'tmp_331' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5324 [1/1] (0.00ns)   --->   "%sext_ln56_12 = sext i32 %add_ln56_6" [src/conv1.cpp:56]   --->   Operation 5324 'sext' 'sext_ln56_12' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5325 [1/1] (0.00ns)   --->   "%sext_ln56_13 = sext i32 %tmp_331" [src/conv1.cpp:56]   --->   Operation 5325 'sext' 'sext_ln56_13' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5326 [1/1] (1.01ns)   --->   "%sub_ln56_6 = sub i33 0, i33 %sext_ln56_12" [src/conv1.cpp:56]   --->   Operation 5326 'sub' 'sub_ln56_6' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5327 [1/1] (1.01ns)   --->   "%icmp_ln56_6 = icmp_eq  i33 %sext_ln56_13, i33 %sub_ln56_6" [src/conv1.cpp:56]   --->   Operation 5327 'icmp' 'icmp_ln56_6' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5328 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_6, void %if.end.i.i.6, void %if.then.i.i.6" [src/conv1.cpp:56]   --->   Operation 5328 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5329 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.01213, void %V32.i.i24.i.i103.case.11214" [src/conv1.cpp:56]   --->   Operation 5329 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_6)> <Delay = 0.00>
ST_60 : Operation 5330 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 5330 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_60 : Operation 5331 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1212" [src/conv1.cpp:56]   --->   Operation 5331 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_6)> <Delay = 0.00>
ST_60 : Operation 5332 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 5332 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_60 : Operation 5333 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1212" [src/conv1.cpp:56]   --->   Operation 5333 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_6)> <Delay = 0.00>
ST_60 : Operation 5334 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.6" [src/conv1.cpp:56]   --->   Operation 5334 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_6)> <Delay = 0.00>
ST_60 : Operation 5335 [1/1] (1.01ns)   --->   "%add_ln56_7 = add i32 %tmp_331, i32 %add_ln56_6" [src/conv1.cpp:56]   --->   Operation 5335 'add' 'add_ln56_7' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5336 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.0908, void %V32.i.i24.i.i103.case.1909" [src/conv1.cpp:56]   --->   Operation 5336 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5337 [1/1] (0.00ns)   --->   "%shl_ln53_61 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_354, i3 0" [src/conv1.cpp:53]   --->   Operation 5337 'bitconcatenate' 'shl_ln53_61' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5338 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_67)   --->   "%mul_ln53_70 = mul i35 %sext_ln53_70, i35 %sext_ln35_70" [src/conv1.cpp:53]   --->   Operation 5338 'mul' 'mul_ln53_70' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5339 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_67 = add i35 %shl_ln53_61, i35 %mul_ln53_70" [src/conv1.cpp:53]   --->   Operation 5339 'add' 'add_ln53_67' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5340 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594" [src/conv1.cpp:53]   --->   Operation 5340 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5341 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603" [src/conv1.cpp:53]   --->   Operation 5341 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5342 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612" [src/conv1.cpp:53]   --->   Operation 5342 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5343 [1/1] (0.47ns)   --->   "%tmp_263 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178, i2 %trunc_ln53_7" [src/conv1.cpp:53]   --->   Operation 5343 'mux' 'tmp_263' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5344 [1/1] (0.00ns)   --->   "%sext_ln53_71 = sext i24 %tmp_263" [src/conv1.cpp:53]   --->   Operation 5344 'sext' 'sext_ln53_71' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5345 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_68)   --->   "%mul_ln53_71 = mul i35 %sext_ln53_71, i35 %sext_ln35_71" [src/conv1.cpp:53]   --->   Operation 5345 'mul' 'mul_ln53_71' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5346 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535" [src/conv1.cpp:53]   --->   Operation 5346 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5347 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544" [src/conv1.cpp:53]   --->   Operation 5347 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5348 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553" [src/conv1.cpp:53]   --->   Operation 5348 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5349 [1/1] (0.47ns)   --->   "%tmp_270 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145, i2 %trunc_ln53_2" [src/conv1.cpp:53]   --->   Operation 5349 'mux' 'tmp_270' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5350 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565" [src/conv1.cpp:53]   --->   Operation 5350 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5351 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574" [src/conv1.cpp:53]   --->   Operation 5351 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5352 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583" [src/conv1.cpp:53]   --->   Operation 5352 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5353 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_132)   --->   "%mul_ln53_143 = mul i35 %sext_ln53_87, i35 %sext_ln35_62" [src/conv1.cpp:53]   --->   Operation 5353 'mul' 'mul_ln53_143' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5354 [1/1] (0.00ns)   --->   "%shl_ln53_132 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_434, i3 0" [src/conv1.cpp:53]   --->   Operation 5354 'bitconcatenate' 'shl_ln53_132' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5355 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_138)   --->   "%mul_ln53_150 = mul i35 %sext_ln53_70, i35 %sext_ln35_69" [src/conv1.cpp:53]   --->   Operation 5355 'mul' 'mul_ln53_150' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5356 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_138 = add i35 %shl_ln53_132, i35 %mul_ln53_150" [src/conv1.cpp:53]   --->   Operation 5356 'add' 'add_ln53_138' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5357 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_139)   --->   "%mul_ln53_151 = mul i35 %sext_ln53_71, i35 %sext_ln35_70" [src/conv1.cpp:53]   --->   Operation 5357 'mul' 'mul_ln53_151' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5358 [1/1] (0.00ns)   --->   "%zext_ln53_118 = zext i11 %add_ln53_321" [src/conv1.cpp:53]   --->   Operation 5358 'zext' 'zext_ln53_118' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5359 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_118" [src/conv1.cpp:53]   --->   Operation 5359 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5360 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_118" [src/conv1.cpp:53]   --->   Operation 5360 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5361 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_118" [src/conv1.cpp:53]   --->   Operation 5361 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5362 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_196 = add i35 %shl_ln53_190, i35 %mul_ln53_215" [src/conv1.cpp:53]   --->   Operation 5362 'add' 'add_ln53_196' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5363 [1/1] (0.00ns)   --->   "%tmp_500 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_196, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5363 'partselect' 'tmp_500' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5364 [1/1] (0.00ns)   --->   "%sext_ln56_46 = sext i32 %add_ln56_23" [src/conv1.cpp:56]   --->   Operation 5364 'sext' 'sext_ln56_46' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5365 [1/1] (0.00ns)   --->   "%sext_ln56_47 = sext i32 %tmp_500" [src/conv1.cpp:56]   --->   Operation 5365 'sext' 'sext_ln56_47' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5366 [1/1] (1.01ns)   --->   "%sub_ln56_23 = sub i33 0, i33 %sext_ln56_46" [src/conv1.cpp:56]   --->   Operation 5366 'sub' 'sub_ln56_23' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5367 [1/1] (1.01ns)   --->   "%icmp_ln56_23 = icmp_eq  i33 %sext_ln56_47, i33 %sub_ln56_23" [src/conv1.cpp:56]   --->   Operation 5367 'icmp' 'icmp_ln56_23' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5368 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_23, void %if.end.i.i.2.5, void %if.then.i.i.2.5" [src/conv1.cpp:56]   --->   Operation 5368 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5369 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01270, void %V32.i.i24.i.i103.2.case.11271" [src/conv1.cpp:56]   --->   Operation 5369 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_23)> <Delay = 0.00>
ST_60 : Operation 5370 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 5370 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_60 : Operation 5371 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1269" [src/conv1.cpp:56]   --->   Operation 5371 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_23)> <Delay = 0.00>
ST_60 : Operation 5372 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 5372 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_60 : Operation 5373 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1269" [src/conv1.cpp:56]   --->   Operation 5373 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_23)> <Delay = 0.00>
ST_60 : Operation 5374 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.2.5" [src/conv1.cpp:56]   --->   Operation 5374 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_23)> <Delay = 0.00>
ST_60 : Operation 5375 [1/1] (1.01ns)   --->   "%add_ln56_24 = add i32 %tmp_500, i32 %add_ln56_23" [src/conv1.cpp:56]   --->   Operation 5375 'add' 'add_ln56_24' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5376 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01159, void %V32.i.i24.i.i103.2.case.11160" [src/conv1.cpp:56]   --->   Operation 5376 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5377 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_203)   --->   "%mul_ln53_223 = mul i35 %sext_ln53_87, i35 %sext_ln35_61" [src/conv1.cpp:53]   --->   Operation 5377 'mul' 'mul_ln53_223' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5378 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43" [src/conv1.cpp:53]   --->   Operation 5378 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5379 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52" [src/conv1.cpp:53]   --->   Operation 5379 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5380 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61" [src/conv1.cpp:53]   --->   Operation 5380 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_60 : Operation 5381 [1/1] (0.00ns)   --->   "%shl_ln53_203 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_514, i3 0" [src/conv1.cpp:53]   --->   Operation 5381 'bitconcatenate' 'shl_ln53_203' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_60 : Operation 5382 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_209)   --->   "%mul_ln53_230 = mul i35 %sext_ln53_70, i35 %sext_ln35_68" [src/conv1.cpp:53]   --->   Operation 5382 'mul' 'mul_ln53_230' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5383 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_209 = add i35 %shl_ln53_203, i35 %mul_ln53_230" [src/conv1.cpp:53]   --->   Operation 5383 'add' 'add_ln53_209' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5384 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_210)   --->   "%mul_ln53_231 = mul i35 %sext_ln53_71, i35 %sext_ln35_69" [src/conv1.cpp:53]   --->   Operation 5384 'mul' 'mul_ln53_231' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 2.70>
ST_61 : Operation 5385 [1/1] (0.79ns)   --->   "%add_ln53_305 = add i11 %mul_ln38, i11 %zext_ln53_89" [src/conv1.cpp:53]   --->   Operation 5385 'add' 'add_ln53_305' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5386 [1/1] (0.00ns)   --->   "%zext_ln53_98 = zext i11 %add_ln53_305" [src/conv1.cpp:53]   --->   Operation 5386 'zext' 'zext_ln53_98' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5387 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_98" [src/conv1.cpp:53]   --->   Operation 5387 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5388 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_98" [src/conv1.cpp:53]   --->   Operation 5388 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5389 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_98" [src/conv1.cpp:53]   --->   Operation 5389 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5390 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_7, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 5390 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_61 : Operation 5391 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit907" [src/conv1.cpp:56]   --->   Operation 5391 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 0.00>
ST_61 : Operation 5392 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_7, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 5392 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_61 : Operation 5393 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit907" [src/conv1.cpp:56]   --->   Operation 5393 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 0.00>
ST_61 : Operation 5394 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_67 = add i35 %shl_ln53_61, i35 %mul_ln53_70" [src/conv1.cpp:53]   --->   Operation 5394 'add' 'add_ln53_67' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5395 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_67, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5395 'partselect' 'tmp_355' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5396 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_68)   --->   "%mul_ln53_71 = mul i35 %sext_ln53_71, i35 %sext_ln35_71" [src/conv1.cpp:53]   --->   Operation 5396 'mul' 'mul_ln53_71' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5397 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565" [src/conv1.cpp:53]   --->   Operation 5397 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5398 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574" [src/conv1.cpp:53]   --->   Operation 5398 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5399 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583" [src/conv1.cpp:53]   --->   Operation 5399 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5400 [1/1] (0.47ns)   --->   "%tmp_271 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148, i2 %trunc_ln53_5" [src/conv1.cpp:53]   --->   Operation 5400 'mux' 'tmp_271' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5401 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595" [src/conv1.cpp:53]   --->   Operation 5401 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5402 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604" [src/conv1.cpp:53]   --->   Operation 5402 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5403 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613" [src/conv1.cpp:53]   --->   Operation 5403 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5404 [1/1] (0.79ns)   --->   "%add_ln53_313 = add i11 %mul_ln53_250, i11 %zext_ln53_100" [src/conv1.cpp:53]   --->   Operation 5404 'add' 'add_ln53_313' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5405 [1/1] (0.00ns)   --->   "%zext_ln53_108 = zext i11 %add_ln53_313" [src/conv1.cpp:53]   --->   Operation 5405 'zext' 'zext_ln53_108' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5406 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_108" [src/conv1.cpp:53]   --->   Operation 5406 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5407 [1/1] (0.79ns)   --->   "%add_ln53_314 = add i11 %mul_ln38, i11 %zext_ln53_100" [src/conv1.cpp:53]   --->   Operation 5407 'add' 'add_ln53_314' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5408 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_108" [src/conv1.cpp:53]   --->   Operation 5408 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5409 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_108" [src/conv1.cpp:53]   --->   Operation 5409 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5410 [1/1] (0.00ns)   --->   "%shl_ln53_126 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_427, i3 0" [src/conv1.cpp:53]   --->   Operation 5410 'bitconcatenate' 'shl_ln53_126' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5411 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_132)   --->   "%mul_ln53_143 = mul i35 %sext_ln53_87, i35 %sext_ln35_62" [src/conv1.cpp:53]   --->   Operation 5411 'mul' 'mul_ln53_143' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5412 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_132 = add i35 %shl_ln53_126, i35 %mul_ln53_143" [src/conv1.cpp:53]   --->   Operation 5412 'add' 'add_ln53_132' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5413 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_138 = add i35 %shl_ln53_132, i35 %mul_ln53_150" [src/conv1.cpp:53]   --->   Operation 5413 'add' 'add_ln53_138' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5414 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_138, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5414 'partselect' 'tmp_435' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5415 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_139)   --->   "%mul_ln53_151 = mul i35 %sext_ln53_71, i35 %sext_ln35_70" [src/conv1.cpp:53]   --->   Operation 5415 'mul' 'mul_ln53_151' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5416 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100" [src/conv1.cpp:53]   --->   Operation 5416 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5417 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109" [src/conv1.cpp:53]   --->   Operation 5417 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5418 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118" [src/conv1.cpp:53]   --->   Operation 5418 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5419 [1/1] (0.79ns)   --->   "%add_ln53_322 = add i11 %mul_ln53_250, i11 %zext_ln53_111" [src/conv1.cpp:53]   --->   Operation 5419 'add' 'add_ln53_322' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5420 [1/1] (0.79ns)   --->   "%add_ln53_323 = add i11 %mul_ln38, i11 %zext_ln53_111" [src/conv1.cpp:53]   --->   Operation 5420 'add' 'add_ln53_323' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5421 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_24, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 5421 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_61 : Operation 5422 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1158" [src/conv1.cpp:56]   --->   Operation 5422 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 0.00>
ST_61 : Operation 5423 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_24, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 5423 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_61 : Operation 5424 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1158" [src/conv1.cpp:56]   --->   Operation 5424 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 0.00>
ST_61 : Operation 5425 [1/1] (0.00ns)   --->   "%shl_ln53_197 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_507, i3 0" [src/conv1.cpp:53]   --->   Operation 5425 'bitconcatenate' 'shl_ln53_197' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5426 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_203)   --->   "%mul_ln53_223 = mul i35 %sext_ln53_87, i35 %sext_ln35_61" [src/conv1.cpp:53]   --->   Operation 5426 'mul' 'mul_ln53_223' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5427 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_203 = add i35 %shl_ln53_197, i35 %mul_ln53_223" [src/conv1.cpp:53]   --->   Operation 5427 'add' 'add_ln53_203' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5428 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43" [src/conv1.cpp:53]   --->   Operation 5428 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5429 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52" [src/conv1.cpp:53]   --->   Operation 5429 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5430 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61" [src/conv1.cpp:53]   --->   Operation 5430 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_61 : Operation 5431 [1/1] (0.47ns)   --->   "%tmp_291 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21, i2 %trunc_ln53_3" [src/conv1.cpp:53]   --->   Operation 5431 'mux' 'tmp_291' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5432 [1/1] (0.00ns)   --->   "%sext_ln53_96 = sext i24 %tmp_291" [src/conv1.cpp:53]   --->   Operation 5432 'sext' 'sext_ln53_96' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5433 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_204)   --->   "%mul_ln53_224 = mul i35 %sext_ln53_96, i35 %sext_ln35_62" [src/conv1.cpp:53]   --->   Operation 5433 'mul' 'mul_ln53_224' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5434 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_209 = add i35 %shl_ln53_203, i35 %mul_ln53_230" [src/conv1.cpp:53]   --->   Operation 5434 'add' 'add_ln53_209' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5435 [1/1] (0.00ns)   --->   "%tmp_515 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_209, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5435 'partselect' 'tmp_515' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_61 : Operation 5436 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_210)   --->   "%mul_ln53_231 = mul i35 %sext_ln53_71, i35 %sext_ln35_69" [src/conv1.cpp:53]   --->   Operation 5436 'mul' 'mul_ln53_231' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 3.27>
ST_62 : Operation 5437 [1/1] (0.00ns)   --->   "%shl_ln53_62 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_355, i3 0" [src/conv1.cpp:53]   --->   Operation 5437 'bitconcatenate' 'shl_ln53_62' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5438 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_68)   --->   "%mul_ln53_71 = mul i35 %sext_ln53_71, i35 %sext_ln35_71" [src/conv1.cpp:53]   --->   Operation 5438 'mul' 'mul_ln53_71' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5439 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_68 = add i35 %shl_ln53_62, i35 %mul_ln53_71" [src/conv1.cpp:53]   --->   Operation 5439 'add' 'add_ln53_68' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5440 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595" [src/conv1.cpp:53]   --->   Operation 5440 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_62 : Operation 5441 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604" [src/conv1.cpp:53]   --->   Operation 5441 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_62 : Operation 5442 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613" [src/conv1.cpp:53]   --->   Operation 5442 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_62 : Operation 5443 [1/1] (0.47ns)   --->   "%tmp_272 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151, i2 %trunc_ln53_7" [src/conv1.cpp:53]   --->   Operation 5443 'mux' 'tmp_272' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5444 [1/1] (0.00ns)   --->   "%zext_ln53_109 = zext i11 %add_ln53_314" [src/conv1.cpp:53]   --->   Operation 5444 'zext' 'zext_ln53_109' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5445 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_109" [src/conv1.cpp:53]   --->   Operation 5445 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5446 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_109" [src/conv1.cpp:53]   --->   Operation 5446 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5447 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_109" [src/conv1.cpp:53]   --->   Operation 5447 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5448 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_132 = add i35 %shl_ln53_126, i35 %mul_ln53_143" [src/conv1.cpp:53]   --->   Operation 5448 'add' 'add_ln53_132' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5449 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_132, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5449 'partselect' 'tmp_428' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5450 [1/1] (0.00ns)   --->   "%sext_ln56_30 = sext i32 %add_ln56_15" [src/conv1.cpp:56]   --->   Operation 5450 'sext' 'sext_ln56_30' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5451 [1/1] (0.00ns)   --->   "%sext_ln56_31 = sext i32 %tmp_428" [src/conv1.cpp:56]   --->   Operation 5451 'sext' 'sext_ln56_31' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5452 [1/1] (1.01ns)   --->   "%sub_ln56_15 = sub i33 0, i33 %sext_ln56_30" [src/conv1.cpp:56]   --->   Operation 5452 'sub' 'sub_ln56_15' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5453 [1/1] (1.01ns)   --->   "%icmp_ln56_15 = icmp_eq  i33 %sext_ln56_31, i33 %sub_ln56_15" [src/conv1.cpp:56]   --->   Operation 5453 'icmp' 'icmp_ln56_15' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5454 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_15, void %if.end.i.i.1.6, void %if.then.i.i.1.6" [src/conv1.cpp:56]   --->   Operation 5454 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5455 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01240, void %V32.i.i24.i.i103.1.case.11241" [src/conv1.cpp:56]   --->   Operation 5455 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_15)> <Delay = 0.00>
ST_62 : Operation 5456 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 5456 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_62 : Operation 5457 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1239" [src/conv1.cpp:56]   --->   Operation 5457 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_15)> <Delay = 0.00>
ST_62 : Operation 5458 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 5458 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_62 : Operation 5459 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1239" [src/conv1.cpp:56]   --->   Operation 5459 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_15)> <Delay = 0.00>
ST_62 : Operation 5460 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.1.6" [src/conv1.cpp:56]   --->   Operation 5460 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_15)> <Delay = 0.00>
ST_62 : Operation 5461 [1/1] (1.01ns)   --->   "%add_ln56_16 = add i32 %tmp_428, i32 %add_ln56_15" [src/conv1.cpp:56]   --->   Operation 5461 'add' 'add_ln56_16' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5462 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01086, void %V32.i.i24.i.i103.1.case.11087" [src/conv1.cpp:56]   --->   Operation 5462 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5463 [1/1] (0.00ns)   --->   "%shl_ln53_133 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_435, i3 0" [src/conv1.cpp:53]   --->   Operation 5463 'bitconcatenate' 'shl_ln53_133' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5464 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_139)   --->   "%mul_ln53_151 = mul i35 %sext_ln53_71, i35 %sext_ln35_70" [src/conv1.cpp:53]   --->   Operation 5464 'mul' 'mul_ln53_151' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5465 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_139 = add i35 %shl_ln53_133, i35 %mul_ln53_151" [src/conv1.cpp:53]   --->   Operation 5465 'add' 'add_ln53_139' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5466 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100" [src/conv1.cpp:53]   --->   Operation 5466 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_62 : Operation 5467 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109" [src/conv1.cpp:53]   --->   Operation 5467 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_62 : Operation 5468 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118" [src/conv1.cpp:53]   --->   Operation 5468 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_62 : Operation 5469 [1/1] (0.47ns)   --->   "%tmp_282 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74, i2 %trunc_ln53_9" [src/conv1.cpp:53]   --->   Operation 5469 'mux' 'tmp_282' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5470 [1/1] (0.00ns)   --->   "%sext_ln53_88 = sext i24 %tmp_282" [src/conv1.cpp:53]   --->   Operation 5470 'sext' 'sext_ln53_88' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5471 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_140)   --->   "%mul_ln53_152 = mul i35 %sext_ln53_88, i35 %sext_ln35_71" [src/conv1.cpp:53]   --->   Operation 5471 'mul' 'mul_ln53_152' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5472 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101" [src/conv1.cpp:53]   --->   Operation 5472 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_62 : Operation 5473 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110" [src/conv1.cpp:53]   --->   Operation 5473 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_62 : Operation 5474 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119" [src/conv1.cpp:53]   --->   Operation 5474 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_62 : Operation 5475 [1/1] (0.00ns)   --->   "%zext_ln53_119 = zext i11 %add_ln53_322" [src/conv1.cpp:53]   --->   Operation 5475 'zext' 'zext_ln53_119' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5476 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_119" [src/conv1.cpp:53]   --->   Operation 5476 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5477 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_119" [src/conv1.cpp:53]   --->   Operation 5477 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5478 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_119" [src/conv1.cpp:53]   --->   Operation 5478 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5479 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_203 = add i35 %shl_ln53_197, i35 %mul_ln53_223" [src/conv1.cpp:53]   --->   Operation 5479 'add' 'add_ln53_203' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5480 [1/1] (0.00ns)   --->   "%tmp_508 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_203, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5480 'partselect' 'tmp_508' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5481 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_204)   --->   "%mul_ln53_224 = mul i35 %sext_ln53_96, i35 %sext_ln35_62" [src/conv1.cpp:53]   --->   Operation 5481 'mul' 'mul_ln53_224' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5482 [1/1] (0.00ns)   --->   "%shl_ln53_204 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_515, i3 0" [src/conv1.cpp:53]   --->   Operation 5482 'bitconcatenate' 'shl_ln53_204' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_62 : Operation 5483 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_210)   --->   "%mul_ln53_231 = mul i35 %sext_ln53_71, i35 %sext_ln35_69" [src/conv1.cpp:53]   --->   Operation 5483 'mul' 'mul_ln53_231' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5484 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_210 = add i35 %shl_ln53_204, i35 %mul_ln53_231" [src/conv1.cpp:53]   --->   Operation 5484 'add' 'add_ln53_210' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5485 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_211)   --->   "%mul_ln53_232 = mul i35 %sext_ln53_88, i35 %sext_ln35_70" [src/conv1.cpp:53]   --->   Operation 5485 'mul' 'mul_ln53_232' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5486 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44" [src/conv1.cpp:53]   --->   Operation 5486 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_62 : Operation 5487 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53" [src/conv1.cpp:53]   --->   Operation 5487 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_62 : Operation 5488 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62" [src/conv1.cpp:53]   --->   Operation 5488 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 63 <SV = 62> <Delay = 3.27>
ST_63 : Operation 5489 [1/1] (0.00ns)   --->   "%sext_ln35_73 = sext i12 %select_ln35_75" [src/conv1.cpp:35]   --->   Operation 5489 'sext' 'sext_ln35_73' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5490 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_68 = add i35 %shl_ln53_62, i35 %mul_ln53_71" [src/conv1.cpp:53]   --->   Operation 5490 'add' 'add_ln53_68' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5491 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_68, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5491 'partselect' 'tmp_356' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5492 [1/1] (0.00ns)   --->   "%sext_ln56_14 = sext i32 %add_ln56_7" [src/conv1.cpp:56]   --->   Operation 5492 'sext' 'sext_ln56_14' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5493 [1/1] (0.00ns)   --->   "%sext_ln56_15 = sext i32 %tmp_356" [src/conv1.cpp:56]   --->   Operation 5493 'sext' 'sext_ln56_15' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5494 [1/1] (1.01ns)   --->   "%sub_ln56_7 = sub i33 0, i33 %sext_ln56_14" [src/conv1.cpp:56]   --->   Operation 5494 'sub' 'sub_ln56_7' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5495 [1/1] (1.01ns)   --->   "%icmp_ln56_7 = icmp_eq  i33 %sext_ln56_15, i33 %sub_ln56_7" [src/conv1.cpp:56]   --->   Operation 5495 'icmp' 'icmp_ln56_7' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5496 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_7, void %if.end.i.i.7, void %if.then.i.i.7" [src/conv1.cpp:56]   --->   Operation 5496 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5497 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.01210, void %V32.i.i24.i.i103.case.11211" [src/conv1.cpp:56]   --->   Operation 5497 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_7)> <Delay = 0.00>
ST_63 : Operation 5498 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 5498 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_63 : Operation 5499 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1209" [src/conv1.cpp:56]   --->   Operation 5499 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_7)> <Delay = 0.00>
ST_63 : Operation 5500 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 5500 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_63 : Operation 5501 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1209" [src/conv1.cpp:56]   --->   Operation 5501 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_7)> <Delay = 0.00>
ST_63 : Operation 5502 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.7" [src/conv1.cpp:56]   --->   Operation 5502 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_7)> <Delay = 0.00>
ST_63 : Operation 5503 [1/1] (1.01ns)   --->   "%add_ln56_8 = add i32 %tmp_356, i32 %add_ln56_7" [src/conv1.cpp:56]   --->   Operation 5503 'add' 'add_ln56_8' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5504 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.0965, void %V32.i.i24.i.i103.case.1966" [src/conv1.cpp:56]   --->   Operation 5504 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5505 [1/1] (0.00ns)   --->   "%sext_ln53_73 = sext i24 %tmp_265" [src/conv1.cpp:53]   --->   Operation 5505 'sext' 'sext_ln53_73' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5506 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_69)   --->   "%mul_ln53_73 = mul i35 %sext_ln53_73, i35 %sext_ln35_73" [src/conv1.cpp:53]   --->   Operation 5506 'mul' 'mul_ln53_73' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5507 [1/1] (0.00ns)   --->   "%sext_ln53_74 = sext i24 %tmp_266" [src/conv1.cpp:53]   --->   Operation 5507 'sext' 'sext_ln53_74' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5508 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_16, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 5508 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_63 : Operation 5509 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1085" [src/conv1.cpp:56]   --->   Operation 5509 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 0.00>
ST_63 : Operation 5510 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_16, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 5510 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_63 : Operation 5511 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1085" [src/conv1.cpp:56]   --->   Operation 5511 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 0.00>
ST_63 : Operation 5512 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_139 = add i35 %shl_ln53_133, i35 %mul_ln53_151" [src/conv1.cpp:53]   --->   Operation 5512 'add' 'add_ln53_139' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5513 [1/1] (0.00ns)   --->   "%tmp_436 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_139, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5513 'partselect' 'tmp_436' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5514 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_140)   --->   "%mul_ln53_152 = mul i35 %sext_ln53_88, i35 %sext_ln35_71" [src/conv1.cpp:53]   --->   Operation 5514 'mul' 'mul_ln53_152' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5515 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_141)   --->   "%mul_ln53_154 = mul i35 %sext_ln53_74, i35 %sext_ln35_73" [src/conv1.cpp:53]   --->   Operation 5515 'mul' 'mul_ln53_154' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5516 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101" [src/conv1.cpp:53]   --->   Operation 5516 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_63 : Operation 5517 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110" [src/conv1.cpp:53]   --->   Operation 5517 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_63 : Operation 5518 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119" [src/conv1.cpp:53]   --->   Operation 5518 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_63 : Operation 5519 [1/1] (0.47ns)   --->   "%tmp_283 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71, i2 %trunc_ln53_9" [src/conv1.cpp:53]   --->   Operation 5519 'mux' 'tmp_283' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5520 [1/1] (0.00ns)   --->   "%zext_ln53_120 = zext i11 %add_ln53_323" [src/conv1.cpp:53]   --->   Operation 5520 'zext' 'zext_ln53_120' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5521 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln53_120" [src/conv1.cpp:53]   --->   Operation 5521 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5522 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln53_120" [src/conv1.cpp:53]   --->   Operation 5522 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5523 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln53_120" [src/conv1.cpp:53]   --->   Operation 5523 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5524 [1/1] (0.00ns)   --->   "%shl_ln53_198 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_508, i3 0" [src/conv1.cpp:53]   --->   Operation 5524 'bitconcatenate' 'shl_ln53_198' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5525 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_204)   --->   "%mul_ln53_224 = mul i35 %sext_ln53_96, i35 %sext_ln35_62" [src/conv1.cpp:53]   --->   Operation 5525 'mul' 'mul_ln53_224' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5526 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_204 = add i35 %shl_ln53_198, i35 %mul_ln53_224" [src/conv1.cpp:53]   --->   Operation 5526 'add' 'add_ln53_204' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5527 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_210 = add i35 %shl_ln53_204, i35 %mul_ln53_231" [src/conv1.cpp:53]   --->   Operation 5527 'add' 'add_ln53_210' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5528 [1/1] (0.00ns)   --->   "%tmp_516 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_210, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5528 'partselect' 'tmp_516' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5529 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_211)   --->   "%mul_ln53_232 = mul i35 %sext_ln53_88, i35 %sext_ln35_70" [src/conv1.cpp:53]   --->   Operation 5529 'mul' 'mul_ln53_232' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5530 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44" [src/conv1.cpp:53]   --->   Operation 5530 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_63 : Operation 5531 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53" [src/conv1.cpp:53]   --->   Operation 5531 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_63 : Operation 5532 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62" [src/conv1.cpp:53]   --->   Operation 5532 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_63 : Operation 5533 [1/1] (0.47ns)   --->   "%tmp_292 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18, i2 %trunc_ln53_3" [src/conv1.cpp:53]   --->   Operation 5533 'mux' 'tmp_292' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5534 [1/1] (0.00ns)   --->   "%sext_ln53_97 = sext i24 %tmp_292" [src/conv1.cpp:53]   --->   Operation 5534 'sext' 'sext_ln53_97' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_63 : Operation 5535 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_212)   --->   "%mul_ln53_233 = mul i35 %sext_ln53_97, i35 %sext_ln35_71" [src/conv1.cpp:53]   --->   Operation 5535 'mul' 'mul_ln53_233' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5536 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45" [src/conv1.cpp:53]   --->   Operation 5536 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_63 : Operation 5537 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54" [src/conv1.cpp:53]   --->   Operation 5537 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_63 : Operation 5538 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63" [src/conv1.cpp:53]   --->   Operation 5538 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 64 <SV = 63> <Delay = 3.27>
ST_64 : Operation 5539 [1/1] (0.00ns)   --->   "%sext_ln35_74 = sext i12 %select_ln35_76" [src/conv1.cpp:35]   --->   Operation 5539 'sext' 'sext_ln35_74' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_64 : Operation 5540 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_8, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 5540 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_64 : Operation 5541 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit964" [src/conv1.cpp:56]   --->   Operation 5541 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 0.00>
ST_64 : Operation 5542 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_8, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 5542 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_64 : Operation 5543 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit964" [src/conv1.cpp:56]   --->   Operation 5543 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 0.00>
ST_64 : Operation 5544 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_69)   --->   "%mul_ln53_73 = mul i35 %sext_ln53_73, i35 %sext_ln35_73" [src/conv1.cpp:53]   --->   Operation 5544 'mul' 'mul_ln53_73' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5545 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_70)   --->   "%mul_ln53_74 = mul i35 %sext_ln53_74, i35 %sext_ln35_74" [src/conv1.cpp:53]   --->   Operation 5545 'mul' 'mul_ln53_74' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5546 [1/1] (0.00ns)   --->   "%sext_ln53_75 = sext i24 %tmp_267" [src/conv1.cpp:53]   --->   Operation 5546 'sext' 'sext_ln53_75' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_64 : Operation 5547 [1/1] (0.00ns)   --->   "%shl_ln53_134 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_436, i3 0" [src/conv1.cpp:53]   --->   Operation 5547 'bitconcatenate' 'shl_ln53_134' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_64 : Operation 5548 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_140)   --->   "%mul_ln53_152 = mul i35 %sext_ln53_88, i35 %sext_ln35_71" [src/conv1.cpp:53]   --->   Operation 5548 'mul' 'mul_ln53_152' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5549 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_140 = add i35 %shl_ln53_134, i35 %mul_ln53_152" [src/conv1.cpp:53]   --->   Operation 5549 'add' 'add_ln53_140' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5550 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_141)   --->   "%mul_ln53_154 = mul i35 %sext_ln53_74, i35 %sext_ln35_73" [src/conv1.cpp:53]   --->   Operation 5550 'mul' 'mul_ln53_154' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5551 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_142)   --->   "%mul_ln53_155 = mul i35 %sext_ln53_75, i35 %sext_ln35_74" [src/conv1.cpp:53]   --->   Operation 5551 'mul' 'mul_ln53_155' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5552 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_204 = add i35 %shl_ln53_198, i35 %mul_ln53_224" [src/conv1.cpp:53]   --->   Operation 5552 'add' 'add_ln53_204' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5553 [1/1] (0.00ns)   --->   "%tmp_509 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_204, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5553 'partselect' 'tmp_509' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_64 : Operation 5554 [1/1] (0.00ns)   --->   "%sext_ln56_48 = sext i32 %add_ln56_24" [src/conv1.cpp:56]   --->   Operation 5554 'sext' 'sext_ln56_48' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_64 : Operation 5555 [1/1] (0.00ns)   --->   "%sext_ln56_49 = sext i32 %tmp_509" [src/conv1.cpp:56]   --->   Operation 5555 'sext' 'sext_ln56_49' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_64 : Operation 5556 [1/1] (1.01ns)   --->   "%sub_ln56_24 = sub i33 0, i33 %sext_ln56_48" [src/conv1.cpp:56]   --->   Operation 5556 'sub' 'sub_ln56_24' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5557 [1/1] (1.01ns)   --->   "%icmp_ln56_24 = icmp_eq  i33 %sext_ln56_49, i33 %sub_ln56_24" [src/conv1.cpp:56]   --->   Operation 5557 'icmp' 'icmp_ln56_24' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5558 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_24, void %if.end.i.i.2.6, void %if.then.i.i.2.6" [src/conv1.cpp:56]   --->   Operation 5558 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_64 : Operation 5559 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01267, void %V32.i.i24.i.i103.2.case.11268" [src/conv1.cpp:56]   --->   Operation 5559 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_24)> <Delay = 0.00>
ST_64 : Operation 5560 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 5560 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_64 : Operation 5561 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1266" [src/conv1.cpp:56]   --->   Operation 5561 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_24)> <Delay = 0.00>
ST_64 : Operation 5562 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 5562 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_64 : Operation 5563 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1266" [src/conv1.cpp:56]   --->   Operation 5563 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_24)> <Delay = 0.00>
ST_64 : Operation 5564 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.2.6" [src/conv1.cpp:56]   --->   Operation 5564 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_24)> <Delay = 0.00>
ST_64 : Operation 5565 [1/1] (1.01ns)   --->   "%add_ln56_25 = add i32 %tmp_509, i32 %add_ln56_24" [src/conv1.cpp:56]   --->   Operation 5565 'add' 'add_ln56_25' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5566 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01168, void %V32.i.i24.i.i103.2.case.11169" [src/conv1.cpp:56]   --->   Operation 5566 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_64 : Operation 5567 [1/1] (0.00ns)   --->   "%shl_ln53_205 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_516, i3 0" [src/conv1.cpp:53]   --->   Operation 5567 'bitconcatenate' 'shl_ln53_205' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_64 : Operation 5568 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_211)   --->   "%mul_ln53_232 = mul i35 %sext_ln53_88, i35 %sext_ln35_70" [src/conv1.cpp:53]   --->   Operation 5568 'mul' 'mul_ln53_232' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5569 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_211 = add i35 %shl_ln53_205, i35 %mul_ln53_232" [src/conv1.cpp:53]   --->   Operation 5569 'add' 'add_ln53_211' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5570 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_212)   --->   "%mul_ln53_233 = mul i35 %sext_ln53_97, i35 %sext_ln35_71" [src/conv1.cpp:53]   --->   Operation 5570 'mul' 'mul_ln53_233' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5571 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_213)   --->   "%mul_ln53_235 = mul i35 %sext_ln53_75, i35 %sext_ln35_73" [src/conv1.cpp:53]   --->   Operation 5571 'mul' 'mul_ln53_235' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5572 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45" [src/conv1.cpp:53]   --->   Operation 5572 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_64 : Operation 5573 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54" [src/conv1.cpp:53]   --->   Operation 5573 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_64 : Operation 5574 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63" [src/conv1.cpp:53]   --->   Operation 5574 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_64 : Operation 5575 [1/1] (0.47ns)   --->   "%tmp_294 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15, i2 %trunc_ln53_3" [src/conv1.cpp:53]   --->   Operation 5575 'mux' 'tmp_294' <Predicate = (!icmp_ln35)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.61>
ST_65 : Operation 5576 [1/1] (0.00ns)   --->   "%sext_ln35_72 = sext i12 %select_ln35_74" [src/conv1.cpp:35]   --->   Operation 5576 'sext' 'sext_ln35_72' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5577 [1/1] (0.00ns)   --->   "%sext_ln35_75 = sext i12 %select_ln35_77" [src/conv1.cpp:35]   --->   Operation 5577 'sext' 'sext_ln35_75' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5578 [1/1] (0.00ns)   --->   "%sext_ln53_72 = sext i24 %tmp_264" [src/conv1.cpp:53]   --->   Operation 5578 'sext' 'sext_ln53_72' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5579 [1/1] (2.96ns)   --->   "%mul_ln53_72 = mul i35 %sext_ln53_72, i35 %sext_ln35_72" [src/conv1.cpp:53]   --->   Operation 5579 'mul' 'mul_ln53_72' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5580 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_72, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5580 'partselect' 'tmp_357' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5581 [1/1] (0.00ns)   --->   "%shl_ln53_63 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_357, i3 0" [src/conv1.cpp:53]   --->   Operation 5581 'bitconcatenate' 'shl_ln53_63' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5582 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_69)   --->   "%mul_ln53_73 = mul i35 %sext_ln53_73, i35 %sext_ln35_73" [src/conv1.cpp:53]   --->   Operation 5582 'mul' 'mul_ln53_73' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5583 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_69 = add i35 %shl_ln53_63, i35 %mul_ln53_73" [src/conv1.cpp:53]   --->   Operation 5583 'add' 'add_ln53_69' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5584 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_70)   --->   "%mul_ln53_74 = mul i35 %sext_ln53_74, i35 %sext_ln35_74" [src/conv1.cpp:53]   --->   Operation 5584 'mul' 'mul_ln53_74' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5585 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_71)   --->   "%mul_ln53_75 = mul i35 %sext_ln53_75, i35 %sext_ln35_75" [src/conv1.cpp:53]   --->   Operation 5585 'mul' 'mul_ln53_75' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5586 [1/1] (0.00ns)   --->   "%sext_ln53_76 = sext i24 %tmp_268" [src/conv1.cpp:53]   --->   Operation 5586 'sext' 'sext_ln53_76' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5587 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_140 = add i35 %shl_ln53_134, i35 %mul_ln53_152" [src/conv1.cpp:53]   --->   Operation 5587 'add' 'add_ln53_140' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5588 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_140, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5588 'partselect' 'tmp_437' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5589 [1/1] (0.00ns)   --->   "%sext_ln56_32 = sext i32 %add_ln56_16" [src/conv1.cpp:56]   --->   Operation 5589 'sext' 'sext_ln56_32' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5590 [1/1] (0.00ns)   --->   "%sext_ln56_33 = sext i32 %tmp_437" [src/conv1.cpp:56]   --->   Operation 5590 'sext' 'sext_ln56_33' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5591 [1/1] (1.01ns)   --->   "%sub_ln56_16 = sub i33 0, i33 %sext_ln56_32" [src/conv1.cpp:56]   --->   Operation 5591 'sub' 'sub_ln56_16' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5592 [1/1] (1.01ns)   --->   "%icmp_ln56_16 = icmp_eq  i33 %sext_ln56_33, i33 %sub_ln56_16" [src/conv1.cpp:56]   --->   Operation 5592 'icmp' 'icmp_ln56_16' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5593 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_16, void %if.end.i.i.1.7, void %if.then.i.i.1.7" [src/conv1.cpp:56]   --->   Operation 5593 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5594 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01237, void %V32.i.i24.i.i103.1.case.11238" [src/conv1.cpp:56]   --->   Operation 5594 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_16)> <Delay = 0.00>
ST_65 : Operation 5595 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 5595 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_65 : Operation 5596 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1236" [src/conv1.cpp:56]   --->   Operation 5596 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_16)> <Delay = 0.00>
ST_65 : Operation 5597 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 5597 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_65 : Operation 5598 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1236" [src/conv1.cpp:56]   --->   Operation 5598 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_16)> <Delay = 0.00>
ST_65 : Operation 5599 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.1.7" [src/conv1.cpp:56]   --->   Operation 5599 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_16)> <Delay = 0.00>
ST_65 : Operation 5600 [1/1] (1.01ns)   --->   "%add_ln56_17 = add i32 %tmp_437, i32 %add_ln56_16" [src/conv1.cpp:56]   --->   Operation 5600 'add' 'add_ln56_17' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5601 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01095, void %V32.i.i24.i.i103.1.case.11096" [src/conv1.cpp:56]   --->   Operation 5601 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5602 [1/1] (2.96ns)   --->   "%mul_ln53_153 = mul i35 %sext_ln53_73, i35 %sext_ln35_72" [src/conv1.cpp:53]   --->   Operation 5602 'mul' 'mul_ln53_153' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5603 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_153, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5603 'partselect' 'tmp_438' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5604 [1/1] (0.00ns)   --->   "%shl_ln53_135 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_438, i3 0" [src/conv1.cpp:53]   --->   Operation 5604 'bitconcatenate' 'shl_ln53_135' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5605 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_141)   --->   "%mul_ln53_154 = mul i35 %sext_ln53_74, i35 %sext_ln35_73" [src/conv1.cpp:53]   --->   Operation 5605 'mul' 'mul_ln53_154' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5606 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_141 = add i35 %shl_ln53_135, i35 %mul_ln53_154" [src/conv1.cpp:53]   --->   Operation 5606 'add' 'add_ln53_141' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5607 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_142)   --->   "%mul_ln53_155 = mul i35 %sext_ln53_75, i35 %sext_ln35_74" [src/conv1.cpp:53]   --->   Operation 5607 'mul' 'mul_ln53_155' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5608 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_143)   --->   "%mul_ln53_156 = mul i35 %sext_ln53_76, i35 %sext_ln35_75" [src/conv1.cpp:53]   --->   Operation 5608 'mul' 'mul_ln53_156' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5609 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_25, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 5609 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_65 : Operation 5610 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1167" [src/conv1.cpp:56]   --->   Operation 5610 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 0.00>
ST_65 : Operation 5611 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_25, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 5611 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_65 : Operation 5612 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1167" [src/conv1.cpp:56]   --->   Operation 5612 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 0.00>
ST_65 : Operation 5613 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_211 = add i35 %shl_ln53_205, i35 %mul_ln53_232" [src/conv1.cpp:53]   --->   Operation 5613 'add' 'add_ln53_211' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5614 [1/1] (0.00ns)   --->   "%tmp_517 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_211, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5614 'partselect' 'tmp_517' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5615 [1/1] (0.00ns)   --->   "%shl_ln53_206 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_517, i3 0" [src/conv1.cpp:53]   --->   Operation 5615 'bitconcatenate' 'shl_ln53_206' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_65 : Operation 5616 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_212)   --->   "%mul_ln53_233 = mul i35 %sext_ln53_97, i35 %sext_ln35_71" [src/conv1.cpp:53]   --->   Operation 5616 'mul' 'mul_ln53_233' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5617 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_212 = add i35 %shl_ln53_206, i35 %mul_ln53_233" [src/conv1.cpp:53]   --->   Operation 5617 'add' 'add_ln53_212' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5618 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_213)   --->   "%mul_ln53_235 = mul i35 %sext_ln53_75, i35 %sext_ln35_73" [src/conv1.cpp:53]   --->   Operation 5618 'mul' 'mul_ln53_235' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5619 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_214)   --->   "%mul_ln53_236 = mul i35 %sext_ln53_76, i35 %sext_ln35_74" [src/conv1.cpp:53]   --->   Operation 5619 'mul' 'mul_ln53_236' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 66 <SV = 65> <Delay = 3.61>
ST_66 : Operation 5620 [1/1] (0.00ns)   --->   "%sext_ln35_76 = sext i12 %select_ln35_78" [src/conv1.cpp:35]   --->   Operation 5620 'sext' 'sext_ln35_76' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5621 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_69 = add i35 %shl_ln53_63, i35 %mul_ln53_73" [src/conv1.cpp:53]   --->   Operation 5621 'add' 'add_ln53_69' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5622 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_69, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5622 'partselect' 'tmp_358' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5623 [1/1] (0.00ns)   --->   "%shl_ln53_64 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_358, i3 0" [src/conv1.cpp:53]   --->   Operation 5623 'bitconcatenate' 'shl_ln53_64' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5624 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_70)   --->   "%mul_ln53_74 = mul i35 %sext_ln53_74, i35 %sext_ln35_74" [src/conv1.cpp:53]   --->   Operation 5624 'mul' 'mul_ln53_74' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5625 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_70 = add i35 %shl_ln53_64, i35 %mul_ln53_74" [src/conv1.cpp:53]   --->   Operation 5625 'add' 'add_ln53_70' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5626 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_71)   --->   "%mul_ln53_75 = mul i35 %sext_ln53_75, i35 %sext_ln35_75" [src/conv1.cpp:53]   --->   Operation 5626 'mul' 'mul_ln53_75' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5627 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_72)   --->   "%mul_ln53_76 = mul i35 %sext_ln53_76, i35 %sext_ln35_76" [src/conv1.cpp:53]   --->   Operation 5627 'mul' 'mul_ln53_76' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5628 [1/1] (0.00ns)   --->   "%sext_ln53_77 = sext i24 %tmp_269" [src/conv1.cpp:53]   --->   Operation 5628 'sext' 'sext_ln53_77' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5629 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_17, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 5629 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_66 : Operation 5630 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1094" [src/conv1.cpp:56]   --->   Operation 5630 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 0.00>
ST_66 : Operation 5631 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_17, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 5631 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_66 : Operation 5632 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1094" [src/conv1.cpp:56]   --->   Operation 5632 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 0.00>
ST_66 : Operation 5633 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_141 = add i35 %shl_ln53_135, i35 %mul_ln53_154" [src/conv1.cpp:53]   --->   Operation 5633 'add' 'add_ln53_141' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5634 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_141, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5634 'partselect' 'tmp_439' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5635 [1/1] (0.00ns)   --->   "%shl_ln53_136 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_439, i3 0" [src/conv1.cpp:53]   --->   Operation 5635 'bitconcatenate' 'shl_ln53_136' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5636 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_142)   --->   "%mul_ln53_155 = mul i35 %sext_ln53_75, i35 %sext_ln35_74" [src/conv1.cpp:53]   --->   Operation 5636 'mul' 'mul_ln53_155' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5637 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_142 = add i35 %shl_ln53_136, i35 %mul_ln53_155" [src/conv1.cpp:53]   --->   Operation 5637 'add' 'add_ln53_142' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5638 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_143)   --->   "%mul_ln53_156 = mul i35 %sext_ln53_76, i35 %sext_ln35_75" [src/conv1.cpp:53]   --->   Operation 5638 'mul' 'mul_ln53_156' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5639 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_144)   --->   "%mul_ln53_157 = mul i35 %sext_ln53_77, i35 %sext_ln35_76" [src/conv1.cpp:53]   --->   Operation 5639 'mul' 'mul_ln53_157' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5640 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_212 = add i35 %shl_ln53_206, i35 %mul_ln53_233" [src/conv1.cpp:53]   --->   Operation 5640 'add' 'add_ln53_212' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5641 [1/1] (0.00ns)   --->   "%tmp_518 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_212, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5641 'partselect' 'tmp_518' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5642 [1/1] (0.00ns)   --->   "%sext_ln56_50 = sext i32 %add_ln56_25" [src/conv1.cpp:56]   --->   Operation 5642 'sext' 'sext_ln56_50' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5643 [1/1] (0.00ns)   --->   "%sext_ln56_51 = sext i32 %tmp_518" [src/conv1.cpp:56]   --->   Operation 5643 'sext' 'sext_ln56_51' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5644 [1/1] (1.01ns)   --->   "%sub_ln56_25 = sub i33 0, i33 %sext_ln56_50" [src/conv1.cpp:56]   --->   Operation 5644 'sub' 'sub_ln56_25' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5645 [1/1] (1.01ns)   --->   "%icmp_ln56_25 = icmp_eq  i33 %sext_ln56_51, i33 %sub_ln56_25" [src/conv1.cpp:56]   --->   Operation 5645 'icmp' 'icmp_ln56_25' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5646 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_25, void %if.end.i.i.2.7, void %if.then.i.i.2.7" [src/conv1.cpp:56]   --->   Operation 5646 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5647 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01264, void %V32.i.i24.i.i103.2.case.11265" [src/conv1.cpp:56]   --->   Operation 5647 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_25)> <Delay = 0.00>
ST_66 : Operation 5648 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 5648 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_66 : Operation 5649 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1263" [src/conv1.cpp:56]   --->   Operation 5649 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_25)> <Delay = 0.00>
ST_66 : Operation 5650 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 5650 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_66 : Operation 5651 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1263" [src/conv1.cpp:56]   --->   Operation 5651 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_25)> <Delay = 0.00>
ST_66 : Operation 5652 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.2.7" [src/conv1.cpp:56]   --->   Operation 5652 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_25)> <Delay = 0.00>
ST_66 : Operation 5653 [1/1] (1.01ns)   --->   "%add_ln56_26 = add i32 %tmp_518, i32 %add_ln56_25" [src/conv1.cpp:56]   --->   Operation 5653 'add' 'add_ln56_26' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5654 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01177, void %V32.i.i24.i.i103.2.case.11178" [src/conv1.cpp:56]   --->   Operation 5654 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5655 [1/1] (2.96ns)   --->   "%mul_ln53_234 = mul i35 %sext_ln53_74, i35 %sext_ln35_72" [src/conv1.cpp:53]   --->   Operation 5655 'mul' 'mul_ln53_234' <Predicate = (!icmp_ln35)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5656 [1/1] (0.00ns)   --->   "%tmp_519 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln53_234, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5656 'partselect' 'tmp_519' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5657 [1/1] (0.00ns)   --->   "%shl_ln53_207 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_519, i3 0" [src/conv1.cpp:53]   --->   Operation 5657 'bitconcatenate' 'shl_ln53_207' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_66 : Operation 5658 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_213)   --->   "%mul_ln53_235 = mul i35 %sext_ln53_75, i35 %sext_ln35_73" [src/conv1.cpp:53]   --->   Operation 5658 'mul' 'mul_ln53_235' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5659 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_213 = add i35 %shl_ln53_207, i35 %mul_ln53_235" [src/conv1.cpp:53]   --->   Operation 5659 'add' 'add_ln53_213' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5660 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_214)   --->   "%mul_ln53_236 = mul i35 %sext_ln53_76, i35 %sext_ln35_74" [src/conv1.cpp:53]   --->   Operation 5660 'mul' 'mul_ln53_236' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5661 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_215)   --->   "%mul_ln53_237 = mul i35 %sext_ln53_77, i35 %sext_ln35_75" [src/conv1.cpp:53]   --->   Operation 5661 'mul' 'mul_ln53_237' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 67 <SV = 66> <Delay = 1.29>
ST_67 : Operation 5662 [1/1] (0.00ns)   --->   "%sext_ln35_77 = sext i12 %select_ln35_79" [src/conv1.cpp:35]   --->   Operation 5662 'sext' 'sext_ln35_77' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_67 : Operation 5663 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_70 = add i35 %shl_ln53_64, i35 %mul_ln53_74" [src/conv1.cpp:53]   --->   Operation 5663 'add' 'add_ln53_70' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5664 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_70, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5664 'partselect' 'tmp_359' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_67 : Operation 5665 [1/1] (0.00ns)   --->   "%shl_ln53_65 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_359, i3 0" [src/conv1.cpp:53]   --->   Operation 5665 'bitconcatenate' 'shl_ln53_65' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_67 : Operation 5666 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_71)   --->   "%mul_ln53_75 = mul i35 %sext_ln53_75, i35 %sext_ln35_75" [src/conv1.cpp:53]   --->   Operation 5666 'mul' 'mul_ln53_75' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5667 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_71 = add i35 %shl_ln53_65, i35 %mul_ln53_75" [src/conv1.cpp:53]   --->   Operation 5667 'add' 'add_ln53_71' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5668 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_72)   --->   "%mul_ln53_76 = mul i35 %sext_ln53_76, i35 %sext_ln35_76" [src/conv1.cpp:53]   --->   Operation 5668 'mul' 'mul_ln53_76' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5669 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_73)   --->   "%mul_ln53_77 = mul i35 %sext_ln53_77, i35 %sext_ln35_77" [src/conv1.cpp:53]   --->   Operation 5669 'mul' 'mul_ln53_77' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5670 [1/1] (0.00ns)   --->   "%sext_ln53_78 = sext i24 %tmp_270" [src/conv1.cpp:53]   --->   Operation 5670 'sext' 'sext_ln53_78' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_67 : Operation 5671 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_142 = add i35 %shl_ln53_136, i35 %mul_ln53_155" [src/conv1.cpp:53]   --->   Operation 5671 'add' 'add_ln53_142' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5672 [1/1] (0.00ns)   --->   "%tmp_440 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_142, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5672 'partselect' 'tmp_440' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_67 : Operation 5673 [1/1] (0.00ns)   --->   "%shl_ln53_137 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_440, i3 0" [src/conv1.cpp:53]   --->   Operation 5673 'bitconcatenate' 'shl_ln53_137' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_67 : Operation 5674 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_143)   --->   "%mul_ln53_156 = mul i35 %sext_ln53_76, i35 %sext_ln35_75" [src/conv1.cpp:53]   --->   Operation 5674 'mul' 'mul_ln53_156' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5675 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_143 = add i35 %shl_ln53_137, i35 %mul_ln53_156" [src/conv1.cpp:53]   --->   Operation 5675 'add' 'add_ln53_143' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5676 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_144)   --->   "%mul_ln53_157 = mul i35 %sext_ln53_77, i35 %sext_ln35_76" [src/conv1.cpp:53]   --->   Operation 5676 'mul' 'mul_ln53_157' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5677 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_145)   --->   "%mul_ln53_158 = mul i35 %sext_ln53_78, i35 %sext_ln35_77" [src/conv1.cpp:53]   --->   Operation 5677 'mul' 'mul_ln53_158' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5678 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_26, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 5678 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_67 : Operation 5679 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1176" [src/conv1.cpp:56]   --->   Operation 5679 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 0.00>
ST_67 : Operation 5680 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_26, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 5680 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_67 : Operation 5681 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1176" [src/conv1.cpp:56]   --->   Operation 5681 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 0.00>
ST_67 : Operation 5682 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_213 = add i35 %shl_ln53_207, i35 %mul_ln53_235" [src/conv1.cpp:53]   --->   Operation 5682 'add' 'add_ln53_213' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5683 [1/1] (0.00ns)   --->   "%tmp_520 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_213, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5683 'partselect' 'tmp_520' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_67 : Operation 5684 [1/1] (0.00ns)   --->   "%shl_ln53_208 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_520, i3 0" [src/conv1.cpp:53]   --->   Operation 5684 'bitconcatenate' 'shl_ln53_208' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_67 : Operation 5685 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_214)   --->   "%mul_ln53_236 = mul i35 %sext_ln53_76, i35 %sext_ln35_74" [src/conv1.cpp:53]   --->   Operation 5685 'mul' 'mul_ln53_236' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5686 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_214 = add i35 %shl_ln53_208, i35 %mul_ln53_236" [src/conv1.cpp:53]   --->   Operation 5686 'add' 'add_ln53_214' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5687 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_215)   --->   "%mul_ln53_237 = mul i35 %sext_ln53_77, i35 %sext_ln35_75" [src/conv1.cpp:53]   --->   Operation 5687 'mul' 'mul_ln53_237' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 5688 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_216)   --->   "%mul_ln53_238 = mul i35 %sext_ln53_78, i35 %sext_ln35_76" [src/conv1.cpp:53]   --->   Operation 5688 'mul' 'mul_ln53_238' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 68 <SV = 67> <Delay = 1.29>
ST_68 : Operation 5689 [1/1] (0.00ns)   --->   "%sext_ln35_78 = sext i12 %select_ln35_80" [src/conv1.cpp:35]   --->   Operation 5689 'sext' 'sext_ln35_78' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_68 : Operation 5690 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_71 = add i35 %shl_ln53_65, i35 %mul_ln53_75" [src/conv1.cpp:53]   --->   Operation 5690 'add' 'add_ln53_71' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5691 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_71, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5691 'partselect' 'tmp_360' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_68 : Operation 5692 [1/1] (0.00ns)   --->   "%shl_ln53_66 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_360, i3 0" [src/conv1.cpp:53]   --->   Operation 5692 'bitconcatenate' 'shl_ln53_66' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_68 : Operation 5693 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_72)   --->   "%mul_ln53_76 = mul i35 %sext_ln53_76, i35 %sext_ln35_76" [src/conv1.cpp:53]   --->   Operation 5693 'mul' 'mul_ln53_76' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5694 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_72 = add i35 %shl_ln53_66, i35 %mul_ln53_76" [src/conv1.cpp:53]   --->   Operation 5694 'add' 'add_ln53_72' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5695 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_73)   --->   "%mul_ln53_77 = mul i35 %sext_ln53_77, i35 %sext_ln35_77" [src/conv1.cpp:53]   --->   Operation 5695 'mul' 'mul_ln53_77' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5696 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_74)   --->   "%mul_ln53_78 = mul i35 %sext_ln53_78, i35 %sext_ln35_78" [src/conv1.cpp:53]   --->   Operation 5696 'mul' 'mul_ln53_78' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5697 [1/1] (0.00ns)   --->   "%sext_ln53_79 = sext i24 %tmp_271" [src/conv1.cpp:53]   --->   Operation 5697 'sext' 'sext_ln53_79' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_68 : Operation 5698 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_143 = add i35 %shl_ln53_137, i35 %mul_ln53_156" [src/conv1.cpp:53]   --->   Operation 5698 'add' 'add_ln53_143' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5699 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_143, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5699 'partselect' 'tmp_441' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_68 : Operation 5700 [1/1] (0.00ns)   --->   "%shl_ln53_138 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_441, i3 0" [src/conv1.cpp:53]   --->   Operation 5700 'bitconcatenate' 'shl_ln53_138' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_68 : Operation 5701 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_144)   --->   "%mul_ln53_157 = mul i35 %sext_ln53_77, i35 %sext_ln35_76" [src/conv1.cpp:53]   --->   Operation 5701 'mul' 'mul_ln53_157' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5702 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_144 = add i35 %shl_ln53_138, i35 %mul_ln53_157" [src/conv1.cpp:53]   --->   Operation 5702 'add' 'add_ln53_144' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5703 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_145)   --->   "%mul_ln53_158 = mul i35 %sext_ln53_78, i35 %sext_ln35_77" [src/conv1.cpp:53]   --->   Operation 5703 'mul' 'mul_ln53_158' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5704 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_146)   --->   "%mul_ln53_159 = mul i35 %sext_ln53_79, i35 %sext_ln35_78" [src/conv1.cpp:53]   --->   Operation 5704 'mul' 'mul_ln53_159' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5705 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_214 = add i35 %shl_ln53_208, i35 %mul_ln53_236" [src/conv1.cpp:53]   --->   Operation 5705 'add' 'add_ln53_214' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5706 [1/1] (0.00ns)   --->   "%tmp_521 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_214, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5706 'partselect' 'tmp_521' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_68 : Operation 5707 [1/1] (0.00ns)   --->   "%shl_ln53_209 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_521, i3 0" [src/conv1.cpp:53]   --->   Operation 5707 'bitconcatenate' 'shl_ln53_209' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_68 : Operation 5708 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_215)   --->   "%mul_ln53_237 = mul i35 %sext_ln53_77, i35 %sext_ln35_75" [src/conv1.cpp:53]   --->   Operation 5708 'mul' 'mul_ln53_237' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5709 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_215 = add i35 %shl_ln53_209, i35 %mul_ln53_237" [src/conv1.cpp:53]   --->   Operation 5709 'add' 'add_ln53_215' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5710 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_216)   --->   "%mul_ln53_238 = mul i35 %sext_ln53_78, i35 %sext_ln35_76" [src/conv1.cpp:53]   --->   Operation 5710 'mul' 'mul_ln53_238' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 5711 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_217)   --->   "%mul_ln53_239 = mul i35 %sext_ln53_79, i35 %sext_ln35_77" [src/conv1.cpp:53]   --->   Operation 5711 'mul' 'mul_ln53_239' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 68> <Delay = 1.29>
ST_69 : Operation 5712 [1/1] (0.00ns)   --->   "%sext_ln35_79 = sext i12 %select_ln35_81" [src/conv1.cpp:35]   --->   Operation 5712 'sext' 'sext_ln35_79' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_69 : Operation 5713 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_72 = add i35 %shl_ln53_66, i35 %mul_ln53_76" [src/conv1.cpp:53]   --->   Operation 5713 'add' 'add_ln53_72' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5714 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_72, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5714 'partselect' 'tmp_361' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_69 : Operation 5715 [1/1] (0.00ns)   --->   "%shl_ln53_67 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_361, i3 0" [src/conv1.cpp:53]   --->   Operation 5715 'bitconcatenate' 'shl_ln53_67' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_69 : Operation 5716 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_73)   --->   "%mul_ln53_77 = mul i35 %sext_ln53_77, i35 %sext_ln35_77" [src/conv1.cpp:53]   --->   Operation 5716 'mul' 'mul_ln53_77' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5717 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_73 = add i35 %shl_ln53_67, i35 %mul_ln53_77" [src/conv1.cpp:53]   --->   Operation 5717 'add' 'add_ln53_73' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5718 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_74)   --->   "%mul_ln53_78 = mul i35 %sext_ln53_78, i35 %sext_ln35_78" [src/conv1.cpp:53]   --->   Operation 5718 'mul' 'mul_ln53_78' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5719 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_75)   --->   "%mul_ln53_79 = mul i35 %sext_ln53_79, i35 %sext_ln35_79" [src/conv1.cpp:53]   --->   Operation 5719 'mul' 'mul_ln53_79' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5720 [1/1] (0.00ns)   --->   "%sext_ln53_80 = sext i24 %tmp_272" [src/conv1.cpp:53]   --->   Operation 5720 'sext' 'sext_ln53_80' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_69 : Operation 5721 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_144 = add i35 %shl_ln53_138, i35 %mul_ln53_157" [src/conv1.cpp:53]   --->   Operation 5721 'add' 'add_ln53_144' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5722 [1/1] (0.00ns)   --->   "%tmp_442 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_144, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5722 'partselect' 'tmp_442' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_69 : Operation 5723 [1/1] (0.00ns)   --->   "%shl_ln53_139 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_442, i3 0" [src/conv1.cpp:53]   --->   Operation 5723 'bitconcatenate' 'shl_ln53_139' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_69 : Operation 5724 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_145)   --->   "%mul_ln53_158 = mul i35 %sext_ln53_78, i35 %sext_ln35_77" [src/conv1.cpp:53]   --->   Operation 5724 'mul' 'mul_ln53_158' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5725 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_145 = add i35 %shl_ln53_139, i35 %mul_ln53_158" [src/conv1.cpp:53]   --->   Operation 5725 'add' 'add_ln53_145' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5726 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_146)   --->   "%mul_ln53_159 = mul i35 %sext_ln53_79, i35 %sext_ln35_78" [src/conv1.cpp:53]   --->   Operation 5726 'mul' 'mul_ln53_159' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5727 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_147)   --->   "%mul_ln53_160 = mul i35 %sext_ln53_80, i35 %sext_ln35_79" [src/conv1.cpp:53]   --->   Operation 5727 'mul' 'mul_ln53_160' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5728 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_215 = add i35 %shl_ln53_209, i35 %mul_ln53_237" [src/conv1.cpp:53]   --->   Operation 5728 'add' 'add_ln53_215' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5729 [1/1] (0.00ns)   --->   "%tmp_522 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_215, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5729 'partselect' 'tmp_522' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_69 : Operation 5730 [1/1] (0.00ns)   --->   "%shl_ln53_210 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_522, i3 0" [src/conv1.cpp:53]   --->   Operation 5730 'bitconcatenate' 'shl_ln53_210' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_69 : Operation 5731 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_216)   --->   "%mul_ln53_238 = mul i35 %sext_ln53_78, i35 %sext_ln35_76" [src/conv1.cpp:53]   --->   Operation 5731 'mul' 'mul_ln53_238' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5732 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_216 = add i35 %shl_ln53_210, i35 %mul_ln53_238" [src/conv1.cpp:53]   --->   Operation 5732 'add' 'add_ln53_216' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5733 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_217)   --->   "%mul_ln53_239 = mul i35 %sext_ln53_79, i35 %sext_ln35_77" [src/conv1.cpp:53]   --->   Operation 5733 'mul' 'mul_ln53_239' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 5734 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_218)   --->   "%mul_ln53_240 = mul i35 %sext_ln53_80, i35 %sext_ln35_78" [src/conv1.cpp:53]   --->   Operation 5734 'mul' 'mul_ln53_240' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 69> <Delay = 1.29>
ST_70 : Operation 5735 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 5735 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5736 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10200, i64 10200, i64 10200"   --->   Operation 5736 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5737 [1/1] (0.00ns)   --->   "%sext_ln35_80 = sext i12 %select_ln35_82" [src/conv1.cpp:35]   --->   Operation 5737 'sext' 'sext_ln35_80' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5738 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 5738 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5739 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 51, i32 0, i32 0, i32 0, void @empty_2" [src/conv1.cpp:41]   --->   Operation 5739 'specpipeline' 'specpipeline_ln41' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5740 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:39]   --->   Operation 5740 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5741 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_73 = add i35 %shl_ln53_67, i35 %mul_ln53_77" [src/conv1.cpp:53]   --->   Operation 5741 'add' 'add_ln53_73' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5742 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_73, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5742 'partselect' 'tmp_362' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5743 [1/1] (0.00ns)   --->   "%shl_ln53_68 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_362, i3 0" [src/conv1.cpp:53]   --->   Operation 5743 'bitconcatenate' 'shl_ln53_68' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5744 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_74)   --->   "%mul_ln53_78 = mul i35 %sext_ln53_78, i35 %sext_ln35_78" [src/conv1.cpp:53]   --->   Operation 5744 'mul' 'mul_ln53_78' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5745 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_74 = add i35 %shl_ln53_68, i35 %mul_ln53_78" [src/conv1.cpp:53]   --->   Operation 5745 'add' 'add_ln53_74' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5746 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_75)   --->   "%mul_ln53_79 = mul i35 %sext_ln53_79, i35 %sext_ln35_79" [src/conv1.cpp:53]   --->   Operation 5746 'mul' 'mul_ln53_79' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5747 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_76)   --->   "%mul_ln53_80 = mul i35 %sext_ln53_80, i35 %sext_ln35_80" [src/conv1.cpp:53]   --->   Operation 5747 'mul' 'mul_ln53_80' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5748 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_145 = add i35 %shl_ln53_139, i35 %mul_ln53_158" [src/conv1.cpp:53]   --->   Operation 5748 'add' 'add_ln53_145' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5749 [1/1] (0.00ns)   --->   "%tmp_443 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_145, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5749 'partselect' 'tmp_443' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5750 [1/1] (0.00ns)   --->   "%shl_ln53_140 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_443, i3 0" [src/conv1.cpp:53]   --->   Operation 5750 'bitconcatenate' 'shl_ln53_140' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5751 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_146)   --->   "%mul_ln53_159 = mul i35 %sext_ln53_79, i35 %sext_ln35_78" [src/conv1.cpp:53]   --->   Operation 5751 'mul' 'mul_ln53_159' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5752 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_146 = add i35 %shl_ln53_140, i35 %mul_ln53_159" [src/conv1.cpp:53]   --->   Operation 5752 'add' 'add_ln53_146' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5753 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_147)   --->   "%mul_ln53_160 = mul i35 %sext_ln53_80, i35 %sext_ln35_79" [src/conv1.cpp:53]   --->   Operation 5753 'mul' 'mul_ln53_160' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5754 [1/1] (0.00ns)   --->   "%sext_ln53_89 = sext i24 %tmp_283" [src/conv1.cpp:53]   --->   Operation 5754 'sext' 'sext_ln53_89' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5755 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_216 = add i35 %shl_ln53_210, i35 %mul_ln53_238" [src/conv1.cpp:53]   --->   Operation 5755 'add' 'add_ln53_216' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5756 [1/1] (0.00ns)   --->   "%tmp_523 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_216, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5756 'partselect' 'tmp_523' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5757 [1/1] (0.00ns)   --->   "%shl_ln53_211 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_523, i3 0" [src/conv1.cpp:53]   --->   Operation 5757 'bitconcatenate' 'shl_ln53_211' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_70 : Operation 5758 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_217)   --->   "%mul_ln53_239 = mul i35 %sext_ln53_79, i35 %sext_ln35_77" [src/conv1.cpp:53]   --->   Operation 5758 'mul' 'mul_ln53_239' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5759 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_217 = add i35 %shl_ln53_211, i35 %mul_ln53_239" [src/conv1.cpp:53]   --->   Operation 5759 'add' 'add_ln53_217' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5760 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_218)   --->   "%mul_ln53_240 = mul i35 %sext_ln53_80, i35 %sext_ln35_78" [src/conv1.cpp:53]   --->   Operation 5760 'mul' 'mul_ln53_240' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 5761 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_219)   --->   "%mul_ln53_241 = mul i35 %sext_ln53_89, i35 %sext_ln35_79" [src/conv1.cpp:53]   --->   Operation 5761 'mul' 'mul_ln53_241' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 70> <Delay = 1.29>
ST_71 : Operation 5762 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_74 = add i35 %shl_ln53_68, i35 %mul_ln53_78" [src/conv1.cpp:53]   --->   Operation 5762 'add' 'add_ln53_74' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5763 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_74, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5763 'partselect' 'tmp_363' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_71 : Operation 5764 [1/1] (0.00ns)   --->   "%shl_ln53_69 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_363, i3 0" [src/conv1.cpp:53]   --->   Operation 5764 'bitconcatenate' 'shl_ln53_69' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_71 : Operation 5765 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_75)   --->   "%mul_ln53_79 = mul i35 %sext_ln53_79, i35 %sext_ln35_79" [src/conv1.cpp:53]   --->   Operation 5765 'mul' 'mul_ln53_79' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5766 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_75 = add i35 %shl_ln53_69, i35 %mul_ln53_79" [src/conv1.cpp:53]   --->   Operation 5766 'add' 'add_ln53_75' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5767 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_76)   --->   "%mul_ln53_80 = mul i35 %sext_ln53_80, i35 %sext_ln35_80" [src/conv1.cpp:53]   --->   Operation 5767 'mul' 'mul_ln53_80' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5768 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_146 = add i35 %shl_ln53_140, i35 %mul_ln53_159" [src/conv1.cpp:53]   --->   Operation 5768 'add' 'add_ln53_146' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5769 [1/1] (0.00ns)   --->   "%tmp_444 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_146, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5769 'partselect' 'tmp_444' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_71 : Operation 5770 [1/1] (0.00ns)   --->   "%shl_ln53_141 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_444, i3 0" [src/conv1.cpp:53]   --->   Operation 5770 'bitconcatenate' 'shl_ln53_141' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_71 : Operation 5771 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_147)   --->   "%mul_ln53_160 = mul i35 %sext_ln53_80, i35 %sext_ln35_79" [src/conv1.cpp:53]   --->   Operation 5771 'mul' 'mul_ln53_160' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5772 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_147 = add i35 %shl_ln53_141, i35 %mul_ln53_160" [src/conv1.cpp:53]   --->   Operation 5772 'add' 'add_ln53_147' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5773 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_148)   --->   "%mul_ln53_161 = mul i35 %sext_ln53_89, i35 %sext_ln35_80" [src/conv1.cpp:53]   --->   Operation 5773 'mul' 'mul_ln53_161' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5774 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_217 = add i35 %shl_ln53_211, i35 %mul_ln53_239" [src/conv1.cpp:53]   --->   Operation 5774 'add' 'add_ln53_217' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5775 [1/1] (0.00ns)   --->   "%tmp_524 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_217, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5775 'partselect' 'tmp_524' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_71 : Operation 5776 [1/1] (0.00ns)   --->   "%shl_ln53_212 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_524, i3 0" [src/conv1.cpp:53]   --->   Operation 5776 'bitconcatenate' 'shl_ln53_212' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_71 : Operation 5777 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_218)   --->   "%mul_ln53_240 = mul i35 %sext_ln53_80, i35 %sext_ln35_78" [src/conv1.cpp:53]   --->   Operation 5777 'mul' 'mul_ln53_240' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5778 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_218 = add i35 %shl_ln53_212, i35 %mul_ln53_240" [src/conv1.cpp:53]   --->   Operation 5778 'add' 'add_ln53_218' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5779 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_219)   --->   "%mul_ln53_241 = mul i35 %sext_ln53_89, i35 %sext_ln35_79" [src/conv1.cpp:53]   --->   Operation 5779 'mul' 'mul_ln53_241' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 5780 [1/1] (0.00ns)   --->   "%sext_ln53_98 = sext i24 %tmp_294" [src/conv1.cpp:53]   --->   Operation 5780 'sext' 'sext_ln53_98' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_71 : Operation 5781 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_220)   --->   "%mul_ln53_242 = mul i35 %sext_ln53_98, i35 %sext_ln35_80" [src/conv1.cpp:53]   --->   Operation 5781 'mul' 'mul_ln53_242' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 71> <Delay = 1.29>
ST_72 : Operation 5782 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_75 = add i35 %shl_ln53_69, i35 %mul_ln53_79" [src/conv1.cpp:53]   --->   Operation 5782 'add' 'add_ln53_75' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 5783 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_75, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5783 'partselect' 'tmp_364' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_72 : Operation 5784 [1/1] (0.00ns)   --->   "%shl_ln53_70 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_364, i3 0" [src/conv1.cpp:53]   --->   Operation 5784 'bitconcatenate' 'shl_ln53_70' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_72 : Operation 5785 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_76)   --->   "%mul_ln53_80 = mul i35 %sext_ln53_80, i35 %sext_ln35_80" [src/conv1.cpp:53]   --->   Operation 5785 'mul' 'mul_ln53_80' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 5786 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_76 = add i35 %shl_ln53_70, i35 %mul_ln53_80" [src/conv1.cpp:53]   --->   Operation 5786 'add' 'add_ln53_76' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 5787 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_147 = add i35 %shl_ln53_141, i35 %mul_ln53_160" [src/conv1.cpp:53]   --->   Operation 5787 'add' 'add_ln53_147' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 5788 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_147, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5788 'partselect' 'tmp_445' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_72 : Operation 5789 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_148)   --->   "%mul_ln53_161 = mul i35 %sext_ln53_89, i35 %sext_ln35_80" [src/conv1.cpp:53]   --->   Operation 5789 'mul' 'mul_ln53_161' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 5790 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_218 = add i35 %shl_ln53_212, i35 %mul_ln53_240" [src/conv1.cpp:53]   --->   Operation 5790 'add' 'add_ln53_218' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 5791 [1/1] (0.00ns)   --->   "%tmp_525 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_218, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5791 'partselect' 'tmp_525' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_72 : Operation 5792 [1/1] (0.00ns)   --->   "%shl_ln53_213 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_525, i3 0" [src/conv1.cpp:53]   --->   Operation 5792 'bitconcatenate' 'shl_ln53_213' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_72 : Operation 5793 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_219)   --->   "%mul_ln53_241 = mul i35 %sext_ln53_89, i35 %sext_ln35_79" [src/conv1.cpp:53]   --->   Operation 5793 'mul' 'mul_ln53_241' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 5794 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_219 = add i35 %shl_ln53_213, i35 %mul_ln53_241" [src/conv1.cpp:53]   --->   Operation 5794 'add' 'add_ln53_219' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 5795 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_220)   --->   "%mul_ln53_242 = mul i35 %sext_ln53_98, i35 %sext_ln35_80" [src/conv1.cpp:53]   --->   Operation 5795 'mul' 'mul_ln53_242' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 72> <Delay = 3.27>
ST_73 : Operation 5796 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_76 = add i35 %shl_ln53_70, i35 %mul_ln53_80" [src/conv1.cpp:53]   --->   Operation 5796 'add' 'add_ln53_76' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 5797 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_76, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5797 'partselect' 'tmp_365' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_73 : Operation 5798 [1/1] (0.00ns)   --->   "%sext_ln56_16 = sext i32 %add_ln56_8" [src/conv1.cpp:56]   --->   Operation 5798 'sext' 'sext_ln56_16' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_73 : Operation 5799 [1/1] (0.00ns)   --->   "%sext_ln56_17 = sext i32 %tmp_365" [src/conv1.cpp:56]   --->   Operation 5799 'sext' 'sext_ln56_17' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_73 : Operation 5800 [1/1] (1.01ns)   --->   "%sub_ln56_8 = sub i33 0, i33 %sext_ln56_16" [src/conv1.cpp:56]   --->   Operation 5800 'sub' 'sub_ln56_8' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5801 [1/1] (1.01ns)   --->   "%icmp_ln56_8 = icmp_eq  i33 %sext_ln56_17, i33 %sub_ln56_8" [src/conv1.cpp:56]   --->   Operation 5801 'icmp' 'icmp_ln56_8' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5802 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_8, void %if.end.i.i.8, void %if.then.i.i.8" [src/conv1.cpp:56]   --->   Operation 5802 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_73 : Operation 5803 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_197, void %V32.i.i24.i.i103.case.01207, void %V32.i.i24.i.i103.case.11208" [src/conv1.cpp:56]   --->   Operation 5803 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_8)> <Delay = 0.00>
ST_73 : Operation 5804 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 5804 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_73 : Operation 5805 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1206" [src/conv1.cpp:56]   --->   Operation 5805 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197 & icmp_ln56_8)> <Delay = 0.00>
ST_73 : Operation 5806 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 5806 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_73 : Operation 5807 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1206" [src/conv1.cpp:56]   --->   Operation 5807 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197 & icmp_ln56_8)> <Delay = 0.00>
ST_73 : Operation 5808 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.8" [src/conv1.cpp:56]   --->   Operation 5808 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_8)> <Delay = 0.00>
ST_73 : Operation 5809 [1/1] (1.01ns)   --->   "%add_ln56_9 = add i32 %tmp_365, i32 %add_ln56_8" [src/conv1.cpp:56]   --->   Operation 5809 'add' 'add_ln56_9' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5810 [1/1] (0.00ns)   --->   "%shl_ln53_142 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_445, i3 0" [src/conv1.cpp:53]   --->   Operation 5810 'bitconcatenate' 'shl_ln53_142' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_73 : Operation 5811 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_148)   --->   "%mul_ln53_161 = mul i35 %sext_ln53_89, i35 %sext_ln35_80" [src/conv1.cpp:53]   --->   Operation 5811 'mul' 'mul_ln53_161' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 5812 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_148 = add i35 %shl_ln53_142, i35 %mul_ln53_161" [src/conv1.cpp:53]   --->   Operation 5812 'add' 'add_ln53_148' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 5813 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_219 = add i35 %shl_ln53_213, i35 %mul_ln53_241" [src/conv1.cpp:53]   --->   Operation 5813 'add' 'add_ln53_219' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 5814 [1/1] (0.00ns)   --->   "%tmp_526 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_219, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5814 'partselect' 'tmp_526' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_73 : Operation 5815 [1/1] (0.00ns)   --->   "%shl_ln53_214 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_526, i3 0" [src/conv1.cpp:53]   --->   Operation 5815 'bitconcatenate' 'shl_ln53_214' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_73 : Operation 5816 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_220)   --->   "%mul_ln53_242 = mul i35 %sext_ln53_98, i35 %sext_ln35_80" [src/conv1.cpp:53]   --->   Operation 5816 'mul' 'mul_ln53_242' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 5817 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_220 = add i35 %shl_ln53_214, i35 %mul_ln53_242" [src/conv1.cpp:53]   --->   Operation 5817 'add' 'add_ln53_220' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 74 <SV = 74> <Delay = 1.23>
ST_74 : Operation 5818 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_9, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:56]   --->   Operation 5818 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_74 : Operation 5819 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1031" [src/conv1.cpp:56]   --->   Operation 5819 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_197)> <Delay = 0.00>
ST_74 : Operation 5820 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_9, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:56]   --->   Operation 5820 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_74 : Operation 5821 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.exit1031" [src/conv1.cpp:56]   --->   Operation 5821 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_197)> <Delay = 0.00>
ST_74 : Operation 5822 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_18, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 5822 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_74 : Operation 5823 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1113" [src/conv1.cpp:56]   --->   Operation 5823 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199)> <Delay = 0.00>
ST_74 : Operation 5824 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_18, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 5824 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_74 : Operation 5825 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1113" [src/conv1.cpp:56]   --->   Operation 5825 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199)> <Delay = 0.00>

State 75 <SV = 73> <Delay = 3.27>
ST_75 : Operation 5826 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_148 = add i35 %shl_ln53_142, i35 %mul_ln53_161" [src/conv1.cpp:53]   --->   Operation 5826 'add' 'add_ln53_148' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 5827 [1/1] (0.00ns)   --->   "%tmp_446 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_148, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5827 'partselect' 'tmp_446' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_75 : Operation 5828 [1/1] (0.00ns)   --->   "%sext_ln56_34 = sext i32 %add_ln56_17" [src/conv1.cpp:56]   --->   Operation 5828 'sext' 'sext_ln56_34' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_75 : Operation 5829 [1/1] (0.00ns)   --->   "%sext_ln56_35 = sext i32 %tmp_446" [src/conv1.cpp:56]   --->   Operation 5829 'sext' 'sext_ln56_35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_75 : Operation 5830 [1/1] (1.01ns)   --->   "%sub_ln56_17 = sub i33 0, i33 %sext_ln56_34" [src/conv1.cpp:56]   --->   Operation 5830 'sub' 'sub_ln56_17' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5831 [1/1] (1.01ns)   --->   "%icmp_ln56_17 = icmp_eq  i33 %sext_ln56_35, i33 %sub_ln56_17" [src/conv1.cpp:56]   --->   Operation 5831 'icmp' 'icmp_ln56_17' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5832 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_17, void %if.end.i.i.1.8, void %if.then.i.i.1.8" [src/conv1.cpp:56]   --->   Operation 5832 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_75 : Operation 5833 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_199, void %V32.i.i24.i.i103.1.case.01234, void %V32.i.i24.i.i103.1.case.11235" [src/conv1.cpp:56]   --->   Operation 5833 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_17)> <Delay = 0.00>
ST_75 : Operation 5834 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:56]   --->   Operation 5834 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_75 : Operation 5835 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1233" [src/conv1.cpp:56]   --->   Operation 5835 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_199 & icmp_ln56_17)> <Delay = 0.00>
ST_75 : Operation 5836 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:56]   --->   Operation 5836 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_75 : Operation 5837 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.1.exit1233" [src/conv1.cpp:56]   --->   Operation 5837 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_199 & icmp_ln56_17)> <Delay = 0.00>
ST_75 : Operation 5838 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.1.8" [src/conv1.cpp:56]   --->   Operation 5838 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_17)> <Delay = 0.00>
ST_75 : Operation 5839 [1/1] (1.01ns)   --->   "%add_ln56_18 = add i32 %tmp_446, i32 %add_ln56_17" [src/conv1.cpp:56]   --->   Operation 5839 'add' 'add_ln56_18' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5840 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_220 = add i35 %shl_ln53_214, i35 %mul_ln53_242" [src/conv1.cpp:53]   --->   Operation 5840 'add' 'add_ln53_220' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 5841 [1/1] (0.00ns)   --->   "%tmp_527 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln53_220, i32 3, i32 34" [src/conv1.cpp:53]   --->   Operation 5841 'partselect' 'tmp_527' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_75 : Operation 5842 [1/1] (0.00ns)   --->   "%sext_ln56_52 = sext i32 %add_ln56_26" [src/conv1.cpp:56]   --->   Operation 5842 'sext' 'sext_ln56_52' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_75 : Operation 5843 [1/1] (0.00ns)   --->   "%sext_ln56_53 = sext i32 %tmp_527" [src/conv1.cpp:56]   --->   Operation 5843 'sext' 'sext_ln56_53' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_75 : Operation 5844 [1/1] (1.01ns)   --->   "%sub_ln56_26 = sub i33 0, i33 %sext_ln56_52" [src/conv1.cpp:56]   --->   Operation 5844 'sub' 'sub_ln56_26' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5845 [1/1] (1.01ns)   --->   "%icmp_ln56_26 = icmp_eq  i33 %sext_ln56_53, i33 %sub_ln56_26" [src/conv1.cpp:56]   --->   Operation 5845 'icmp' 'icmp_ln56_26' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5846 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_26, void %if.end.i.i.2.8, void %if.then.i.i.2.8" [src/conv1.cpp:56]   --->   Operation 5846 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_75 : Operation 5847 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01261, void %V32.i.i24.i.i103.2.case.11262" [src/conv1.cpp:56]   --->   Operation 5847 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_26)> <Delay = 0.00>
ST_75 : Operation 5848 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 5848 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_75 : Operation 5849 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1260" [src/conv1.cpp:56]   --->   Operation 5849 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202 & icmp_ln56_26)> <Delay = 0.00>
ST_75 : Operation 5850 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 5850 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_75 : Operation 5851 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1260" [src/conv1.cpp:56]   --->   Operation 5851 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202 & icmp_ln56_26)> <Delay = 0.00>
ST_75 : Operation 5852 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.end.i.i.2.8" [src/conv1.cpp:56]   --->   Operation 5852 'br' 'br_ln56' <Predicate = (!icmp_ln35 & icmp_ln56_26)> <Delay = 0.00>
ST_75 : Operation 5853 [1/1] (1.01ns)   --->   "%add_ln56_27 = add i32 %tmp_527, i32 %add_ln56_26" [src/conv1.cpp:56]   --->   Operation 5853 'add' 'add_ln56_27' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5854 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_202, void %V32.i.i24.i.i103.2.case.01186, void %V32.i.i24.i.i103.2.case.11187" [src/conv1.cpp:56]   --->   Operation 5854 'br' 'br_ln56' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 76 <SV = 75> <Delay = 1.23>
ST_76 : Operation 5855 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_27, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:56]   --->   Operation 5855 'store' 'store_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_76 : Operation 5856 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1185" [src/conv1.cpp:56]   --->   Operation 5856 'br' 'br_ln56' <Predicate = (!icmp_ln35 & !tmp_202)> <Delay = 0.00>
ST_76 : Operation 5857 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %add_ln56_27, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:56]   --->   Operation 5857 'store' 'store_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_76 : Operation 5858 [1/1] (0.00ns)   --->   "%br_ln56 = br void %V32.i.i24.i.i103.2.exit1185" [src/conv1.cpp:56]   --->   Operation 5858 'br' 'br_ln56' <Predicate = (!icmp_ln35 & tmp_202)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten307') [13]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten307' [17]  (0.427 ns)

 <State 2>: 4.520ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', src/conv1.cpp:38) on local variable 'indvar_flatten' [25]  (0.000 ns)
	'icmp' operation ('icmp_ln38', src/conv1.cpp:38) [781]  (0.798 ns)
	'select' operation ('select_ln35', src/conv1.cpp:35) [782]  (0.391 ns)
	'add' operation ('indvars_iv_next1028_dup', src/conv1.cpp:35) [1697]  (0.797 ns)
	'select' operation ('select_ln38_9', src/conv1.cpp:38) [1701]  (0.391 ns)
	'add' operation ('add_ln38_27', src/conv1.cpp:38) [1705]  (0.905 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373', src/conv1.cpp:38) [1808]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123', src/conv1.cpp:56) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1' [3241]  (1.237 ns)

 <State 3>: 2.880ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_1', src/conv1.cpp:35) [789]  (1.230 ns)
	'mul' operation ('empty_322', src/conv1.cpp:35) [792]  (1.650 ns)

 <State 4>: 2.110ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_251', src/conv1.cpp:53) [1859]  (2.110 ns)

 <State 5>: 2.296ns
The critical path consists of the following:
	'add' operation ('add_ln51_2', src/conv1.cpp:51) [1998]  (0.765 ns)
	'urem' operation ('urem_ln53_3', src/conv1.cpp:53) [1999]  (1.531 ns)

 <State 6>: 2.838ns
The critical path consists of the following:
	'add' operation ('indvars_iv_next1028') [765]  (0.797 ns)
	'select' operation ('select_ln35_83', src/conv1.cpp:35) [1686]  (0.000 ns)
	'select' operation ('select_ln38_10', src/conv1.cpp:38) [1708]  (0.391 ns)
	'mul' operation ('mul_ln53_244', src/conv1.cpp:53) [1710]  (1.650 ns)

 <State 7>: 2.140ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_255', src/conv1.cpp:53) [2107]  (2.140 ns)

 <State 8>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln51_4', src/conv1.cpp:51) [2118]  (0.765 ns)
	'mul' operation ('mul_ln53_256', src/conv1.cpp:53) [2167]  (2.140 ns)

 <State 9>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln51_5', src/conv1.cpp:51) [2178]  (0.765 ns)
	'mul' operation ('mul_ln53_257', src/conv1.cpp:53) [2227]  (2.140 ns)

 <State 10>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln51_7', src/conv1.cpp:51) [3180]  (0.765 ns)
	'mul' operation ('mul_ln53_259', src/conv1.cpp:53) [3229]  (2.140 ns)

 <State 11>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln51_8', src/conv1.cpp:51) [3810]  (0.765 ns)
	'mul' operation ('mul_ln53_260', src/conv1.cpp:53) [3859]  (2.140 ns)

 <State 12>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_317', src/conv1.cpp:38) [769]  (0.797 ns)
	'select' operation ('select_ln35_87', src/conv1.cpp:35) [1690]  (0.000 ns)
	'select' operation ('select_ln38_14', src/conv1.cpp:38) [1724]  (0.414 ns)
	'mul' operation ('mul_ln53_248', src/conv1.cpp:38) [1726]  (1.650 ns)

 <State 13>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln39', src/conv1.cpp:39) [1743]  (1.890 ns)

 <State 14>: 3.567ns
The critical path consists of the following:
	'urem' operation ('urem_ln53_1', src/conv1.cpp:53) [1878]  (1.531 ns)
	'add' operation ('add_ln53_244', src/conv1.cpp:53) [1883]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408', src/conv1.cpp:53) [1885]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2344]  (1.237 ns)

 <State 15>: 3.925ns
The critical path consists of the following:
	'urem' operation ('urem_ln53', src/conv1.cpp:53) [1811]  (1.890 ns)
	'add' operation ('add_ln53_234', src/conv1.cpp:53) [1813]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375', src/conv1.cpp:53) [1815]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [1861]  (1.237 ns)

 <State 16>: 2.035ns
The critical path consists of the following:
	'add' operation ('add_ln53_235', src/conv1.cpp:53) [1816]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376', src/conv1.cpp:53) [1818]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2335]  (1.237 ns)

 <State 17>: 3.567ns
The critical path consists of the following:
	'urem' operation ('urem_ln53_3', src/conv1.cpp:53) [1999]  (1.531 ns)
	'add' operation ('add_ln53_262', src/conv1.cpp:53) [2004]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468', src/conv1.cpp:53) [2006]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2362]  (1.237 ns)

 <State 18>: 3.925ns
The critical path consists of the following:
	'urem' operation ('urem_ln39', src/conv1.cpp:39) [1743]  (1.890 ns)
	'add' operation ('add_ln53_225', src/conv1.cpp:53) [1745]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341', src/conv1.cpp:53) [1747]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [1798]  (1.237 ns)

 <State 19>: 2.524ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_735', src/conv1.cpp:35) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1204]  (0.677 ns)
	'mux' operation ('tmp_mid1_404', src/conv1.cpp:35) [1207]  (0.476 ns)
	'select' operation ('select_ln35_3', src/conv1.cpp:35) [1526]  (0.375 ns)
	'mul' operation of DSP[3155] ('mul_ln53_82', src/conv1.cpp:53) [3154]  (0.996 ns)

 <State 20>: 4.495ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_732', src/conv1.cpp:35) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1200]  (0.677 ns)
	'mux' operation ('tmp_mid1', src/conv1.cpp:35) [1203]  (0.476 ns)
	'select' operation ('select_ln35_2', src/conv1.cpp:35) [1524]  (0.375 ns)
	'mul' operation ('mul_ln53_81', src/conv1.cpp:53) [3151]  (2.967 ns)

 <State 21>: 3.612ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_162', src/conv1.cpp:53) [3781]  (2.967 ns)
	'add' operation of DSP[3785] ('add_ln53_149', src/conv1.cpp:53) [3785]  (0.645 ns)

 <State 22>: 2.524ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_765', src/conv1.cpp:35) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1244]  (0.677 ns)
	'mux' operation ('tmp_105_mid1', src/conv1.cpp:35) [1247]  (0.476 ns)
	'select' operation ('select_ln35_13', src/conv1.cpp:35) [1546]  (0.375 ns)
	'mul' operation of DSP[3285] ('mul_ln53_92', src/conv1.cpp:53) [3284]  (0.996 ns)

 <State 23>: 5.140ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_759', src/conv1.cpp:35) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1236]  (0.677 ns)
	'mux' operation ('tmp_103_mid1', src/conv1.cpp:35) [1239]  (0.476 ns)
	'select' operation ('select_ln35_11', src/conv1.cpp:35) [1542]  (0.375 ns)
	'mul' operation ('mul_ln53_90', src/conv1.cpp:53) [3277]  (2.967 ns)
	'add' operation of DSP[3281] ('add_ln53_85', src/conv1.cpp:53) [3281]  (0.645 ns)

 <State 24>: 3.612ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_171', src/conv1.cpp:53) [3907]  (2.967 ns)
	'add' operation of DSP[3911] ('add_ln53_157', src/conv1.cpp:53) [3911]  (0.645 ns)

 <State 25>: 2.524ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_771', src/conv1.cpp:35) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1252]  (0.677 ns)
	'mux' operation ('tmp_107_mid1', src/conv1.cpp:35) [1255]  (0.476 ns)
	'select' operation ('select_ln35_15', src/conv1.cpp:35) [1550]  (0.375 ns)
	'mul' operation of DSP[3293] ('mul_ln53_94', src/conv1.cpp:53) [3292]  (0.996 ns)

 <State 26>: 2.035ns
The critical path consists of the following:
	'add' operation ('add_ln53_246', src/conv1.cpp:53) [1889]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410', src/conv1.cpp:53) [1891]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2552]  (1.237 ns)

 <State 27>: 5.140ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_786', src/conv1.cpp:35) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1272]  (0.677 ns)
	'mux' operation ('tmp_112_mid1', src/conv1.cpp:35) [1275]  (0.476 ns)
	'select' operation ('select_ln35_20', src/conv1.cpp:35) [1560]  (0.375 ns)
	'mul' operation ('mul_ln53_99', src/conv1.cpp:53) [3341]  (2.967 ns)
	'add' operation of DSP[3345] ('add_ln53_93', src/conv1.cpp:53) [3345]  (0.645 ns)

 <State 28>: 3.612ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_180', src/conv1.cpp:53) [3971]  (2.967 ns)
	'add' operation of DSP[3975] ('add_ln53_165', src/conv1.cpp:53) [3975]  (0.645 ns)

 <State 29>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2484]  (1.237 ns)
	'mux' operation ('tmp_212', src/conv1.cpp:53) [2487]  (0.476 ns)
	'mul' operation of DSP[3987] ('mul_ln53_184', src/conv1.cpp:53) [3986]  (0.996 ns)

 <State 30>: 2.524ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_819', src/conv1.cpp:35) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1316]  (0.677 ns)
	'mux' operation ('tmp_123_mid1', src/conv1.cpp:35) [1319]  (0.476 ns)
	'select' operation ('select_ln35_31', src/conv1.cpp:35) [1582]  (0.375 ns)
	'mul' operation of DSP[3413] ('mul_ln53_110', src/conv1.cpp:53) [3412]  (0.996 ns)

 <State 31>: 5.140ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_813', src/conv1.cpp:35) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1308]  (0.677 ns)
	'mux' operation ('tmp_121_mid1', src/conv1.cpp:35) [1311]  (0.476 ns)
	'select' operation ('select_ln35_29', src/conv1.cpp:35) [1578]  (0.375 ns)
	'mul' operation ('mul_ln53_108', src/conv1.cpp:53) [3405]  (2.967 ns)
	'add' operation of DSP[3409] ('add_ln53_101', src/conv1.cpp:53) [3409]  (0.645 ns)

 <State 32>: 3.612ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_189', src/conv1.cpp:53) [4035]  (2.967 ns)
	'add' operation of DSP[4039] ('add_ln53_173', src/conv1.cpp:53) [4039]  (0.645 ns)

 <State 33>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [3306]  (1.237 ns)
	'mux' operation ('tmp_276', src/conv1.cpp:53) [3309]  (0.476 ns)
	'mul' operation of DSP[3935] ('mul_ln53_178', src/conv1.cpp:53) [3934]  (0.996 ns)

 <State 34>: 3.271ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2588]  (1.237 ns)
	'mux' operation ('tmp_223', src/conv1.cpp:53) [2591]  (0.476 ns)
	'mul' operation of DSP[4051] ('mul_ln53_193', src/conv1.cpp:53) [4050]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 35>: 2.035ns
The critical path consists of the following:
	'add' operation ('add_ln53_229', src/conv1.cpp:53) [1757]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345', src/conv1.cpp:53) [1759]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2639]  (1.237 ns)

 <State 36>: 5.325ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2639]  (1.237 ns)
	'mux' operation ('tmp_226', src/conv1.cpp:53) [2642]  (0.476 ns)
	'mul' operation ('mul_ln53_36', src/conv1.cpp:53) [2644]  (2.967 ns)
	'add' operation of DSP[2653] ('add_ln53_37', src/conv1.cpp:53) [2653]  (0.645 ns)

 <State 37>: 3.612ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_198', src/conv1.cpp:53) [4099]  (2.967 ns)
	'add' operation of DSP[4103] ('add_ln53_181', src/conv1.cpp:53) [4103]  (0.645 ns)

 <State 38>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2769]  (1.237 ns)
	'mux' operation ('tmp_239', src/conv1.cpp:53) [2772]  (0.476 ns)
	'mul' operation of DSP[4167] ('mul_ln53_208', src/conv1.cpp:53) [4166]  (0.996 ns)

 <State 39>: 3.271ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [3370]  (1.237 ns)
	'mux' operation ('tmp_277', src/conv1.cpp:53) [3373]  (0.476 ns)
	'mul' operation of DSP[3999] ('mul_ln53_187', src/conv1.cpp:53) [3998]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 40>: 5.140ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_867', src/conv1.cpp:35) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1380]  (0.677 ns)
	'mux' operation ('tmp_139_mid1', src/conv1.cpp:35) [1383]  (0.476 ns)
	'select' operation ('select_ln35_47', src/conv1.cpp:35) [1614]  (0.375 ns)
	'mul' operation ('mul_ln53_207', src/conv1.cpp:53) [4163]  (2.967 ns)
	'add' operation of DSP[4167] ('add_ln53_189', src/conv1.cpp:53) [4167]  (0.645 ns)

 <State 41>: 5.325ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2743]  (1.237 ns)
	'mux' operation ('tmp_235', src/conv1.cpp:53) [2746]  (0.476 ns)
	'mul' operation ('mul_ln53_45', src/conv1.cpp:53) [2748]  (2.967 ns)
	'add' operation of DSP[2757] ('add_ln53_45', src/conv1.cpp:53) [2757]  (0.645 ns)

 <State 42>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2701]  (1.237 ns)
	'mux' operation ('tmp_233', src/conv1.cpp:53) [2704]  (0.476 ns)
	'mul' operation of DSP[4119] ('mul_ln53_203', src/conv1.cpp:53) [4118]  (0.996 ns)

 <State 43>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2864]  (1.237 ns)
	'mux' operation ('tmp_247', src/conv1.cpp:53) [2867]  (0.476 ns)
	'mul' operation of DSP[3601] ('mul_ln53_136', src/conv1.cpp:53) [3600]  (0.996 ns)

 <State 44>: 3.271ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2873]  (1.237 ns)
	'mux' operation ('tmp_248', src/conv1.cpp:53) [2876]  (0.476 ns)
	'mul' operation of DSP[4231] ('mul_ln53_217', src/conv1.cpp:53) [4230]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 45>: 5.140ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_894', src/conv1.cpp:35) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1416]  (0.677 ns)
	'mux' operation ('tmp_148_mid1', src/conv1.cpp:35) [1419]  (0.476 ns)
	'select' operation ('select_ln35_56', src/conv1.cpp:35) [1632]  (0.375 ns)
	'mul' operation ('mul_ln53_135', src/conv1.cpp:53) [3597]  (2.967 ns)
	'add' operation of DSP[3601] ('add_ln53_125', src/conv1.cpp:53) [3601]  (0.645 ns)

 <State 46>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2882]  (1.237 ns)
	'mux' operation ('tmp_249', src/conv1.cpp:53) [2885]  (0.476 ns)
	'mul' operation of DSP[4235] ('mul_ln53_218', src/conv1.cpp:53) [4234]  (0.996 ns)

 <State 47>: 5.325ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2847]  (1.237 ns)
	'mux' operation ('tmp_245', src/conv1.cpp:53) [2850]  (0.476 ns)
	'mul' operation ('mul_ln53_54', src/conv1.cpp:53) [2852]  (2.967 ns)
	'add' operation of DSP[2861] ('add_ln53_53', src/conv1.cpp:53) [2861]  (0.645 ns)

 <State 48>: 3.271ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2891]  (1.237 ns)
	'mux' operation ('tmp_250', src/conv1.cpp:53) [2894]  (0.476 ns)
	'mul' operation of DSP[4239] ('mul_ln53_219', src/conv1.cpp:53) [4238]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 49>: 4.680ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2968]  (1.237 ns)
	'mux' operation ('tmp_257', src/conv1.cpp:53) [2971]  (0.476 ns)
	'mul' operation ('mul_ln53_225', src/conv1.cpp:53) [4291]  (2.967 ns)

 <State 50>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2812]  (1.237 ns)
	'mux' operation ('tmp_244', src/conv1.cpp:53) [2815]  (0.476 ns)
	'mul' operation of DSP[4187] ('mul_ln53_213', src/conv1.cpp:53) [4186]  (0.996 ns)

 <State 51>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2986]  (1.237 ns)
	'mux' operation ('tmp_259', src/conv1.cpp:53) [2989]  (0.476 ns)
	'mul' operation of DSP[4299] ('mul_ln53_227', src/conv1.cpp:53) [4298]  (0.996 ns)

 <State 52>: 5.325ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2951]  (1.237 ns)
	'mux' operation ('tmp_254', src/conv1.cpp:53) [2954]  (0.476 ns)
	'mul' operation ('mul_ln53_63', src/conv1.cpp:53) [2956]  (2.967 ns)
	'add' operation of DSP[2965] ('add_ln53_61', src/conv1.cpp:53) [2965]  (0.645 ns)

 <State 53>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2909]  (1.237 ns)
	'mux' operation ('tmp_252', src/conv1.cpp:53) [2912]  (0.476 ns)
	'mul' operation of DSP[4247] ('mul_ln53_221', src/conv1.cpp:53) [4246]  (0.996 ns)

 <State 54>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2995]  (1.237 ns)
	'mux' operation ('tmp_260', src/conv1.cpp:53) [2998]  (0.476 ns)
	'mul' operation of DSP[4303] ('mul_ln53_228', src/conv1.cpp:53) [4302]  (0.996 ns)

 <State 55>: 3.271ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [3562]  (1.237 ns)
	'mux' operation ('tmp_280', src/conv1.cpp:53) [3565]  (0.476 ns)
	'mul' operation of DSP[4191] ('mul_ln53_214', src/conv1.cpp:53) [4190]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 56>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [3004]  (1.237 ns)
	'mux' operation ('tmp_261', src/conv1.cpp:53) [3007]  (0.476 ns)
	'mul' operation of DSP[4307] ('mul_ln53_229', src/conv1.cpp:53) [4306]  (0.996 ns)

 <State 57>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [4192]  (1.237 ns)
	'mux' operation ('tmp_290', src/conv1.cpp:53) [4195]  (0.476 ns)
	'mul' operation of DSP[4200] ('mul_ln53_215', src/conv1.cpp:53) [4199]  (0.996 ns)

 <State 58>: 3.271ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [3013]  (1.237 ns)
	'mux' operation ('tmp_262', src/conv1.cpp:53) [3016]  (0.476 ns)
	'mul' operation of DSP[4311] ('mul_ln53_230', src/conv1.cpp:53) [4310]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 59>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [3626]  (1.237 ns)
	'mux' operation ('tmp_281', src/conv1.cpp:53) [3629]  (0.476 ns)
	'mul' operation of DSP[4255] ('mul_ln53_223', src/conv1.cpp:53) [4254]  (0.996 ns)

 <State 60>: 3.271ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [3020]  (1.237 ns)
	'mux' operation ('tmp_263', src/conv1.cpp:53) [3023]  (0.476 ns)
	'mul' operation of DSP[4315] ('mul_ln53_231', src/conv1.cpp:53) [4314]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 61>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [4256]  (1.237 ns)
	'mux' operation ('tmp_291', src/conv1.cpp:53) [4259]  (0.476 ns)
	'mul' operation of DSP[4264] ('mul_ln53_224', src/conv1.cpp:53) [4263]  (0.996 ns)

 <State 62>: 3.271ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [3690]  (1.237 ns)
	'mux' operation ('tmp_282', src/conv1.cpp:53) [3693]  (0.476 ns)
	'mul' operation of DSP[4319] ('mul_ln53_232', src/conv1.cpp:53) [4318]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 63>: 3.271ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16', src/conv1.cpp:53) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [4320]  (1.237 ns)
	'mux' operation ('tmp_292', src/conv1.cpp:53) [4323]  (0.476 ns)
	'mul' operation of DSP[4328] ('mul_ln53_233', src/conv1.cpp:53) [4327]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 64>: 3.271ns
The critical path consists of the following:
	'sub' operation ('sub_ln56_24', src/conv1.cpp:56) [4268]  (1.016 ns)
	'icmp' operation ('icmp_ln56_24', src/conv1.cpp:56) [4269]  (1.018 ns)
	blocking operation 1.237 ns on control path)

 <State 65>: 3.612ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_153', src/conv1.cpp:53) [3725]  (2.967 ns)
	'add' operation of DSP[3729] ('add_ln53_141', src/conv1.cpp:53) [3729]  (0.645 ns)

 <State 66>: 3.612ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_234', src/conv1.cpp:53) [4355]  (2.967 ns)
	'add' operation of DSP[4359] ('add_ln53_213', src/conv1.cpp:53) [4359]  (0.645 ns)

 <State 67>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[4359] ('add_ln53_213', src/conv1.cpp:53) [4359]  (0.645 ns)
	'add' operation of DSP[4363] ('add_ln53_214', src/conv1.cpp:53) [4363]  (0.645 ns)

 <State 68>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[4363] ('add_ln53_214', src/conv1.cpp:53) [4363]  (0.645 ns)
	'add' operation of DSP[4367] ('add_ln53_215', src/conv1.cpp:53) [4367]  (0.645 ns)

 <State 69>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[4367] ('add_ln53_215', src/conv1.cpp:53) [4367]  (0.645 ns)
	'add' operation of DSP[4371] ('add_ln53_216', src/conv1.cpp:53) [4371]  (0.645 ns)

 <State 70>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[4371] ('add_ln53_216', src/conv1.cpp:53) [4371]  (0.645 ns)
	'add' operation of DSP[4375] ('add_ln53_217', src/conv1.cpp:53) [4375]  (0.645 ns)

 <State 71>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[4375] ('add_ln53_217', src/conv1.cpp:53) [4375]  (0.645 ns)
	'add' operation of DSP[4379] ('add_ln53_218', src/conv1.cpp:53) [4379]  (0.645 ns)

 <State 72>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[4379] ('add_ln53_218', src/conv1.cpp:53) [4379]  (0.645 ns)
	'add' operation of DSP[4383] ('add_ln53_219', src/conv1.cpp:53) [4383]  (0.645 ns)

 <State 73>: 3.271ns
The critical path consists of the following:
	'sub' operation ('sub_ln56_8', src/conv1.cpp:56) [3136]  (1.016 ns)
	'icmp' operation ('icmp_ln56_8', src/conv1.cpp:56) [3137]  (1.018 ns)
	blocking operation 1.237 ns on control path)

 <State 74>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln56', src/conv1.cpp:56) of variable 'add_ln56_18', src/conv1.cpp:56 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2' [3879]  (1.237 ns)

 <State 75>: 3.271ns
The critical path consists of the following:
	'sub' operation ('sub_ln56_17', src/conv1.cpp:56) [3766]  (1.016 ns)
	'icmp' operation ('icmp_ln56_17', src/conv1.cpp:56) [3767]  (1.018 ns)
	blocking operation 1.237 ns on control path)

 <State 76>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln56', src/conv1.cpp:56) of variable 'add_ln56_27', src/conv1.cpp:56 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2' [4416]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
