#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 01:35:48 2026
# Process ID: 3236962
# Current directory: /u/halle/dwe/home_at/Desktop/Test
# Command line: vivado Test.xpr
# Log file: /u/halle/dwe/home_at/Desktop/Test/vivado.log
# Journal file: /u/halle/dwe/home_at/Desktop/Test/vivado.jou
# Running On: halle.cli.ito.cit.tum.de, OS: Linux, CPU Frequency: 3729.524 MHz, CPU Physical cores: 32, Host memory: 810729 MB
#-----------------------------------------------------------
start_gui
open_project Test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/u/halle/dwe/home_at/Desktop/RISCV-with-FPGA/vivado-p/Test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7914.340 ; gain = 87.293 ; free physical = 395398 ; free virtual = 799546
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- user.org:user:rv_pl:1.0 - rv_pl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <design_1> from block design file </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets axi_smc_M02_AXI] [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTB] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_intf_ports gpio_rtl_0] [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0] [get_bd_cells axi_smc] [get_bd_cells axi_bram_ctrl_1] [get_bd_cells processing_system7_0] [get_bd_cells proc_sys_reset_0] [get_bd_cells axi_gpio_0] [get_bd_cells blk_mem_gen_0] [get_bd_cells blk_mem_gen_1] [get_bd_cells rv_pl_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:rv_pl:1.0 rv_pl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {2 364 -344} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_1_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_1_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
set_property location {3 713 -275} [get_bd_cells axi_bram_ctrl_1]
regenerate_bd_layout
set_property location {0.5 -155 452} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_TO {30} CONFIG.DIN_FROM {30}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {29} CONFIG.DOUT_WIDTH {30}] [get_bd_cells xlslice_0]
set_property location {3.5 693 556} [get_bd_cells xlslice_0]
set_property location {3 735 726} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins rv_pl_0/inst_addr] [get_bd_pins xlslice_0/Din]
set_property location {3.5 1068 731} [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins blk_mem_gen_0/addra]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/addra> is being overridden by the user with net <xlslice_0_Dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {4 660 540} [get_bd_cells xlslice_1]
set_property location {3 685 1154} [get_bd_cells xlslice_1]
set_property -dict [list CONFIG.DIN_FROM {30} CONFIG.DOUT_WIDTH {31}] [get_bd_cells xlslice_1]
set_property -dict [list CONFIG.DIN_FROM {29} CONFIG.DOUT_WIDTH {30}] [get_bd_cells xlslice_1]
set_property location {3 685 833} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins rv_pl_0/data_addr] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins blk_mem_gen_0/dina]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/dina> is being overridden by the user with net <xlslice_1_Dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
set_property location {4 1025 1132} [get_bd_cells blk_mem_gen_1]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins blk_mem_gen_1/addra]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/addra> is being overridden by the user with net <xlslice_1_Dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
set_property location {4 1083 1140} [get_bd_cells blk_mem_gen_1]
set_property location {4 1077 710} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 649 1050} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins rv_pl_0/data_we] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins rv_pl_0/data_we] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins rv_pl_0/data_we] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins rv_pl_0/data_we] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/wea> is being overridden by the user with net <xlconcat_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins rv_pl_0/data_wdata] [get_bd_pins blk_mem_gen_1/dina]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/dina> is being overridden by the user with net <rv_pl_0_data_wdata>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins rv_pl_0/inst_rdata] [get_bd_pins blk_mem_gen_0/douta]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/douta> is being overridden by the user with net <blk_mem_gen_0_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins rv_pl_0/data_rdata] [get_bd_pins blk_mem_gen_1/douta]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/douta> is being overridden by the user with net <blk_mem_gen_1_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC PROPAGATED CONFIG.IN1_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {1}] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.IN0_WIDTH {4}] [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_cells xlconcat_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {4}] [get_bd_cells xlconstant_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/ena]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/ena> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/wea> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {1}] [get_bd_cells xlconstant_0]
endgroup
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/ena]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/ena> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
set_property location {3 893 -119} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_1/ena]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/ena> is being overridden by the user with net </xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {3}] [get_bd_cells xlconstant_1]
set_property -dict [list CONFIG.CONST_WIDTH {4}] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/wea> is being overridden by the user with net <xlconstant_1_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_nets xlslice_0_Dout]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
delete_bd_objs [get_bd_nets blk_mem_gen_0_douta]
set_property location {4 830 860} [get_bd_cells blk_mem_gen_1]
set_property location {4 905 129} [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
delete_bd_objs [get_bd_nets rv_pl_0_data_wdata]
delete_bd_objs [get_bd_nets blk_mem_gen_1_douta]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
set_property location {2 267 831} [get_bd_cells processing_system7_0]
set_property location {4 950 468} [get_bd_cells blk_mem_gen_1]
set_property location {3.5 789 201} [get_bd_cells xlconstant_1]
set_property location {2 661 484} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/wea> is being overridden by the user with net <xlconstant_1_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins blk_mem_gen_1/web]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/web> is being overridden by the user with net <xlconstant_1_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
set_property location {2.5 672 545} [get_bd_cells xlconstant_1]
set_property location {3 658 546} [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
set_property location {3 678 174} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/web> is being overridden by the user with net <xlconstant_1_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
set_property location {3.5 740 204} [get_bd_cells xlconstant_1]
set_property location {2 399 423} [get_bd_cells xlconcat_0]
set_property location {2 468 457} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins blk_mem_gen_1/web]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/web> is being overridden by the user with net <xlconcat_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
set_property location {2 454 118} [get_bd_cells xlslice_0]
set_property location {2 478 252} [get_bd_cells xlslice_1]
set_property location {2 467 205} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/addrb> is being overridden by the user with net <xlslice_0_Dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
set_property location {2 436 -22} [get_bd_cells xlslice_0]
set_property location {1 125 34} [get_bd_cells rv_pl_0]
set_property location {2 494 67} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins blk_mem_gen_1/addrb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/addrb> is being overridden by the user with net <xlslice_1_Dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins rv_pl_0/data_wdata] [get_bd_pins blk_mem_gen_1/dinb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/dinb> is being overridden by the user with net <rv_pl_0_data_wdata>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins rv_pl_0/data_rdata] [get_bd_pins blk_mem_gen_1/doutb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/doutb> is being overridden by the user with net <blk_mem_gen_1_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins rv_pl_0/inst_rdata] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/doutb> is being overridden by the user with net <blk_mem_gen_0_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/enb> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_1/enb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/enb> is being overridden by the user with net </xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
set_property location {3 699 204} [get_bd_cells xlconstant_1]
set_property location {3 729 205} [get_bd_cells xlconstant_1]
set_property location {1 227 295} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins rv_pl_0/clk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins blk_mem_gen_0/clkb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/clkb> is being overridden by the user with net </processing_system7_0_FCLK_CLK0>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins blk_mem_gen_1/clkb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/clkb> is being overridden by the user with net </processing_system7_0_FCLK_CLK0>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
set_property location {2 501 379} [get_bd_cells axi_bram_ctrl_1]
set_property location {2 449 147} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 476 218} [get_bd_cells axi_bram_ctrl_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_bram_ctrl_1/s_axi_aclk]
set_property location {1183 292} [get_bd_intf_ports DDR]
set_property location {1225 322} [get_bd_intf_ports FIXED_IO]
set_property location {2 455 166} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 712 134} [get_bd_cells xlconstant_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {1 32 446} [get_bd_cells proc_sys_reset_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins rv_pl_0/rst_n]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_o> is being overridden by the user with net <axi_gpio_0_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property -dict [list CONFIG.NUM_MI {3} CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
set_property location {3 726 164} [get_bd_cells smartconnect_0]
set_property location {2 732 424} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins smartconnect_0/aclk]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M01_AXI] [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins smartconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
regenerate_bd_layout
set_property location {2 565 651} [get_bd_cells processing_system7_0]
set_property location {0.5 195 845} [get_bd_cells processing_system7_0]
set_property location {0.5 -82 654} [get_bd_cells proc_sys_reset_0]
set_property location {1 -119 346} [get_bd_cells axi_gpio_0]
set_property location {2 353 322} [get_bd_cells rv_pl_0]
set_property location {3 679 274} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 584 560} [get_bd_cells smartconnect_0]
set_property location {2 276 612} [get_bd_cells smartconnect_0]
set_property location {3 658 87} [get_bd_cells xlslice_1]
set_property location {3 756 164} [get_bd_cells xlslice_0]
set_property location {3 723 612} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 714 345} [get_bd_cells xlslice_0]
set_property location {3 697 232} [get_bd_cells xlslice_1]
set_property location {5 1319 293} [get_bd_cells blk_mem_gen_1]
set_property location {5 1415 28} [get_bd_cells xlconstant_0]
set_property location {5 1278 919} [get_bd_cells blk_mem_gen_0]
set_property location {5 1266 840} [get_bd_cells blk_mem_gen_0]
set_property location {3 707 826} [get_bd_cells axi_bram_ctrl_1]
set_property location {3.5 928 716} [get_bd_cells xlconcat_0]
set_property location {4 909 772} [get_bd_cells xlconcat_0]
set_property location {6 1360 871} [get_bd_cells blk_mem_gen_1]
set_property location {6 1381 182} [get_bd_cells blk_mem_gen_0]
set_property location {4.5 991 818} [get_bd_cells xlconcat_0]
set_property location {5 1108 276} [get_bd_cells blk_mem_gen_0]
set_property location {5 1084 888} [get_bd_cells blk_mem_gen_1]
set_property location {4 944 649} [get_bd_cells xlconstant_1]
set_property location {3 639 469} [get_bd_cells xlconstant_1]
set_property location {4 896 315} [get_bd_cells blk_mem_gen_0]
set_property location {4.5 1035 78} [get_bd_cells xlconstant_0]
set_property location {3 476 429} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 484 684} [get_bd_cells xlconcat_0]
set_property location {4 777 781} [get_bd_cells blk_mem_gen_1]
set_property location {4 828 120} [get_bd_cells xlconstant_0]
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins rv_pl_0/done] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <rv_pl_0_done>. This pin will not be connected as a part of interface connection <GPIO>.
assign_bd_address
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4200_0000 [ 8K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
validate_bd_design
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in High-performance Mode.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: rv_pl
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9716.691 ; gain = 0.000 ; free physical = 389573 ; free virtual = 798040
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv_pl' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Register_File.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (1#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Register_File.v:1]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (3#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:11]
INFO: [Synth 8-6157] synthesizing module 'flopenclr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenclr' (4#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:32]
INFO: [Synth 8-6157] synthesizing module 'Sign_Extend' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Sign_Extend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Sign_Extend' (5#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Sign_Extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopclr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr' (6#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized0' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized0' (6#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux3' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (7#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (9#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (9#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (10#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'Op_Decoder' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Op_Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Op_Decoder' (11#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Op_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:3]
INFO: [Synth 8-226] default block is never used [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:14]
INFO: [Synth 8-226] default block is never used [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized1' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized1' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized2' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized2' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized3' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized3' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized2' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized2' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (13#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (14#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rv_pl' (15#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v:3]
WARNING: [Synth 8-7129] Port funct7[6] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[6] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[5] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[4] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[3] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[2] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[1] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[0] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port W_we_rf in module Datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9738.148 ; gain = 21.457 ; free physical = 389775 ; free virtual = 798243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9755.117 ; gain = 38.426 ; free physical = 389586 ; free virtual = 798054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9755.117 ; gain = 38.426 ; free physical = 389582 ; free virtual = 798050
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9755.117 ; gain = 0.000 ; free physical = 389418 ; free virtual = 797886
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9860.945 ; gain = 0.000 ; free physical = 389441 ; free virtual = 797909
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 10034.855 ; gain = 318.164 ; free physical = 389159 ; free virtual = 797628
49 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 10034.855 ; gain = 318.164 ; free physical = 389179 ; free virtual = 797647
save_bd_design
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 64
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Feb 20 02:17:44 2026] Launched synth_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10225.664 ; gain = 0.000 ; free physical = 389320 ; free virtual = 797809
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10225.664 ; gain = 0.000 ; free physical = 388773 ; free virtual = 797263
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 64
[Fri Feb 20 02:22:33 2026] Launched impl_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/runme.log
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
validate_bd_design -force
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in High-performance Mode.
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets rv_pl_0_done]
connect_bd_net [get_bd_pins rv_pl_0/done] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <rv_pl_0_done>. This pin will not be connected as a part of interface connection <GPIO>.
save_bd_design
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 02:42:46 2026...
