system_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v,incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"
charLib.v,verilog,xil_defaultlib,../../../bd/system/ip/system_ZedboardOLED_0_0/src/charLib/sim/charLib.v,incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"
SpiCtrl.v,verilog,xil_defaultlib,../../../bd/system/ipshared/a375/src/SpiCtrl.v,incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"
Delay.v,verilog,xil_defaultlib,../../../bd/system/ipshared/a375/src/Delay.v,incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"
ZedboardOLED_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/system/ipshared/a375/hdl/ZedboardOLED_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"
ZedboardOLED_v1_0.v,verilog,xil_defaultlib,../../../bd/system/ipshared/a375/hdl/ZedboardOLED_v1_0.v,incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"
system_ZedboardOLED_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_ZedboardOLED_0_0/sim/system_ZedboardOLED_0_0.v,incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"
system_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/system/ip/system_rst_ps7_0_100M_0/sim/system_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"
system.v,verilog,xil_defaultlib,../../../bd/system/hdl/system.v,incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"
system_xbar_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v,incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"
system_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v,incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7dd0/hdl"incdir="../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
