VERILOG_SOURCES += $(SPINALROOT)/MandelbrotTester.v
TOPLEVEL=MandelbrotTester
MODULE=MandelbrotTester

include ../common/Makefile.sim