LIBRARY IEEE;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all
--------------------------------------
ENTITY Comparador IS
	 PORT (    x           : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	           y           : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
				  ls          : OUT STD_LOGIC);
				  
END ENTITY;
---------------------------------------
ARCHITECTURE gatelevel OF Comparador IS 
BEGIN
	 ls <= '1' when x < y else '0';
end ARCHITECTURE;