<SDCCLIB>

<INDEX>
     21610
<MODULE>
gpio_pin_complement 11
_P1
_P2DIR
_P1CON
_CCH3
_ADCDAT
_P3DIR
_P2CON
_P2
_PWRDWN
_RTC2CPT00
_W2DAT
_B
_SP
_P3CON
_S0CON
_RTC2CPT01
_RTC2CPT10
_P3
_CCL1
_IEN0_SB_T0
_IRCON_SB_EXF2
_CCL2
_CRCL
_T0
_IEN0_SB_T1
_IEN1_SB_RFIRQ
_RFCON_SB_RFCKEN
_CCL3
_T1
_IEN0_SB_T2
_T2CON
_T2
_S0REL
_IRCON_SB_MISCIRQ
_ACC
_IEN1_SB_RFRDY
_FSR_SB_WEN
_SPIMCON0
_SPIMCON1
_RTC2CMP0
_FPCR
_S0CON_SB_REN0
_IEN1_SB_TICK
_WUCON
_IEN0
_RTC2CMP1
_T2CON_SB_I2FR
_DPH1
_IEN1
_T2CON_SB_I3FR
_SPIRCON0
_FSR_SB_INFEN
_CLKCTRL
_SPISCON0
_COMPCON
_SPIRCON1
_T2CON_SB_T2CM
_PCON
_SPISCON1
_IEN0_SB_GLOBAL
_DPL1
_PSW_SB_AC
_SPIMDAT
_S0CON_SB_RB80
_TCON
_TMOD
__XPAGE
_S0CON_SB_TB80
_SPIMSTAT
_FSR_SB_STP
_SPIRDAT
_CC1
_SPISDAT
_CC2
_CRC
_S0CON_SB_SM20
_IEN1_SB_MISCIRQ
_T2CON_SB_T2I0
_CCPDATIA
_CC3
_IEN1_SB_T2EXTRLD
_T2CON_SB_T2I1
_CCPDATIB
_SPIRSTAT
_IRCON_SB_TF2
_RTC2CON
_SPISSTAT
_FCR
_IEN0_SB_UART
_DPH
_IEN0_SB_IFP
_MEMCON
_DPL
_RNGDAT
_CLKLFCTRL
_MD0
_S0CON_SB_RI0
_T2CON_SB_T2R0
_SPISRDSZ
_MD1
_IRCON_SB_SPI_2WIRE
_T2CON_SB_T2R1
_T2CON_SB_T2PS
_PSW_SB_RS0
_MD2
_S0CON_SB_TI0
_PSW_SB_F0
_PSW_SB_RS1
_WDSV
_RSTREAS
_MD3
_PSW_SB_F1
_ADCON
_POFCON
_MD4
_TCON_SB_IE0
_IRCON_SB_WUOPIRQ
_MD5
_TCON_SB_IE1
_S0CON_SB_SM0
_DPS
_P0_SB_D0
_S0CON_SB_SM1
_RFCON_SB_RFCSN
_P0_SB_D1
_P1_SB_D0
_IP0
_ADCDATH
_P0_SB_D2
_P1_SB_D1
_P2_SB_D0
_PSW_SB_CY
_IP1
_MPAGE
_RNGCTL
_P0_SB_D3
_P1_SB_D2
_P2_SB_D1
_P3_SB_D0
_PWMDC0
_FSR
_P0_SB_D4
_P1_SB_D3
_P2_SB_D2
_P3_SB_D1
_RFCON_SB_RFCE
_TH0
_PWMDC1
_OPMCON
_P0_SB_D5
_P1_SB_D4
_P2_SB_D3
_P3_SB_D2
_TH1
_ADCDATL
_P0_SB_D6
_P1_SB_D5
_P2_SB_D4
_P3_SB_D3
_S0RELH
_TH2
_P0_SB_D7
_P1_SB_D6
_P2_SB_D5
_P3_SB_D4
_P1_SB_D7
_P2_SB_D6
_P3_SB_D5
_TL0
_P2_SB_D7
_IEN0_SB_POFIRQ
_P3_SB_D6
_TL1
_TCON_SB_TF0
_P3_SB_D7
_S0RELL
_TL2
_TCON_SB_TF1
_IRCON_SB_RFIRQ
_PSW_SB_OV
_W2SADR
_ARCON
_PWMCON
_TCON_SB_IT0
_IEN1_SB_SPI_2WIRE
_TCON_SB_IT1
_IRCON_SB_RFRDY
_IEN1_SB_WUOPIRQ
_INTEXP
_RFCON
_CCEN
_ADCCON1
_W2CON0
_IRCON_SB_TICK
_PSW
_ADCCON2
_W2CON1
_IRCON
_ADCCON3
_FSR_SB_RDYN
_TCON_SB_TR0
_PSW_SB_P
_WUOPC0
_CCPDATO
_TCON_SB_TR1
_ADCON_SB_BD
_FSR_SB_ENDBG
_P0DIR
_CCH1
_WUOPC1
_FSR_SB_RDISMB
.__.ABS.
_P0
_P1DIR
_S0BUF
_P0CON
_CCH2
_CRCH
_gpio_pin_complement
</MODULE>

<MODULE>
gpio_pin_configure 6713
_P1
_P2DIR
_P1CON
_CCH3
_ADCDAT
_P3DIR
_P2CON
_P2
_PWRDWN
_RTC2CPT00
_W2DAT
_B
_SP
_P3CON
_S0CON
_RTC2CPT01
_RTC2CPT10
_P3
_CCL1
_IEN0_SB_T0
_IRCON_SB_EXF2
_CCL2
_CRCL
_T0
_IEN0_SB_T1
_IEN1_SB_RFIRQ
_RFCON_SB_RFCKEN
_CCL3
_T1
_IEN0_SB_T2
_T2CON
_T2
_S0REL
_IRCON_SB_MISCIRQ
_ACC
_IEN1_SB_RFRDY
_FSR_SB_WEN
_SPIMCON0
_SPIMCON1
_RTC2CMP0
_FPCR
_S0CON_SB_REN0
_IEN1_SB_TICK
_WUCON
_IEN0
_RTC2CMP1
_T2CON_SB_I2FR
_DPH1
_IEN1
_T2CON_SB_I3FR
_SPIRCON0
_FSR_SB_INFEN
_CLKCTRL
_SPISCON0
_COMPCON
_SPIRCON1
_T2CON_SB_T2CM
_PCON
_SPISCON1
_IEN0_SB_GLOBAL
_DPL1
_PSW_SB_AC
_SPIMDAT
_S0CON_SB_RB80
_TCON
_TMOD
__XPAGE
_S0CON_SB_TB80
_SPIMSTAT
_FSR_SB_STP
_SPIRDAT
_CC1
_SPISDAT
_CC2
_CRC
_S0CON_SB_SM20
_IEN1_SB_MISCIRQ
_T2CON_SB_T2I0
_CCPDATIA
_CC3
_IEN1_SB_T2EXTRLD
_T2CON_SB_T2I1
_CCPDATIB
_SPIRSTAT
_IRCON_SB_TF2
_RTC2CON
_SPISSTAT
_FCR
_IEN0_SB_UART
_DPH
_IEN0_SB_IFP
_MEMCON
_DPL
_RNGDAT
_CLKLFCTRL
_MD0
_S0CON_SB_RI0
_T2CON_SB_T2R0
_SPISRDSZ
_MD1
_IRCON_SB_SPI_2WIRE
_T2CON_SB_T2R1
_T2CON_SB_T2PS
_PSW_SB_RS0
_MD2
_S0CON_SB_TI0
_PSW_SB_F0
_PSW_SB_RS1
_WDSV
_RSTREAS
_MD3
_PSW_SB_F1
_ADCON
_POFCON
_MD4
_TCON_SB_IE0
_IRCON_SB_WUOPIRQ
_MD5
_TCON_SB_IE1
_S0CON_SB_SM0
_DPS
_P0_SB_D0
_S0CON_SB_SM1
_RFCON_SB_RFCSN
_P0_SB_D1
_P1_SB_D0
_IP0
_ADCDATH
_P0_SB_D2
_P1_SB_D1
_P2_SB_D0
_PSW_SB_CY
_IP1
_MPAGE
_RNGCTL
_P0_SB_D3
_P1_SB_D2
_P2_SB_D1
_P3_SB_D0
_PWMDC0
_FSR
_P0_SB_D4
_P1_SB_D3
_P2_SB_D2
_P3_SB_D1
_RFCON_SB_RFCE
_TH0
_PWMDC1
_OPMCON
_P0_SB_D5
_P1_SB_D4
_P2_SB_D3
_P3_SB_D2
_TH1
_ADCDATL
_P0_SB_D6
_P1_SB_D5
_P2_SB_D4
_P3_SB_D3
_S0RELH
_TH2
_P0_SB_D7
_P1_SB_D6
_P2_SB_D5
_P3_SB_D4
_P1_SB_D7
_P2_SB_D6
_P3_SB_D5
_TL0
_P2_SB_D7
_IEN0_SB_POFIRQ
_P3_SB_D6
_TL1
_TCON_SB_TF0
_P3_SB_D7
_S0RELL
_TL2
_TCON_SB_TF1
_IRCON_SB_RFIRQ
_PSW_SB_OV
_W2SADR
_ARCON
_PWMCON
_TCON_SB_IT0
_IEN1_SB_SPI_2WIRE
_TCON_SB_IT1
_IRCON_SB_RFRDY
_IEN1_SB_WUOPIRQ
_INTEXP
_RFCON
_CCEN
_ADCCON1
_W2CON0
_IRCON_SB_TICK
_PSW
_ADCCON2
_W2CON1
_IRCON
_ADCCON3
_FSR_SB_RDYN
_TCON_SB_TR0
_PSW_SB_P
_WUOPC0
_CCPDATO
_TCON_SB_TR1
_ADCON_SB_BD
_FSR_SB_ENDBG
_P0DIR
_CCH1
_WUOPC1
_FSR_SB_RDISMB
.__.ABS.
_P0
_P1DIR
_S0BUF
_P0CON
_CCH2
_CRCH
_gpio_pin_configure_PARM_2
_gpio_pin_configure
</MODULE>

<MODULE>
gpio_pin_dir_input 16835
_P1
_P2DIR
_P1CON
_CCH3
_ADCDAT
_P3DIR
_P2CON
_P2
_PWRDWN
_RTC2CPT00
_W2DAT
_B
_SP
_P3CON
_S0CON
_RTC2CPT01
_RTC2CPT10
_P3
_CCL1
_IEN0_SB_T0
_IRCON_SB_EXF2
_CCL2
_CRCL
_T0
_IEN0_SB_T1
_IEN1_SB_RFIRQ
_RFCON_SB_RFCKEN
_CCL3
_T1
_IEN0_SB_T2
_T2CON
_T2
_S0REL
_IRCON_SB_MISCIRQ
_ACC
_IEN1_SB_RFRDY
_FSR_SB_WEN
_SPIMCON0
_SPIMCON1
_RTC2CMP0
_FPCR
_S0CON_SB_REN0
_IEN1_SB_TICK
_WUCON
_IEN0
_RTC2CMP1
_T2CON_SB_I2FR
_DPH1
_IEN1
_T2CON_SB_I3FR
_SPIRCON0
_FSR_SB_INFEN
_CLKCTRL
_SPISCON0
_COMPCON
_SPIRCON1
_T2CON_SB_T2CM
_PCON
_SPISCON1
_IEN0_SB_GLOBAL
_DPL1
_PSW_SB_AC
_SPIMDAT
_S0CON_SB_RB80
_TCON
_TMOD
__XPAGE
_S0CON_SB_TB80
_SPIMSTAT
_FSR_SB_STP
_SPIRDAT
_CC1
_SPISDAT
_CC2
_CRC
_S0CON_SB_SM20
_IEN1_SB_MISCIRQ
_T2CON_SB_T2I0
_CCPDATIA
_CC3
_IEN1_SB_T2EXTRLD
_T2CON_SB_T2I1
_CCPDATIB
_SPIRSTAT
_IRCON_SB_TF2
_RTC2CON
_SPISSTAT
_FCR
_IEN0_SB_UART
_DPH
_IEN0_SB_IFP
_MEMCON
_DPL
_RNGDAT
_CLKLFCTRL
_MD0
_S0CON_SB_RI0
_T2CON_SB_T2R0
_SPISRDSZ
_MD1
_IRCON_SB_SPI_2WIRE
_T2CON_SB_T2R1
_T2CON_SB_T2PS
_PSW_SB_RS0
_MD2
_S0CON_SB_TI0
_PSW_SB_F0
_PSW_SB_RS1
_WDSV
_RSTREAS
_MD3
_PSW_SB_F1
_ADCON
_POFCON
_MD4
_TCON_SB_IE0
_IRCON_SB_WUOPIRQ
_MD5
_TCON_SB_IE1
_S0CON_SB_SM0
_DPS
_P0_SB_D0
_S0CON_SB_SM1
_RFCON_SB_RFCSN
_P0_SB_D1
_P1_SB_D0
_IP0
_ADCDATH
_P0_SB_D2
_P1_SB_D1
_P2_SB_D0
_PSW_SB_CY
_IP1
_MPAGE
_RNGCTL
_P0_SB_D3
_P1_SB_D2
_P2_SB_D1
_P3_SB_D0
_PWMDC0
_FSR
_P0_SB_D4
_P1_SB_D3
_P2_SB_D2
_P3_SB_D1
_RFCON_SB_RFCE
_TH0
_PWMDC1
_OPMCON
_P0_SB_D5
_P1_SB_D4
_P2_SB_D3
_P3_SB_D2
_TH1
_ADCDATL
_P0_SB_D6
_P1_SB_D5
_P2_SB_D4
_P3_SB_D3
_S0RELH
_TH2
_P0_SB_D7
_P1_SB_D6
_P2_SB_D5
_P3_SB_D4
_P1_SB_D7
_P2_SB_D6
_P3_SB_D5
_TL0
_P2_SB_D7
_IEN0_SB_POFIRQ
_P3_SB_D6
_TL1
_TCON_SB_TF0
_P3_SB_D7
_S0RELL
_TL2
_TCON_SB_TF1
_IRCON_SB_RFIRQ
_PSW_SB_OV
_W2SADR
_ARCON
_PWMCON
_TCON_SB_IT0
_IEN1_SB_SPI_2WIRE
_TCON_SB_IT1
_IRCON_SB_RFRDY
_IEN1_SB_WUOPIRQ
_INTEXP
_RFCON
_CCEN
_ADCCON1
_W2CON0
_IRCON_SB_TICK
_PSW
_ADCCON2
_W2CON1
_IRCON
_ADCCON3
_FSR_SB_RDYN
_TCON_SB_TR0
_PSW_SB_P
_WUOPC0
_CCPDATO
_TCON_SB_TR1
_ADCON_SB_BD
_FSR_SB_ENDBG
_P0DIR
_CCH1
_WUOPC1
_FSR_SB_RDISMB
.__.ABS.
_P0
_P1DIR
_S0BUF
_P0CON
_CCH2
_CRCH
_gpio_pin_dir_input_PARM_2
_gpio_pin_dir_input
</MODULE>

<MODULE>
gpio_pin_dir_output 23938
_P1
_P2DIR
_P1CON
_CCH3
_ADCDAT
_P3DIR
_P2CON
_P2
_PWRDWN
_RTC2CPT00
_W2DAT
_B
_SP
_P3CON
_S0CON
_RTC2CPT01
_RTC2CPT10
_P3
_CCL1
_IEN0_SB_T0
_IRCON_SB_EXF2
_CCL2
_CRCL
_T0
_IEN0_SB_T1
_IEN1_SB_RFIRQ
_RFCON_SB_RFCKEN
_CCL3
_T1
_IEN0_SB_T2
_T2CON
_T2
_S0REL
_IRCON_SB_MISCIRQ
_ACC
_IEN1_SB_RFRDY
_FSR_SB_WEN
_SPIMCON0
_SPIMCON1
_RTC2CMP0
_FPCR
_S0CON_SB_REN0
_IEN1_SB_TICK
_WUCON
_IEN0
_RTC2CMP1
_T2CON_SB_I2FR
_DPH1
_IEN1
_T2CON_SB_I3FR
_SPIRCON0
_FSR_SB_INFEN
_CLKCTRL
_SPISCON0
_COMPCON
_SPIRCON1
_T2CON_SB_T2CM
_PCON
_SPISCON1
_IEN0_SB_GLOBAL
_DPL1
_PSW_SB_AC
_SPIMDAT
_S0CON_SB_RB80
_TCON
_TMOD
__XPAGE
_S0CON_SB_TB80
_SPIMSTAT
_FSR_SB_STP
_SPIRDAT
_CC1
_SPISDAT
_CC2
_CRC
_S0CON_SB_SM20
_IEN1_SB_MISCIRQ
_T2CON_SB_T2I0
_CCPDATIA
_CC3
_IEN1_SB_T2EXTRLD
_T2CON_SB_T2I1
_CCPDATIB
_SPIRSTAT
_IRCON_SB_TF2
_RTC2CON
_SPISSTAT
_FCR
_IEN0_SB_UART
_DPH
_IEN0_SB_IFP
_MEMCON
_DPL
_RNGDAT
_CLKLFCTRL
_MD0
_S0CON_SB_RI0
_T2CON_SB_T2R0
_SPISRDSZ
_MD1
_IRCON_SB_SPI_2WIRE
_T2CON_SB_T2R1
_T2CON_SB_T2PS
_PSW_SB_RS0
_MD2
_S0CON_SB_TI0
_PSW_SB_F0
_PSW_SB_RS1
_WDSV
_RSTREAS
_MD3
_PSW_SB_F1
_ADCON
_POFCON
_MD4
_TCON_SB_IE0
_IRCON_SB_WUOPIRQ
_MD5
_TCON_SB_IE1
_S0CON_SB_SM0
_DPS
_P0_SB_D0
_S0CON_SB_SM1
_RFCON_SB_RFCSN
_P0_SB_D1
_P1_SB_D0
_IP0
_ADCDATH
_P0_SB_D2
_P1_SB_D1
_P2_SB_D0
_PSW_SB_CY
_IP1
_MPAGE
_RNGCTL
_P0_SB_D3
_P1_SB_D2
_P2_SB_D1
_P3_SB_D0
_PWMDC0
_FSR
_P0_SB_D4
_P1_SB_D3
_P2_SB_D2
_P3_SB_D1
_RFCON_SB_RFCE
_TH0
_PWMDC1
_OPMCON
_P0_SB_D5
_P1_SB_D4
_P2_SB_D3
_P3_SB_D2
_TH1
_ADCDATL
_P0_SB_D6
_P1_SB_D5
_P2_SB_D4
_P3_SB_D3
_S0RELH
_TH2
_P0_SB_D7
_P1_SB_D6
_P2_SB_D5
_P3_SB_D4
_P1_SB_D7
_P2_SB_D6
_P3_SB_D5
_TL0
_P2_SB_D7
_IEN0_SB_POFIRQ
_P3_SB_D6
_TL1
_TCON_SB_TF0
_P3_SB_D7
_S0RELL
_TL2
_TCON_SB_TF1
_IRCON_SB_RFIRQ
_PSW_SB_OV
_W2SADR
_ARCON
_PWMCON
_TCON_SB_IT0
_IEN1_SB_SPI_2WIRE
_TCON_SB_IT1
_IRCON_SB_RFRDY
_IEN1_SB_WUOPIRQ
_INTEXP
_RFCON
_CCEN
_ADCCON1
_W2CON0
_IRCON_SB_TICK
_PSW
_ADCCON2
_W2CON1
_IRCON
_ADCCON3
_FSR_SB_RDYN
_TCON_SB_TR0
_PSW_SB_P
_WUOPC0
_CCPDATO
_TCON_SB_TR1
_ADCON_SB_BD
_FSR_SB_ENDBG
_P0DIR
_CCH1
_WUOPC1
_FSR_SB_RDISMB
.__.ABS.
_P0
_P1DIR
_S0BUF
_P0CON
_CCH2
_CRCH
_gpio_pin_dir_output_PARM_2
_gpio_pin_dir_output
</MODULE>

<MODULE>
gpio_pin_val_clear 31057
_P1
_P2DIR
_P1CON
_CCH3
_ADCDAT
_P3DIR
_P2CON
_P2
_PWRDWN
_RTC2CPT00
_W2DAT
_B
_SP
_P3CON
_S0CON
_RTC2CPT01
_RTC2CPT10
_P3
_CCL1
_IEN0_SB_T0
_IRCON_SB_EXF2
_CCL2
_CRCL
_T0
_IEN0_SB_T1
_IEN1_SB_RFIRQ
_RFCON_SB_RFCKEN
_CCL3
_T1
_IEN0_SB_T2
_T2CON
_T2
_S0REL
_IRCON_SB_MISCIRQ
_ACC
_IEN1_SB_RFRDY
_FSR_SB_WEN
_SPIMCON0
_SPIMCON1
_RTC2CMP0
_FPCR
_S0CON_SB_REN0
_IEN1_SB_TICK
_WUCON
_IEN0
_RTC2CMP1
_T2CON_SB_I2FR
_DPH1
_IEN1
_T2CON_SB_I3FR
_SPIRCON0
_FSR_SB_INFEN
_CLKCTRL
_SPISCON0
_COMPCON
_SPIRCON1
_T2CON_SB_T2CM
_PCON
_SPISCON1
_IEN0_SB_GLOBAL
_DPL1
_PSW_SB_AC
_SPIMDAT
_S0CON_SB_RB80
_TCON
_TMOD
__XPAGE
_S0CON_SB_TB80
_SPIMSTAT
_FSR_SB_STP
_SPIRDAT
_CC1
_SPISDAT
_CC2
_CRC
_S0CON_SB_SM20
_IEN1_SB_MISCIRQ
_T2CON_SB_T2I0
_CCPDATIA
_CC3
_IEN1_SB_T2EXTRLD
_T2CON_SB_T2I1
_CCPDATIB
_SPIRSTAT
_IRCON_SB_TF2
_RTC2CON
_SPISSTAT
_FCR
_IEN0_SB_UART
_DPH
_IEN0_SB_IFP
_MEMCON
_DPL
_RNGDAT
_CLKLFCTRL
_MD0
_S0CON_SB_RI0
_T2CON_SB_T2R0
_SPISRDSZ
_MD1
_IRCON_SB_SPI_2WIRE
_T2CON_SB_T2R1
_T2CON_SB_T2PS
_PSW_SB_RS0
_MD2
_S0CON_SB_TI0
_PSW_SB_F0
_PSW_SB_RS1
_WDSV
_RSTREAS
_MD3
_PSW_SB_F1
_ADCON
_POFCON
_MD4
_TCON_SB_IE0
_IRCON_SB_WUOPIRQ
_MD5
_TCON_SB_IE1
_S0CON_SB_SM0
_DPS
_P0_SB_D0
_S0CON_SB_SM1
_RFCON_SB_RFCSN
_P0_SB_D1
_P1_SB_D0
_IP0
_ADCDATH
_P0_SB_D2
_P1_SB_D1
_P2_SB_D0
_PSW_SB_CY
_IP1
_MPAGE
_RNGCTL
_P0_SB_D3
_P1_SB_D2
_P2_SB_D1
_P3_SB_D0
_PWMDC0
_FSR
_P0_SB_D4
_P1_SB_D3
_P2_SB_D2
_P3_SB_D1
_RFCON_SB_RFCE
_TH0
_PWMDC1
_OPMCON
_P0_SB_D5
_P1_SB_D4
_P2_SB_D3
_P3_SB_D2
_TH1
_ADCDATL
_P0_SB_D6
_P1_SB_D5
_P2_SB_D4
_P3_SB_D3
_S0RELH
_TH2
_P0_SB_D7
_P1_SB_D6
_P2_SB_D5
_P3_SB_D4
_P1_SB_D7
_P2_SB_D6
_P3_SB_D5
_TL0
_P2_SB_D7
_IEN0_SB_POFIRQ
_P3_SB_D6
_TL1
_TCON_SB_TF0
_P3_SB_D7
_S0RELL
_TL2
_TCON_SB_TF1
_IRCON_SB_RFIRQ
_PSW_SB_OV
_W2SADR
_ARCON
_PWMCON
_TCON_SB_IT0
_IEN1_SB_SPI_2WIRE
_TCON_SB_IT1
_IRCON_SB_RFRDY
_IEN1_SB_WUOPIRQ
_INTEXP
_RFCON
_CCEN
_ADCCON1
_W2CON0
_IRCON_SB_TICK
_PSW
_ADCCON2
_W2CON1
_IRCON
_ADCCON3
_FSR_SB_RDYN
_TCON_SB_TR0
_PSW_SB_P
_WUOPC0
_CCPDATO
_TCON_SB_TR1
_ADCON_SB_BD
_FSR_SB_ENDBG
_P0DIR
_CCH1
_WUOPC1
_FSR_SB_RDISMB
.__.ABS.
_P0
_P1DIR
_S0BUF
_P0CON
_CCH2
_CRCH
_gpio_pin_val_clear
</MODULE>

<MODULE>
gpio_pin_val_complement 37768
_P1
_P2DIR
_P1CON
_CCH3
_ADCDAT
_P3DIR
_P2CON
_P2
_PWRDWN
_RTC2CPT00
_W2DAT
_B
_SP
_P3CON
_S0CON
_RTC2CPT01
_RTC2CPT10
_P3
_CCL1
_IEN0_SB_T0
_IRCON_SB_EXF2
_CCL2
_CRCL
_T0
_IEN0_SB_T1
_IEN1_SB_RFIRQ
_RFCON_SB_RFCKEN
_CCL3
_T1
_IEN0_SB_T2
_T2CON
_T2
_S0REL
_IRCON_SB_MISCIRQ
_ACC
_IEN1_SB_RFRDY
_FSR_SB_WEN
_SPIMCON0
_SPIMCON1
_RTC2CMP0
_FPCR
_S0CON_SB_REN0
_IEN1_SB_TICK
_WUCON
_IEN0
_RTC2CMP1
_T2CON_SB_I2FR
_DPH1
_IEN1
_T2CON_SB_I3FR
_SPIRCON0
_FSR_SB_INFEN
_CLKCTRL
_SPISCON0
_COMPCON
_SPIRCON1
_T2CON_SB_T2CM
_PCON
_SPISCON1
_IEN0_SB_GLOBAL
_DPL1
_PSW_SB_AC
_SPIMDAT
_S0CON_SB_RB80
_TCON
_TMOD
__XPAGE
_S0CON_SB_TB80
_SPIMSTAT
_FSR_SB_STP
_SPIRDAT
_CC1
_SPISDAT
_CC2
_CRC
_S0CON_SB_SM20
_IEN1_SB_MISCIRQ
_T2CON_SB_T2I0
_CCPDATIA
_CC3
_IEN1_SB_T2EXTRLD
_T2CON_SB_T2I1
_CCPDATIB
_SPIRSTAT
_IRCON_SB_TF2
_RTC2CON
_SPISSTAT
_FCR
_IEN0_SB_UART
_DPH
_IEN0_SB_IFP
_MEMCON
_DPL
_RNGDAT
_CLKLFCTRL
_MD0
_S0CON_SB_RI0
_T2CON_SB_T2R0
_SPISRDSZ
_MD1
_IRCON_SB_SPI_2WIRE
_T2CON_SB_T2R1
_T2CON_SB_T2PS
_PSW_SB_RS0
_MD2
_S0CON_SB_TI0
_PSW_SB_F0
_PSW_SB_RS1
_WDSV
_RSTREAS
_MD3
_PSW_SB_F1
_ADCON
_POFCON
_MD4
_TCON_SB_IE0
_IRCON_SB_WUOPIRQ
_MD5
_TCON_SB_IE1
_S0CON_SB_SM0
_DPS
_P0_SB_D0
_S0CON_SB_SM1
_RFCON_SB_RFCSN
_P0_SB_D1
_P1_SB_D0
_IP0
_ADCDATH
_P0_SB_D2
_P1_SB_D1
_P2_SB_D0
_PSW_SB_CY
_IP1
_MPAGE
_RNGCTL
_P0_SB_D3
_P1_SB_D2
_P2_SB_D1
_P3_SB_D0
_PWMDC0
_FSR
_P0_SB_D4
_P1_SB_D3
_P2_SB_D2
_P3_SB_D1
_RFCON_SB_RFCE
_TH0
_PWMDC1
_OPMCON
_P0_SB_D5
_P1_SB_D4
_P2_SB_D3
_P3_SB_D2
_TH1
_ADCDATL
_P0_SB_D6
_P1_SB_D5
_P2_SB_D4
_P3_SB_D3
_S0RELH
_TH2
_P0_SB_D7
_P1_SB_D6
_P2_SB_D5
_P3_SB_D4
_P1_SB_D7
_P2_SB_D6
_P3_SB_D5
_TL0
_P2_SB_D7
_IEN0_SB_POFIRQ
_P3_SB_D6
_TL1
_TCON_SB_TF0
_P3_SB_D7
_S0RELL
_TL2
_TCON_SB_TF1
_IRCON_SB_RFIRQ
_PSW_SB_OV
_W2SADR
_ARCON
_PWMCON
_TCON_SB_IT0
_IEN1_SB_SPI_2WIRE
_TCON_SB_IT1
_IRCON_SB_RFRDY
_IEN1_SB_WUOPIRQ
_INTEXP
_RFCON
_CCEN
_ADCCON1
_W2CON0
_IRCON_SB_TICK
_PSW
_ADCCON2
_W2CON1
_IRCON
_ADCCON3
_FSR_SB_RDYN
_TCON_SB_TR0
_PSW_SB_P
_WUOPC0
_CCPDATO
_TCON_SB_TR1
_ADCON_SB_BD
_FSR_SB_ENDBG
_P0DIR
_CCH1
_WUOPC1
_FSR_SB_RDISMB
.__.ABS.
_P0
_P1DIR
_S0BUF
_P0CON
_CCH2
_CRCH
_gpio_pin_val_complement
</MODULE>

<MODULE>
gpio_pin_val_read 44482
_P1
_P2DIR
_P1CON
_CCH3
_ADCDAT
_P3DIR
_P2CON
_P2
_PWRDWN
_RTC2CPT00
_W2DAT
_B
_SP
_P3CON
_S0CON
_RTC2CPT01
_RTC2CPT10
_P3
_CCL1
_IEN0_SB_T0
_IRCON_SB_EXF2
_CCL2
_CRCL
_T0
_IEN0_SB_T1
_IEN1_SB_RFIRQ
_RFCON_SB_RFCKEN
_CCL3
_T1
_IEN0_SB_T2
_T2CON
_T2
_S0REL
_IRCON_SB_MISCIRQ
_ACC
_IEN1_SB_RFRDY
_FSR_SB_WEN
_SPIMCON0
_SPIMCON1
_RTC2CMP0
_FPCR
_S0CON_SB_REN0
_IEN1_SB_TICK
_WUCON
_IEN0
_RTC2CMP1
_T2CON_SB_I2FR
_DPH1
_IEN1
_T2CON_SB_I3FR
_SPIRCON0
_FSR_SB_INFEN
_CLKCTRL
_SPISCON0
_COMPCON
_SPIRCON1
_T2CON_SB_T2CM
_PCON
_SPISCON1
_IEN0_SB_GLOBAL
_DPL1
_PSW_SB_AC
_SPIMDAT
_S0CON_SB_RB80
_TCON
_TMOD
__XPAGE
_S0CON_SB_TB80
_SPIMSTAT
_FSR_SB_STP
_SPIRDAT
_CC1
_SPISDAT
_CC2
_CRC
_S0CON_SB_SM20
_IEN1_SB_MISCIRQ
_T2CON_SB_T2I0
_CCPDATIA
_CC3
_IEN1_SB_T2EXTRLD
_T2CON_SB_T2I1
_CCPDATIB
_SPIRSTAT
_IRCON_SB_TF2
_RTC2CON
_SPISSTAT
_FCR
_IEN0_SB_UART
_DPH
_IEN0_SB_IFP
_MEMCON
_DPL
_RNGDAT
_CLKLFCTRL
_MD0
_S0CON_SB_RI0
_T2CON_SB_T2R0
_SPISRDSZ
_MD1
_IRCON_SB_SPI_2WIRE
_T2CON_SB_T2R1
_T2CON_SB_T2PS
_PSW_SB_RS0
_MD2
_S0CON_SB_TI0
_PSW_SB_F0
_PSW_SB_RS1
_WDSV
_RSTREAS
_MD3
_PSW_SB_F1
_ADCON
_POFCON
_MD4
_TCON_SB_IE0
_IRCON_SB_WUOPIRQ
_MD5
_TCON_SB_IE1
_S0CON_SB_SM0
_DPS
_P0_SB_D0
_S0CON_SB_SM1
_RFCON_SB_RFCSN
_P0_SB_D1
_P1_SB_D0
_IP0
_ADCDATH
_P0_SB_D2
_P1_SB_D1
_P2_SB_D0
_PSW_SB_CY
_IP1
_MPAGE
_RNGCTL
_P0_SB_D3
_P1_SB_D2
_P2_SB_D1
_P3_SB_D0
_PWMDC0
_FSR
_P0_SB_D4
_P1_SB_D3
_P2_SB_D2
_P3_SB_D1
_RFCON_SB_RFCE
_TH0
_PWMDC1
_OPMCON
_P0_SB_D5
_P1_SB_D4
_P2_SB_D3
_P3_SB_D2
_TH1
_ADCDATL
_P0_SB_D6
_P1_SB_D5
_P2_SB_D4
_P3_SB_D3
_S0RELH
_TH2
_P0_SB_D7
_P1_SB_D6
_P2_SB_D5
_P3_SB_D4
_P1_SB_D7
_P2_SB_D6
_P3_SB_D5
_TL0
_P2_SB_D7
_IEN0_SB_POFIRQ
_P3_SB_D6
_TL1
_TCON_SB_TF0
_P3_SB_D7
_S0RELL
_TL2
_TCON_SB_TF1
_IRCON_SB_RFIRQ
_PSW_SB_OV
_W2SADR
_ARCON
_PWMCON
_TCON_SB_IT0
_IEN1_SB_SPI_2WIRE
_TCON_SB_IT1
_IRCON_SB_RFRDY
_IEN1_SB_WUOPIRQ
_INTEXP
_RFCON
_CCEN
_ADCCON1
_W2CON0
_IRCON_SB_TICK
_PSW
_ADCCON2
_W2CON1
_IRCON
_ADCCON3
_FSR_SB_RDYN
_TCON_SB_TR0
_PSW_SB_P
_WUOPC0
_CCPDATO
_TCON_SB_TR1
_ADCON_SB_BD
_FSR_SB_ENDBG
_P0DIR
_CCH1
_WUOPC1
_FSR_SB_RDISMB
.__.ABS.
_P0
_P1DIR
_S0BUF
_P0CON
_CCH2
_CRCH
_gpio_pin_val_read
</MODULE>

<MODULE>
gpio_pin_val_set 51517
_P1
_P2DIR
_P1CON
_CCH3
_ADCDAT
_P3DIR
_P2CON
_P2
_PWRDWN
_RTC2CPT00
_W2DAT
_B
_SP
_P3CON
_S0CON
_RTC2CPT01
_RTC2CPT10
_P3
_CCL1
_IEN0_SB_T0
_IRCON_SB_EXF2
_CCL2
_CRCL
_T0
_IEN0_SB_T1
_IEN1_SB_RFIRQ
_RFCON_SB_RFCKEN
_CCL3
_T1
_IEN0_SB_T2
_T2CON
_T2
_S0REL
_IRCON_SB_MISCIRQ
_ACC
_IEN1_SB_RFRDY
_FSR_SB_WEN
_SPIMCON0
_SPIMCON1
_RTC2CMP0
_FPCR
_S0CON_SB_REN0
_IEN1_SB_TICK
_WUCON
_IEN0
_RTC2CMP1
_T2CON_SB_I2FR
_DPH1
_IEN1
_T2CON_SB_I3FR
_SPIRCON0
_FSR_SB_INFEN
_CLKCTRL
_SPISCON0
_COMPCON
_SPIRCON1
_T2CON_SB_T2CM
_PCON
_SPISCON1
_IEN0_SB_GLOBAL
_DPL1
_PSW_SB_AC
_SPIMDAT
_S0CON_SB_RB80
_TCON
_TMOD
__XPAGE
_S0CON_SB_TB80
_SPIMSTAT
_FSR_SB_STP
_SPIRDAT
_CC1
_SPISDAT
_CC2
_CRC
_S0CON_SB_SM20
_IEN1_SB_MISCIRQ
_T2CON_SB_T2I0
_CCPDATIA
_CC3
_IEN1_SB_T2EXTRLD
_T2CON_SB_T2I1
_CCPDATIB
_SPIRSTAT
_IRCON_SB_TF2
_RTC2CON
_SPISSTAT
_FCR
_IEN0_SB_UART
_DPH
_IEN0_SB_IFP
_MEMCON
_DPL
_RNGDAT
_CLKLFCTRL
_MD0
_S0CON_SB_RI0
_T2CON_SB_T2R0
_SPISRDSZ
_MD1
_IRCON_SB_SPI_2WIRE
_T2CON_SB_T2R1
_T2CON_SB_T2PS
_PSW_SB_RS0
_MD2
_S0CON_SB_TI0
_PSW_SB_F0
_PSW_SB_RS1
_WDSV
_RSTREAS
_MD3
_PSW_SB_F1
_ADCON
_POFCON
_MD4
_TCON_SB_IE0
_IRCON_SB_WUOPIRQ
_MD5
_TCON_SB_IE1
_S0CON_SB_SM0
_DPS
_P0_SB_D0
_S0CON_SB_SM1
_RFCON_SB_RFCSN
_P0_SB_D1
_P1_SB_D0
_IP0
_ADCDATH
_P0_SB_D2
_P1_SB_D1
_P2_SB_D0
_PSW_SB_CY
_IP1
_MPAGE
_RNGCTL
_P0_SB_D3
_P1_SB_D2
_P2_SB_D1
_P3_SB_D0
_PWMDC0
_FSR
_P0_SB_D4
_P1_SB_D3
_P2_SB_D2
_P3_SB_D1
_RFCON_SB_RFCE
_TH0
_PWMDC1
_OPMCON
_P0_SB_D5
_P1_SB_D4
_P2_SB_D3
_P3_SB_D2
_TH1
_ADCDATL
_P0_SB_D6
_P1_SB_D5
_P2_SB_D4
_P3_SB_D3
_S0RELH
_TH2
_P0_SB_D7
_P1_SB_D6
_P2_SB_D5
_P3_SB_D4
_P1_SB_D7
_P2_SB_D6
_P3_SB_D5
_TL0
_P2_SB_D7
_IEN0_SB_POFIRQ
_P3_SB_D6
_TL1
_TCON_SB_TF0
_P3_SB_D7
_S0RELL
_TL2
_TCON_SB_TF1
_IRCON_SB_RFIRQ
_PSW_SB_OV
_W2SADR
_ARCON
_PWMCON
_TCON_SB_IT0
_IEN1_SB_SPI_2WIRE
_TCON_SB_IT1
_IRCON_SB_RFRDY
_IEN1_SB_WUOPIRQ
_INTEXP
_RFCON
_CCEN
_ADCCON1
_W2CON0
_IRCON_SB_TICK
_PSW
_ADCCON2
_W2CON1
_IRCON
_ADCCON3
_FSR_SB_RDYN
_TCON_SB_TR0
_PSW_SB_P
_WUOPC0
_CCPDATO
_TCON_SB_TR1
_ADCON_SB_BD
_FSR_SB_ENDBG
_P0DIR
_CCH1
_WUOPC1
_FSR_SB_RDISMB
.__.ABS.
_P0
_P1DIR
_S0BUF
_P0CON
_CCH2
_CRCH
_gpio_pin_val_set
</MODULE>

<MODULE>
gpio_pin_val_write 58210
_P1
_P2DIR
_P1CON
_CCH3
_ADCDAT
_P3DIR
_P2CON
_P2
_PWRDWN
_RTC2CPT00
_W2DAT
_B
_SP
_P3CON
_S0CON
_RTC2CPT01
_RTC2CPT10
_P3
_CCL1
_IEN0_SB_T0
_IRCON_SB_EXF2
_CCL2
_CRCL
_T0
_IEN0_SB_T1
_IEN1_SB_RFIRQ
_RFCON_SB_RFCKEN
_CCL3
_T1
_IEN0_SB_T2
_T2CON
_T2
_S0REL
_IRCON_SB_MISCIRQ
_ACC
_IEN1_SB_RFRDY
_FSR_SB_WEN
_SPIMCON0
_SPIMCON1
_RTC2CMP0
_FPCR
_S0CON_SB_REN0
_IEN1_SB_TICK
_WUCON
_IEN0
_RTC2CMP1
_T2CON_SB_I2FR
_DPH1
_IEN1
_T2CON_SB_I3FR
_SPIRCON0
_FSR_SB_INFEN
_CLKCTRL
_SPISCON0
_COMPCON
_SPIRCON1
_T2CON_SB_T2CM
_PCON
_SPISCON1
_IEN0_SB_GLOBAL
_DPL1
_PSW_SB_AC
_SPIMDAT
_S0CON_SB_RB80
_TCON
_TMOD
__XPAGE
_S0CON_SB_TB80
_SPIMSTAT
_FSR_SB_STP
_SPIRDAT
_CC1
_SPISDAT
_CC2
_CRC
_S0CON_SB_SM20
_IEN1_SB_MISCIRQ
_T2CON_SB_T2I0
_CCPDATIA
_CC3
_IEN1_SB_T2EXTRLD
_T2CON_SB_T2I1
_CCPDATIB
_SPIRSTAT
_IRCON_SB_TF2
_RTC2CON
_SPISSTAT
_FCR
_IEN0_SB_UART
_DPH
_IEN0_SB_IFP
_MEMCON
_DPL
_RNGDAT
_CLKLFCTRL
_MD0
_S0CON_SB_RI0
_T2CON_SB_T2R0
_SPISRDSZ
_MD1
_IRCON_SB_SPI_2WIRE
_T2CON_SB_T2R1
_T2CON_SB_T2PS
_PSW_SB_RS0
_MD2
_S0CON_SB_TI0
_PSW_SB_F0
_PSW_SB_RS1
_WDSV
_RSTREAS
_MD3
_PSW_SB_F1
_ADCON
_POFCON
_MD4
_TCON_SB_IE0
_IRCON_SB_WUOPIRQ
_MD5
_TCON_SB_IE1
_S0CON_SB_SM0
_DPS
_P0_SB_D0
_S0CON_SB_SM1
_RFCON_SB_RFCSN
_P0_SB_D1
_P1_SB_D0
_IP0
_ADCDATH
_P0_SB_D2
_P1_SB_D1
_P2_SB_D0
_PSW_SB_CY
_IP1
_MPAGE
_RNGCTL
_P0_SB_D3
_P1_SB_D2
_P2_SB_D1
_P3_SB_D0
_PWMDC0
_FSR
_P0_SB_D4
_P1_SB_D3
_P2_SB_D2
_P3_SB_D1
_RFCON_SB_RFCE
_TH0
_PWMDC1
_OPMCON
_P0_SB_D5
_P1_SB_D4
_P2_SB_D3
_P3_SB_D2
_TH1
_ADCDATL
_P0_SB_D6
_P1_SB_D5
_P2_SB_D4
_P3_SB_D3
_S0RELH
_TH2
_P0_SB_D7
_P1_SB_D6
_P2_SB_D5
_P3_SB_D4
_P1_SB_D7
_P2_SB_D6
_P3_SB_D5
_TL0
_P2_SB_D7
_IEN0_SB_POFIRQ
_P3_SB_D6
_TL1
_TCON_SB_TF0
_P3_SB_D7
_S0RELL
_TL2
_TCON_SB_TF1
_IRCON_SB_RFIRQ
_PSW_SB_OV
_W2SADR
_ARCON
_PWMCON
_TCON_SB_IT0
_IEN1_SB_SPI_2WIRE
_TCON_SB_IT1
_IRCON_SB_RFRDY
_IEN1_SB_WUOPIRQ
_INTEXP
_RFCON
_CCEN
_ADCCON1
_W2CON0
_IRCON_SB_TICK
_PSW
_ADCCON2
_W2CON1
_IRCON
_ADCCON3
_FSR_SB_RDYN
_TCON_SB_TR0
_PSW_SB_P
_WUOPC0
_CCPDATO
_TCON_SB_TR1
_ADCON_SB_BD
_FSR_SB_ENDBG
_P0DIR
_CCH1
_WUOPC1
_FSR_SB_RDISMB
.__.ABS.
_P0
_P1DIR
_S0BUF
_P0CON
_CCH2
_CRCH
_gpio_pin_val_write_PARM_2
_gpio_pin_val_write
</MODULE>

</INDEX>

<FILES>

<FILE>
gpio_pin_complement
<REL>
XH
H 1B areas DB global symbols
M gpio_pin_complement
O -mmcs51 --model-large
S _P1 Def0090
S _P2DIR Def0095
S _P1CON Def009F
S _CCH3 Def00C7
S _ADCDAT DefD4D5
S _P3DIR Def0096
S _P2CON Def0097
S _P2 Def00A0
S _PWRDWN Def00A4
S _RTC2CPT00 Def00B6
S _W2DAT Def00DA
S _B Def00F0
S _SP Def0081
S _P3CON Def008F
S _S0CON Def0098
S _RTC2CPT01 Def00AB
S _RTC2CPT10 Def00AC
S _P3 Def00B0
S _CCL1 Def00C2
S _IEN0_SB_T0 Def00A9
S _IRCON_SB_EXF2 Def00C7
S _CCL2 Def00C4
S _CRCL Def00CA
S _T0 Def8C8A
S _IEN0_SB_T1 Def00AB
S _IEN1_SB_RFIRQ Def00B9
S _RFCON_SB_RFCKEN Def00EA
S _CCL3 Def00C6
S _T1 Def8D8B
S _IEN0_SB_T2 Def00AD
S _T2CON Def00C8
S _T2 DefCDCC
S _S0REL DefBAAA
S _IRCON_SB_MISCIRQ Def00C4
S _ACC Def00E0
S _IEN1_SB_RFRDY Def00B8
S _FSR_SB_WEN Def00FD
S _SPIMCON0 Def00FC
S _SPIMCON1 Def00FD
S _RTC2CMP0 Def00B4
S _FPCR Def00F9
S _S0CON_SB_REN0 Def009C
S _IEN1_SB_TICK Def00BD
S _WUCON Def00A5
S _IEN0 Def00A8
S _RTC2CMP1 Def00B5
S _T2CON_SB_I2FR Def00CD
S _DPH1 Def0085
S _IEN1 Def00B8
S _T2CON_SB_I3FR Def00CE
S _SPIRCON0 Def00E4
S _FSR_SB_INFEN Def00FB
S _CLKCTRL Def00A3
S _SPISCON0 Def00BC
S _COMPCON Def00DB
S _SPIRCON1 Def00E5
S _T2CON_SB_T2CM Def00CA
S _PCON Def0087
S _SPISCON1 Def00BD
S _IEN0_SB_GLOBAL Def00AF
S _DPL1 Def0084
S _PSW_SB_AC Def00D6
S _SPIMDAT Def00FF
S _S0CON_SB_RB80 Def009A
S _TCON Def0088
S _TMOD Def0089
S __XPAGE Def00C9
S _S0CON_SB_TB80 Def009B
S _SPIMSTAT Def00FE
S _FSR_SB_STP Def00FE
S _SPIRDAT Def00E7
S _CC1 DefC3C2
S _SPISDAT Def00BF
S _CC2 DefC5C4
S _CRC DefCBCA
S _S0CON_SB_SM20 Def009D
S _IEN1_SB_MISCIRQ Def00BC
S _T2CON_SB_T2I0 Def00C8
S _CCPDATIA Def00DD
S _CC3 DefC7C6
S _IEN1_SB_T2EXTRLD Def00BF
S _T2CON_SB_T2I1 Def00C9
S _CCPDATIB Def00DE
S _SPIRSTAT Def00E6
S _IRCON_SB_TF2 Def00C6
S _RTC2CON Def00B3
S _SPISSTAT Def00BE
S _FCR Def00FA
S _IEN0_SB_UART Def00AC
S _DPH Def0083
S _IEN0_SB_IFP Def00A8
S _MEMCON Def00A7
S _DPL Def0082
S _RNGDAT Def00D7
S _CLKLFCTRL Def00AD
S _MD0 Def00E9
S _S0CON_SB_RI0 Def0098
S _T2CON_SB_T2R0 Def00CB
S _SPISRDSZ Def00B7
S _MD1 Def00EA
S _IRCON_SB_SPI_2WIRE Def00C2
S _T2CON_SB_T2R1 Def00CC
S _T2CON_SB_T2PS Def00CF
S _PSW_SB_RS0 Def00D3
S _MD2 Def00EB
S _S0CON_SB_TI0 Def0099
S _PSW_SB_F0 Def00D5
S _PSW_SB_RS1 Def00D4
S _WDSV Def00AF
S _RSTREAS Def00B1
S _MD3 Def00EC
S _PSW_SB_F1 Def00D1
S _ADCON Def00D8
S _POFCON Def00DC
S _MD4 Def00ED
S _TCON_SB_IE0 Def0089
S _IRCON_SB_WUOPIRQ Def00C3
S _MD5 Def00EE
S _TCON_SB_IE1 Def008B
S _S0CON_SB_SM0 Def009F
S _DPS Def0092
S _P0_SB_D0 Def0080
S _S0CON_SB_SM1 Def009E
S _RFCON_SB_RFCSN Def00E9
S _P0_SB_D1 Def0081
S _P1_SB_D0 Def0090
S _IP0 Def00A9
S _ADCDATH Def00D4
S _P0_SB_D2 Def0082
S _P1_SB_D1 Def0091
S _P2_SB_D0 Def00A0
S _PSW_SB_CY Def00D7
S _IP1 Def00B9
S _MPAGE Def00C9
S _RNGCTL Def00D6
S _P0_SB_D3 Def0083
S _P1_SB_D2 Def0092
S _P2_SB_D1 Def00A1
S _P3_SB_D0 Def00B0
S _PWMDC0 Def00A1
S _FSR Def00F8
S _P0_SB_D4 Def0084
S _P1_SB_D3 Def0093
S _P2_SB_D2 Def00A2
S _P3_SB_D1 Def00B1
S _RFCON_SB_RFCE Def00E8
S _TH0 Def008C
S _PWMDC1 Def00A2
S _OPMCON Def00AE
S _P0_SB_D5 Def0085
S _P1_SB_D4 Def0094
S _P2_SB_D3 Def00A3
S _P3_SB_D2 Def00B2
S _TH1 Def008D
S _ADCDATL Def00D5
S _P0_SB_D6 Def0086
S _P1_SB_D5 Def0095
S _P2_SB_D4 Def00A4
S _P3_SB_D3 Def00B3
S _S0RELH Def00BA
S _TH2 Def00CD
S _P0_SB_D7 Def0087
S _P1_SB_D6 Def0096
S _P2_SB_D5 Def00A5
S _P3_SB_D4 Def00B4
S _P1_SB_D7 Def0097
S _P2_SB_D6 Def00A6
S _P3_SB_D5 Def00B5
S _TL0 Def008A
S _P2_SB_D7 Def00A7
S _IEN0_SB_POFIRQ Def00AA
S _P3_SB_D6 Def00B6
S _TL1 Def008B
S _TCON_SB_TF0 Def008D
S _P3_SB_D7 Def00B7
S _S0RELL Def00AA
S _TL2 Def00CC
S _TCON_SB_TF1 Def008F
S _IRCON_SB_RFIRQ Def00C1
S _PSW_SB_OV Def00D2
S _W2SADR Def00D9
S _ARCON Def00EF
S _PWMCON Def00B2
S _TCON_SB_IT0 Def0088
S _IEN1_SB_SPI_2WIRE Def00BA
S _TCON_SB_IT1 Def008A
S _IRCON_SB_RFRDY Def00C0
S _IEN1_SB_WUOPIRQ Def00BB
S _INTEXP Def00A6
S _RFCON Def00E8
S _CCEN Def00C1
S _ADCCON1 Def00D3
S _W2CON0 Def00E2
S _IRCON_SB_TICK Def00C5
S _PSW Def00D0
S _ADCCON2 Def00D2
S _W2CON1 Def00E1
S _IRCON Def00C0
S _ADCCON3 Def00D1
S _FSR_SB_RDYN Def00FC
S _TCON_SB_TR0 Def008C
S _PSW_SB_P Def00D0
S _WUOPC0 Def00CF
S _CCPDATO Def00DF
S _TCON_SB_TR1 Def008E
S _ADCON_SB_BD Def00DF
S _FSR_SB_ENDBG Def00FF
S _P0DIR Def0093
S _CCH1 Def00C3
S _WUOPC1 Def00CE
S _FSR_SB_RDISMB Def00FA
S .__.ABS. Def0000
S _P0 Def0080
S _P1DIR Def0094
S _S0BUF Def0099
S _P0CON Def009E
S _CCH2 Def00C5
S _CRCH Def00CB
A _CODE size 0 flags 0 addr 0
A RSEG size 0 flags 8 addr 0
A RSEG0 size 0 flags 8 addr 0
A RSEG1 size 0 flags 8 addr 0
A REG_BANK_0 size 8 flags 4 addr 0
A DSEG size 0 flags 0 addr 0
A OSEG size 0 flags 4 addr 0
A ISEG size 0 flags 0 addr 0
A IABS size 0 flags 8 addr 0
A BSEG size 0 flags 80 addr 0
A PSEG size 0 flags 50 addr 0
A XSEG size 1 flags 40 addr 0
A XABS size 0 flags 48 addr 0
A XISEG size 0 flags 40 addr 0
A HOME size 0 flags 20 addr 0
A GSINIT0 size 0 flags 20 addr 0
A GSINIT1 size 0 flags 20 addr 0
A GSINIT2 size 0 flags 20 addr 0
A GSINIT3 size 0 flags 20 addr 0
A GSINIT4 size 0 flags 20 addr 0
A GSINIT5 size 0 flags 20 addr 0
A GSINIT size 0 flags 20 addr 0
A GSFINAL size 0 flags 20 addr 0
A CSEG size 67 flags 20 addr 0
S _gpio_pin_complement Def0000
A CONST size 0 flags 20 addr 0
A XINIT size 0 flags 20 addr 0
A CABS size 0 flags 28 addr 0
T 00 00
R 00 00 00 02
T 00 00
R 00 00 00 03
T 00 00
R 00 00 00 04
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 17
T 00 00 E5 82 90 00 00 F0 FF 24 F8 40 13 74 07 5F
R 00 00 00 17 00 05 00 0B
T 00 0E F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 16
R 00 00 00 17
T 00 16 25 E0
R 00 00 00 17
T 00 18
R 00 00 00 17
T 00 18 D5 F0 FB 62 80 22
R 00 00 00 17
T 00 1E
R 00 00 00 17
T 00 1E EF 24 F0 40 13 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 2C 80 02
R 00 00 00 17
T 00 2E
R 00 00 00 17
T 00 2E 25 E0
R 00 00 00 17
T 00 30
R 00 00 00 17
T 00 30 D5 F0 FB 62 90 22
R 00 00 00 17
T 00 36
R 00 00 00 17
T 00 36 EF 24 E8 40 13 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 44 80 02
R 00 00 00 17
T 00 46
R 00 00 00 17
T 00 46 25 E0
R 00 00 00 17
T 00 48
R 00 00 00 17
T 00 48 D5 F0 FB 62 A0 22
R 00 00 00 17
T 00 4E
R 00 00 00 17
T 00 4E EF 24 E1 40 13 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 5C 80 02
R 00 00 00 17
T 00 5E
R 00 00 00 17
T 00 5E 25 E0
R 00 00 00 17
T 00 60
R 00 00 00 17
T 00 60 D5 F0 FB FF 62 B0
R 00 00 00 17
T 00 66
R 00 00 00 17
T 00 66 22
R 00 00 00 17
</REL>
<ADB>
</ADB>
</FILE>

<FILE>
gpio_pin_configure
<REL>
XH
H 1B areas DC global symbols
M gpio_pin_configure
O -mmcs51 --model-large
S _P1 Def0090
S _P2DIR Def0095
S _P1CON Def009F
S _CCH3 Def00C7
S _ADCDAT DefD4D5
S _P3DIR Def0096
S _P2CON Def0097
S _P2 Def00A0
S _PWRDWN Def00A4
S _RTC2CPT00 Def00B6
S _W2DAT Def00DA
S _B Def00F0
S _SP Def0081
S _P3CON Def008F
S _S0CON Def0098
S _RTC2CPT01 Def00AB
S _RTC2CPT10 Def00AC
S _P3 Def00B0
S _CCL1 Def00C2
S _IEN0_SB_T0 Def00A9
S _IRCON_SB_EXF2 Def00C7
S _CCL2 Def00C4
S _CRCL Def00CA
S _T0 Def8C8A
S _IEN0_SB_T1 Def00AB
S _IEN1_SB_RFIRQ Def00B9
S _RFCON_SB_RFCKEN Def00EA
S _CCL3 Def00C6
S _T1 Def8D8B
S _IEN0_SB_T2 Def00AD
S _T2CON Def00C8
S _T2 DefCDCC
S _S0REL DefBAAA
S _IRCON_SB_MISCIRQ Def00C4
S _ACC Def00E0
S _IEN1_SB_RFRDY Def00B8
S _FSR_SB_WEN Def00FD
S _SPIMCON0 Def00FC
S _SPIMCON1 Def00FD
S _RTC2CMP0 Def00B4
S _FPCR Def00F9
S _S0CON_SB_REN0 Def009C
S _IEN1_SB_TICK Def00BD
S _WUCON Def00A5
S _IEN0 Def00A8
S _RTC2CMP1 Def00B5
S _T2CON_SB_I2FR Def00CD
S _DPH1 Def0085
S _IEN1 Def00B8
S _T2CON_SB_I3FR Def00CE
S _SPIRCON0 Def00E4
S _FSR_SB_INFEN Def00FB
S _CLKCTRL Def00A3
S _SPISCON0 Def00BC
S _COMPCON Def00DB
S _SPIRCON1 Def00E5
S _T2CON_SB_T2CM Def00CA
S _PCON Def0087
S _SPISCON1 Def00BD
S _IEN0_SB_GLOBAL Def00AF
S _DPL1 Def0084
S _PSW_SB_AC Def00D6
S _SPIMDAT Def00FF
S _S0CON_SB_RB80 Def009A
S _TCON Def0088
S _TMOD Def0089
S __XPAGE Def00C9
S _S0CON_SB_TB80 Def009B
S _SPIMSTAT Def00FE
S _FSR_SB_STP Def00FE
S _SPIRDAT Def00E7
S _CC1 DefC3C2
S _SPISDAT Def00BF
S _CC2 DefC5C4
S _CRC DefCBCA
S _S0CON_SB_SM20 Def009D
S _IEN1_SB_MISCIRQ Def00BC
S _T2CON_SB_T2I0 Def00C8
S _CCPDATIA Def00DD
S _CC3 DefC7C6
S _IEN1_SB_T2EXTRLD Def00BF
S _T2CON_SB_T2I1 Def00C9
S _CCPDATIB Def00DE
S _SPIRSTAT Def00E6
S _IRCON_SB_TF2 Def00C6
S _RTC2CON Def00B3
S _SPISSTAT Def00BE
S _FCR Def00FA
S _IEN0_SB_UART Def00AC
S _DPH Def0083
S _IEN0_SB_IFP Def00A8
S _MEMCON Def00A7
S _DPL Def0082
S _RNGDAT Def00D7
S _CLKLFCTRL Def00AD
S _MD0 Def00E9
S _S0CON_SB_RI0 Def0098
S _T2CON_SB_T2R0 Def00CB
S _SPISRDSZ Def00B7
S _MD1 Def00EA
S _IRCON_SB_SPI_2WIRE Def00C2
S _T2CON_SB_T2R1 Def00CC
S _T2CON_SB_T2PS Def00CF
S _PSW_SB_RS0 Def00D3
S _MD2 Def00EB
S _S0CON_SB_TI0 Def0099
S _PSW_SB_F0 Def00D5
S _PSW_SB_RS1 Def00D4
S _WDSV Def00AF
S _RSTREAS Def00B1
S _MD3 Def00EC
S _PSW_SB_F1 Def00D1
S _ADCON Def00D8
S _POFCON Def00DC
S _MD4 Def00ED
S _TCON_SB_IE0 Def0089
S _IRCON_SB_WUOPIRQ Def00C3
S _MD5 Def00EE
S _TCON_SB_IE1 Def008B
S _S0CON_SB_SM0 Def009F
S _DPS Def0092
S _P0_SB_D0 Def0080
S _S0CON_SB_SM1 Def009E
S _RFCON_SB_RFCSN Def00E9
S _P0_SB_D1 Def0081
S _P1_SB_D0 Def0090
S _IP0 Def00A9
S _ADCDATH Def00D4
S _P0_SB_D2 Def0082
S _P1_SB_D1 Def0091
S _P2_SB_D0 Def00A0
S _PSW_SB_CY Def00D7
S _IP1 Def00B9
S _MPAGE Def00C9
S _RNGCTL Def00D6
S _P0_SB_D3 Def0083
S _P1_SB_D2 Def0092
S _P2_SB_D1 Def00A1
S _P3_SB_D0 Def00B0
S _PWMDC0 Def00A1
S _FSR Def00F8
S _P0_SB_D4 Def0084
S _P1_SB_D3 Def0093
S _P2_SB_D2 Def00A2
S _P3_SB_D1 Def00B1
S _RFCON_SB_RFCE Def00E8
S _TH0 Def008C
S _PWMDC1 Def00A2
S _OPMCON Def00AE
S _P0_SB_D5 Def0085
S _P1_SB_D4 Def0094
S _P2_SB_D3 Def00A3
S _P3_SB_D2 Def00B2
S _TH1 Def008D
S _ADCDATL Def00D5
S _P0_SB_D6 Def0086
S _P1_SB_D5 Def0095
S _P2_SB_D4 Def00A4
S _P3_SB_D3 Def00B3
S _S0RELH Def00BA
S _TH2 Def00CD
S _P0_SB_D7 Def0087
S _P1_SB_D6 Def0096
S _P2_SB_D5 Def00A5
S _P3_SB_D4 Def00B4
S _P1_SB_D7 Def0097
S _P2_SB_D6 Def00A6
S _P3_SB_D5 Def00B5
S _TL0 Def008A
S _P2_SB_D7 Def00A7
S _IEN0_SB_POFIRQ Def00AA
S _P3_SB_D6 Def00B6
S _TL1 Def008B
S _TCON_SB_TF0 Def008D
S _P3_SB_D7 Def00B7
S _S0RELL Def00AA
S _TL2 Def00CC
S _TCON_SB_TF1 Def008F
S _IRCON_SB_RFIRQ Def00C1
S _PSW_SB_OV Def00D2
S _W2SADR Def00D9
S _ARCON Def00EF
S _PWMCON Def00B2
S _TCON_SB_IT0 Def0088
S _IEN1_SB_SPI_2WIRE Def00BA
S _TCON_SB_IT1 Def008A
S _IRCON_SB_RFRDY Def00C0
S _IEN1_SB_WUOPIRQ Def00BB
S _INTEXP Def00A6
S _RFCON Def00E8
S _CCEN Def00C1
S _ADCCON1 Def00D3
S _W2CON0 Def00E2
S _IRCON_SB_TICK Def00C5
S _PSW Def00D0
S _ADCCON2 Def00D2
S _W2CON1 Def00E1
S _IRCON Def00C0
S _ADCCON3 Def00D1
S _FSR_SB_RDYN Def00FC
S _TCON_SB_TR0 Def008C
S _PSW_SB_P Def00D0
S _WUOPC0 Def00CF
S _CCPDATO Def00DF
S _TCON_SB_TR1 Def008E
S _ADCON_SB_BD Def00DF
S _FSR_SB_ENDBG Def00FF
S _P0DIR Def0093
S _CCH1 Def00C3
S _WUOPC1 Def00CE
S _FSR_SB_RDISMB Def00FA
S .__.ABS. Def0000
S _P0 Def0080
S _P1DIR Def0094
S _S0BUF Def0099
S _P0CON Def009E
S _CCH2 Def00C5
S _CRCH Def00CB
A _CODE size 0 flags 0 addr 0
A RSEG size 0 flags 8 addr 0
A RSEG0 size 0 flags 8 addr 0
A RSEG1 size 0 flags 8 addr 0
A REG_BANK_0 size 8 flags 4 addr 0
A DSEG size 0 flags 0 addr 0
A OSEG size 0 flags 4 addr 0
A ISEG size 0 flags 0 addr 0
A IABS size 0 flags 8 addr 0
A BSEG size 0 flags 80 addr 0
A PSEG size 0 flags 50 addr 0
A XSEG size 2 flags 40 addr 0
S _gpio_pin_configure_PARM_2 Def0000
A XABS size 0 flags 48 addr 0
A XISEG size 0 flags 40 addr 0
A HOME size 0 flags 20 addr 0
A GSINIT0 size 0 flags 20 addr 0
A GSINIT1 size 0 flags 20 addr 0
A GSINIT2 size 0 flags 20 addr 0
A GSINIT3 size 0 flags 20 addr 0
A GSINIT4 size 0 flags 20 addr 0
A GSINIT5 size 0 flags 20 addr 0
A GSINIT size 0 flags 20 addr 0
A GSFINAL size 0 flags 20 addr 0
A CSEG size 1F3 flags 20 addr 0
S _gpio_pin_configure Def0000
A CONST size 0 flags 20 addr 0
A XINIT size 0 flags 20 addr 0
A CABS size 0 flags 28 addr 0
T 00 00
R 00 00 00 02
T 00 00
R 00 00 00 03
T 00 00
R 00 00 00 04
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 0B
T 00 01
R 00 00 00 0B
T 00 01
R 00 00 00 0B
T 00 00
R 00 00 00 17
T 00 00 E5 82 90 00 01 F0 FF 24 F8 50 03 02 00 82
R 00 00 00 17 00 05 00 0B 00 0E 00 17
T 00 0E
R 00 00 00 17
T 00 0E 90 00 00 E0 FE 30 E0 4C EE 30 E1 15 74 07
R 00 00 00 17 00 03 00 0B
T 00 1C 5F F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 25
R 00 00 00 17
T 00 25 25 E0
R 00 00 00 17
T 00 27
R 00 00 00 17
T 00 27 D5 F0 FB FD 42 80 80 14
R 00 00 00 17
T 00 2F
R 00 00 00 17
T 00 2F 74 07 5F F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 3A
R 00 00 00 17
T 00 3A 25 E0
R 00 00 00 17
T 00 3C
R 00 00 00 17
T 00 3C D5 F0 FB F4 FD 52 80
R 00 00 00 17
T 00 43
R 00 00 00 17
T 00 43 74 07 5F FD 74 07 5D FC 74 E0 5E 4C F5 9E
R 00 00 00 17
T 00 51 8D F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 59
R 00 00 00 17
T 00 59 25 E0
R 00 00 00 17
T 00 5B
R 00 00 00 17
T 00 5B D5 F0 FB F4 52 93 22
R 00 00 00 17
T 00 62
R 00 00 00 17
T 00 62 74 07 5F FD 74 07 5D 44 10 FC 74 E0 5E 4C
R 00 00 00 17
T 00 70 F5 9E 8D F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 7A
R 00 00 00 17
T 00 7A 25 E0
R 00 00 00 17
T 00 7C
R 00 00 00 17
T 00 7C D5 F0 FB 42 93 22
R 00 00 00 17
T 00 82
R 00 00 00 17
T 00 82 EF 24 F0 50 03 02 00 FE
R 00 00 00 17 00 08 00 17
T 00 8A
R 00 00 00 17
T 00 8A 90 00 00 E0 FE 30 E0 4C EE 30 E1 15 74 07
R 00 00 00 17 00 03 00 0B
T 00 98 5F F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 A1
R 00 00 00 17
T 00 A1 25 E0
R 00 00 00 17
T 00 A3
R 00 00 00 17
T 00 A3 D5 F0 FB FD 42 90 80 14
R 00 00 00 17
T 00 AB
R 00 00 00 17
T 00 AB 74 07 5F F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 B6
R 00 00 00 17
T 00 B6 25 E0
R 00 00 00 17
T 00 B8
R 00 00 00 17
T 00 B8 D5 F0 FB F4 FD 52 90
R 00 00 00 17
T 00 BF
R 00 00 00 17
T 00 BF 74 07 5F FD 74 07 5D FC 74 E0 5E 4C F5 9F
R 00 00 00 17
T 00 CD 8D F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 D5
R 00 00 00 17
T 00 D5 25 E0
R 00 00 00 17
T 00 D7
R 00 00 00 17
T 00 D7 D5 F0 FB F4 52 94 22
R 00 00 00 17
T 00 DE
R 00 00 00 17
T 00 DE 74 07 5F FD 74 07 5D 44 10 FC 74 E0 5E 4C
R 00 00 00 17
T 00 EC F5 9F 8D F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 F6
R 00 00 00 17
T 00 F6 25 E0
R 00 00 00 17
T 00 F8
R 00 00 00 17
T 00 F8 D5 F0 FB 42 94 22
R 00 00 00 17
T 00 FE
R 00 00 00 17
T 00 FE EF 24 E8 50 03 02 01 7A
R 00 00 00 17 00 08 00 17
T 01 06
R 00 00 00 17
T 01 06 90 00 00 E0 FE 30 E0 4C EE 30 E1 15 74 07
R 00 00 00 17 00 03 00 0B
T 01 14 5F F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 01 1D
R 00 00 00 17
T 01 1D 25 E0
R 00 00 00 17
T 01 1F
R 00 00 00 17
T 01 1F D5 F0 FB FD 42 A0 80 14
R 00 00 00 17
T 01 27
R 00 00 00 17
T 01 27 74 07 5F F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 01 32
R 00 00 00 17
T 01 32 25 E0
R 00 00 00 17
T 01 34
R 00 00 00 17
T 01 34 D5 F0 FB F4 FD 52 A0
R 00 00 00 17
T 01 3B
R 00 00 00 17
T 01 3B 74 07 5F FD 74 07 5D FC 74 E0 5E 4C F5 97
R 00 00 00 17
T 01 49 8D F0 05 F0 74 01 80 02
R 00 00 00 17
T 01 51
R 00 00 00 17
T 01 51 25 E0
R 00 00 00 17
T 01 53
R 00 00 00 17
T 01 53 D5 F0 FB F4 52 95 22
R 00 00 00 17
T 01 5A
R 00 00 00 17
T 01 5A 74 07 5F FD 74 07 5D 44 10 FC 74 E0 5E 4C
R 00 00 00 17
T 01 68 F5 97 8D F0 05 F0 74 01 80 02
R 00 00 00 17
T 01 72
R 00 00 00 17
T 01 72 25 E0
R 00 00 00 17
T 01 74
R 00 00 00 17
T 01 74 D5 F0 FB 42 95 22
R 00 00 00 17
T 01 7A
R 00 00 00 17
T 01 7A EF 24 E1 40 73 90 00 00 E0 FE 30 E0 4C EE
R 00 00 00 17 00 08 00 0B
T 01 88 30 E1 15 74 07 5F F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 01 96
R 00 00 00 17
T 01 96 25 E0
R 00 00 00 17
T 01 98
R 00 00 00 17
T 01 98 D5 F0 FB FD 42 B0 80 14
R 00 00 00 17
T 01 A0
R 00 00 00 17
T 01 A0 74 07 5F F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 01 AB
R 00 00 00 17
T 01 AB 25 E0
R 00 00 00 17
T 01 AD
R 00 00 00 17
T 01 AD D5 F0 FB F4 FD 52 B0
R 00 00 00 17
T 01 B4
R 00 00 00 17
T 01 B4 74 07 5F FD 74 07 5D FC 74 E0 5E 4C F5 8F
R 00 00 00 17
T 01 C2 8D F0 05 F0 74 01 80 02
R 00 00 00 17
T 01 CA
R 00 00 00 17
T 01 CA 25 E0
R 00 00 00 17
T 01 CC
R 00 00 00 17
T 01 CC D5 F0 FB F4 52 96 22
R 00 00 00 17
T 01 D3
R 00 00 00 17
T 01 D3 53 07 07 74 07 5F 44 10 FD 74 E0 5E 4D F5
R 00 00 00 17
T 01 E1 8F 8F F0 05 F0 74 01 80 02
R 00 00 00 17
T 01 EA
R 00 00 00 17
T 01 EA 25 E0
R 00 00 00 17
T 01 EC
R 00 00 00 17
T 01 EC D5 F0 FB FF 42 96
R 00 00 00 17
T 01 F2
R 00 00 00 17
T 01 F2 22
R 00 00 00 17
</REL>
<ADB>
</ADB>
</FILE>

<FILE>
gpio_pin_dir_input
<REL>
XH
H 1B areas DC global symbols
M gpio_pin_dir_input
O -mmcs51 --model-large
S _P1 Def0090
S _P2DIR Def0095
S _P1CON Def009F
S _CCH3 Def00C7
S _ADCDAT DefD4D5
S _P3DIR Def0096
S _P2CON Def0097
S _P2 Def00A0
S _PWRDWN Def00A4
S _RTC2CPT00 Def00B6
S _W2DAT Def00DA
S _B Def00F0
S _SP Def0081
S _P3CON Def008F
S _S0CON Def0098
S _RTC2CPT01 Def00AB
S _RTC2CPT10 Def00AC
S _P3 Def00B0
S _CCL1 Def00C2
S _IEN0_SB_T0 Def00A9
S _IRCON_SB_EXF2 Def00C7
S _CCL2 Def00C4
S _CRCL Def00CA
S _T0 Def8C8A
S _IEN0_SB_T1 Def00AB
S _IEN1_SB_RFIRQ Def00B9
S _RFCON_SB_RFCKEN Def00EA
S _CCL3 Def00C6
S _T1 Def8D8B
S _IEN0_SB_T2 Def00AD
S _T2CON Def00C8
S _T2 DefCDCC
S _S0REL DefBAAA
S _IRCON_SB_MISCIRQ Def00C4
S _ACC Def00E0
S _IEN1_SB_RFRDY Def00B8
S _FSR_SB_WEN Def00FD
S _SPIMCON0 Def00FC
S _SPIMCON1 Def00FD
S _RTC2CMP0 Def00B4
S _FPCR Def00F9
S _S0CON_SB_REN0 Def009C
S _IEN1_SB_TICK Def00BD
S _WUCON Def00A5
S _IEN0 Def00A8
S _RTC2CMP1 Def00B5
S _T2CON_SB_I2FR Def00CD
S _DPH1 Def0085
S _IEN1 Def00B8
S _T2CON_SB_I3FR Def00CE
S _SPIRCON0 Def00E4
S _FSR_SB_INFEN Def00FB
S _CLKCTRL Def00A3
S _SPISCON0 Def00BC
S _COMPCON Def00DB
S _SPIRCON1 Def00E5
S _T2CON_SB_T2CM Def00CA
S _PCON Def0087
S _SPISCON1 Def00BD
S _IEN0_SB_GLOBAL Def00AF
S _DPL1 Def0084
S _PSW_SB_AC Def00D6
S _SPIMDAT Def00FF
S _S0CON_SB_RB80 Def009A
S _TCON Def0088
S _TMOD Def0089
S __XPAGE Def00C9
S _S0CON_SB_TB80 Def009B
S _SPIMSTAT Def00FE
S _FSR_SB_STP Def00FE
S _SPIRDAT Def00E7
S _CC1 DefC3C2
S _SPISDAT Def00BF
S _CC2 DefC5C4
S _CRC DefCBCA
S _S0CON_SB_SM20 Def009D
S _IEN1_SB_MISCIRQ Def00BC
S _T2CON_SB_T2I0 Def00C8
S _CCPDATIA Def00DD
S _CC3 DefC7C6
S _IEN1_SB_T2EXTRLD Def00BF
S _T2CON_SB_T2I1 Def00C9
S _CCPDATIB Def00DE
S _SPIRSTAT Def00E6
S _IRCON_SB_TF2 Def00C6
S _RTC2CON Def00B3
S _SPISSTAT Def00BE
S _FCR Def00FA
S _IEN0_SB_UART Def00AC
S _DPH Def0083
S _IEN0_SB_IFP Def00A8
S _MEMCON Def00A7
S _DPL Def0082
S _RNGDAT Def00D7
S _CLKLFCTRL Def00AD
S _MD0 Def00E9
S _S0CON_SB_RI0 Def0098
S _T2CON_SB_T2R0 Def00CB
S _SPISRDSZ Def00B7
S _MD1 Def00EA
S _IRCON_SB_SPI_2WIRE Def00C2
S _T2CON_SB_T2R1 Def00CC
S _T2CON_SB_T2PS Def00CF
S _PSW_SB_RS0 Def00D3
S _MD2 Def00EB
S _S0CON_SB_TI0 Def0099
S _PSW_SB_F0 Def00D5
S _PSW_SB_RS1 Def00D4
S _WDSV Def00AF
S _RSTREAS Def00B1
S _MD3 Def00EC
S _PSW_SB_F1 Def00D1
S _ADCON Def00D8
S _POFCON Def00DC
S _MD4 Def00ED
S _TCON_SB_IE0 Def0089
S _IRCON_SB_WUOPIRQ Def00C3
S _MD5 Def00EE
S _TCON_SB_IE1 Def008B
S _S0CON_SB_SM0 Def009F
S _DPS Def0092
S _P0_SB_D0 Def0080
S _S0CON_SB_SM1 Def009E
S _RFCON_SB_RFCSN Def00E9
S _P0_SB_D1 Def0081
S _P1_SB_D0 Def0090
S _IP0 Def00A9
S _ADCDATH Def00D4
S _P0_SB_D2 Def0082
S _P1_SB_D1 Def0091
S _P2_SB_D0 Def00A0
S _PSW_SB_CY Def00D7
S _IP1 Def00B9
S _MPAGE Def00C9
S _RNGCTL Def00D6
S _P0_SB_D3 Def0083
S _P1_SB_D2 Def0092
S _P2_SB_D1 Def00A1
S _P3_SB_D0 Def00B0
S _PWMDC0 Def00A1
S _FSR Def00F8
S _P0_SB_D4 Def0084
S _P1_SB_D3 Def0093
S _P2_SB_D2 Def00A2
S _P3_SB_D1 Def00B1
S _RFCON_SB_RFCE Def00E8
S _TH0 Def008C
S _PWMDC1 Def00A2
S _OPMCON Def00AE
S _P0_SB_D5 Def0085
S _P1_SB_D4 Def0094
S _P2_SB_D3 Def00A3
S _P3_SB_D2 Def00B2
S _TH1 Def008D
S _ADCDATL Def00D5
S _P0_SB_D6 Def0086
S _P1_SB_D5 Def0095
S _P2_SB_D4 Def00A4
S _P3_SB_D3 Def00B3
S _S0RELH Def00BA
S _TH2 Def00CD
S _P0_SB_D7 Def0087
S _P1_SB_D6 Def0096
S _P2_SB_D5 Def00A5
S _P3_SB_D4 Def00B4
S _P1_SB_D7 Def0097
S _P2_SB_D6 Def00A6
S _P3_SB_D5 Def00B5
S _TL0 Def008A
S _P2_SB_D7 Def00A7
S _IEN0_SB_POFIRQ Def00AA
S _P3_SB_D6 Def00B6
S _TL1 Def008B
S _TCON_SB_TF0 Def008D
S _P3_SB_D7 Def00B7
S _S0RELL Def00AA
S _TL2 Def00CC
S _TCON_SB_TF1 Def008F
S _IRCON_SB_RFIRQ Def00C1
S _PSW_SB_OV Def00D2
S _W2SADR Def00D9
S _ARCON Def00EF
S _PWMCON Def00B2
S _TCON_SB_IT0 Def0088
S _IEN1_SB_SPI_2WIRE Def00BA
S _TCON_SB_IT1 Def008A
S _IRCON_SB_RFRDY Def00C0
S _IEN1_SB_WUOPIRQ Def00BB
S _INTEXP Def00A6
S _RFCON Def00E8
S _CCEN Def00C1
S _ADCCON1 Def00D3
S _W2CON0 Def00E2
S _IRCON_SB_TICK Def00C5
S _PSW Def00D0
S _ADCCON2 Def00D2
S _W2CON1 Def00E1
S _IRCON Def00C0
S _ADCCON3 Def00D1
S _FSR_SB_RDYN Def00FC
S _TCON_SB_TR0 Def008C
S _PSW_SB_P Def00D0
S _WUOPC0 Def00CF
S _CCPDATO Def00DF
S _TCON_SB_TR1 Def008E
S _ADCON_SB_BD Def00DF
S _FSR_SB_ENDBG Def00FF
S _P0DIR Def0093
S _CCH1 Def00C3
S _WUOPC1 Def00CE
S _FSR_SB_RDISMB Def00FA
S .__.ABS. Def0000
S _P0 Def0080
S _P1DIR Def0094
S _S0BUF Def0099
S _P0CON Def009E
S _CCH2 Def00C5
S _CRCH Def00CB
A _CODE size 0 flags 0 addr 0
A RSEG size 0 flags 8 addr 0
A RSEG0 size 0 flags 8 addr 0
A RSEG1 size 0 flags 8 addr 0
A REG_BANK_0 size 8 flags 4 addr 0
A DSEG size 0 flags 0 addr 0
A OSEG size 0 flags 4 addr 0
A ISEG size 0 flags 0 addr 0
A IABS size 0 flags 8 addr 0
A BSEG size 0 flags 80 addr 0
A PSEG size 0 flags 50 addr 0
A XSEG size 2 flags 40 addr 0
S _gpio_pin_dir_input_PARM_2 Def0000
A XABS size 0 flags 48 addr 0
A XISEG size 0 flags 40 addr 0
A HOME size 0 flags 20 addr 0
A GSINIT0 size 0 flags 20 addr 0
A GSINIT1 size 0 flags 20 addr 0
A GSINIT2 size 0 flags 20 addr 0
A GSINIT3 size 0 flags 20 addr 0
A GSINIT4 size 0 flags 20 addr 0
A GSINIT5 size 0 flags 20 addr 0
A GSINIT size 0 flags 20 addr 0
A GSFINAL size 0 flags 20 addr 0
A CSEG size A1 flags 20 addr 0
S _gpio_pin_dir_input Def0000
A CONST size 0 flags 20 addr 0
A XINIT size 0 flags 20 addr 0
A CABS size 0 flags 28 addr 0
T 00 00
R 00 00 00 02
T 00 00
R 00 00 00 03
T 00 00
R 00 00 00 04
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 0B
T 00 01
R 00 00 00 0B
T 00 01
R 00 00 00 0B
T 00 00
R 00 00 00 17
T 00 00 E5 82 90 00 01 F0 FF 24 F8 40 22 74 07 5F
R 00 00 00 17 00 05 00 0B
T 00 0E FE 8E F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 17
R 00 00 00 17
T 00 17 25 E0
R 00 00 00 17
T 00 19
R 00 00 00 17
T 00 19 D5 F0 FB 42 93 53 06 07 90 00 00 E0 FD 74
R 00 00 00 17 00 0B 00 0B
T 00 27 E0 5D 4E F5 9E 22
R 00 00 00 17
T 00 2D
R 00 00 00 17
T 00 2D EF 24 F0 40 22 74 07 5F FE 8E F0 05 F0 74
R 00 00 00 17
T 00 3B 01 80 02
R 00 00 00 17
T 00 3E
R 00 00 00 17
T 00 3E 25 E0
R 00 00 00 17
T 00 40
R 00 00 00 17
T 00 40 D5 F0 FB 42 94 53 06 07 90 00 00 E0 FD 74
R 00 00 00 17 00 0B 00 0B
T 00 4E E0 5D 4E F5 9F 22
R 00 00 00 17
T 00 54
R 00 00 00 17
T 00 54 EF 24 E8 40 22 74 07 5F FE 8E F0 05 F0 74
R 00 00 00 17
T 00 62 01 80 02
R 00 00 00 17
T 00 65
R 00 00 00 17
T 00 65 25 E0
R 00 00 00 17
T 00 67
R 00 00 00 17
T 00 67 D5 F0 FB 42 95 53 06 07 90 00 00 E0 FD 74
R 00 00 00 17 00 0B 00 0B
T 00 75 E0 5D 4E F5 97 22
R 00 00 00 17
T 00 7B
R 00 00 00 17
T 00 7B EF 24 E1 40 20 53 07 07 8F F0 05 F0 74 01
R 00 00 00 17
T 00 89 80 02
R 00 00 00 17
T 00 8B
R 00 00 00 17
T 00 8B 25 E0
R 00 00 00 17
T 00 8D
R 00 00 00 17
T 00 8D D5 F0 FB 42 95 53 07 07 90 00 00 E0 FE 74
R 00 00 00 17 00 0B 00 0B
T 00 9B E0 5E 4F F5 8F
R 00 00 00 17
T 00 A0
R 00 00 00 17
T 00 A0 22
R 00 00 00 17
</REL>
<ADB>
</ADB>
</FILE>

<FILE>
gpio_pin_dir_output
<REL>
XH
H 1B areas DC global symbols
M gpio_pin_dir_output
O -mmcs51 --model-large
S _P1 Def0090
S _P2DIR Def0095
S _P1CON Def009F
S _CCH3 Def00C7
S _ADCDAT DefD4D5
S _P3DIR Def0096
S _P2CON Def0097
S _P2 Def00A0
S _PWRDWN Def00A4
S _RTC2CPT00 Def00B6
S _W2DAT Def00DA
S _B Def00F0
S _SP Def0081
S _P3CON Def008F
S _S0CON Def0098
S _RTC2CPT01 Def00AB
S _RTC2CPT10 Def00AC
S _P3 Def00B0
S _CCL1 Def00C2
S _IEN0_SB_T0 Def00A9
S _IRCON_SB_EXF2 Def00C7
S _CCL2 Def00C4
S _CRCL Def00CA
S _T0 Def8C8A
S _IEN0_SB_T1 Def00AB
S _IEN1_SB_RFIRQ Def00B9
S _RFCON_SB_RFCKEN Def00EA
S _CCL3 Def00C6
S _T1 Def8D8B
S _IEN0_SB_T2 Def00AD
S _T2CON Def00C8
S _T2 DefCDCC
S _S0REL DefBAAA
S _IRCON_SB_MISCIRQ Def00C4
S _ACC Def00E0
S _IEN1_SB_RFRDY Def00B8
S _FSR_SB_WEN Def00FD
S _SPIMCON0 Def00FC
S _SPIMCON1 Def00FD
S _RTC2CMP0 Def00B4
S _FPCR Def00F9
S _S0CON_SB_REN0 Def009C
S _IEN1_SB_TICK Def00BD
S _WUCON Def00A5
S _IEN0 Def00A8
S _RTC2CMP1 Def00B5
S _T2CON_SB_I2FR Def00CD
S _DPH1 Def0085
S _IEN1 Def00B8
S _T2CON_SB_I3FR Def00CE
S _SPIRCON0 Def00E4
S _FSR_SB_INFEN Def00FB
S _CLKCTRL Def00A3
S _SPISCON0 Def00BC
S _COMPCON Def00DB
S _SPIRCON1 Def00E5
S _T2CON_SB_T2CM Def00CA
S _PCON Def0087
S _SPISCON1 Def00BD
S _IEN0_SB_GLOBAL Def00AF
S _DPL1 Def0084
S _PSW_SB_AC Def00D6
S _SPIMDAT Def00FF
S _S0CON_SB_RB80 Def009A
S _TCON Def0088
S _TMOD Def0089
S __XPAGE Def00C9
S _S0CON_SB_TB80 Def009B
S _SPIMSTAT Def00FE
S _FSR_SB_STP Def00FE
S _SPIRDAT Def00E7
S _CC1 DefC3C2
S _SPISDAT Def00BF
S _CC2 DefC5C4
S _CRC DefCBCA
S _S0CON_SB_SM20 Def009D
S _IEN1_SB_MISCIRQ Def00BC
S _T2CON_SB_T2I0 Def00C8
S _CCPDATIA Def00DD
S _CC3 DefC7C6
S _IEN1_SB_T2EXTRLD Def00BF
S _T2CON_SB_T2I1 Def00C9
S _CCPDATIB Def00DE
S _SPIRSTAT Def00E6
S _IRCON_SB_TF2 Def00C6
S _RTC2CON Def00B3
S _SPISSTAT Def00BE
S _FCR Def00FA
S _IEN0_SB_UART Def00AC
S _DPH Def0083
S _IEN0_SB_IFP Def00A8
S _MEMCON Def00A7
S _DPL Def0082
S _RNGDAT Def00D7
S _CLKLFCTRL Def00AD
S _MD0 Def00E9
S _S0CON_SB_RI0 Def0098
S _T2CON_SB_T2R0 Def00CB
S _SPISRDSZ Def00B7
S _MD1 Def00EA
S _IRCON_SB_SPI_2WIRE Def00C2
S _T2CON_SB_T2R1 Def00CC
S _T2CON_SB_T2PS Def00CF
S _PSW_SB_RS0 Def00D3
S _MD2 Def00EB
S _S0CON_SB_TI0 Def0099
S _PSW_SB_F0 Def00D5
S _PSW_SB_RS1 Def00D4
S _WDSV Def00AF
S _RSTREAS Def00B1
S _MD3 Def00EC
S _PSW_SB_F1 Def00D1
S _ADCON Def00D8
S _POFCON Def00DC
S _MD4 Def00ED
S _TCON_SB_IE0 Def0089
S _IRCON_SB_WUOPIRQ Def00C3
S _MD5 Def00EE
S _TCON_SB_IE1 Def008B
S _S0CON_SB_SM0 Def009F
S _DPS Def0092
S _P0_SB_D0 Def0080
S _S0CON_SB_SM1 Def009E
S _RFCON_SB_RFCSN Def00E9
S _P0_SB_D1 Def0081
S _P1_SB_D0 Def0090
S _IP0 Def00A9
S _ADCDATH Def00D4
S _P0_SB_D2 Def0082
S _P1_SB_D1 Def0091
S _P2_SB_D0 Def00A0
S _PSW_SB_CY Def00D7
S _IP1 Def00B9
S _MPAGE Def00C9
S _RNGCTL Def00D6
S _P0_SB_D3 Def0083
S _P1_SB_D2 Def0092
S _P2_SB_D1 Def00A1
S _P3_SB_D0 Def00B0
S _PWMDC0 Def00A1
S _FSR Def00F8
S _P0_SB_D4 Def0084
S _P1_SB_D3 Def0093
S _P2_SB_D2 Def00A2
S _P3_SB_D1 Def00B1
S _RFCON_SB_RFCE Def00E8
S _TH0 Def008C
S _PWMDC1 Def00A2
S _OPMCON Def00AE
S _P0_SB_D5 Def0085
S _P1_SB_D4 Def0094
S _P2_SB_D3 Def00A3
S _P3_SB_D2 Def00B2
S _TH1 Def008D
S _ADCDATL Def00D5
S _P0_SB_D6 Def0086
S _P1_SB_D5 Def0095
S _P2_SB_D4 Def00A4
S _P3_SB_D3 Def00B3
S _S0RELH Def00BA
S _TH2 Def00CD
S _P0_SB_D7 Def0087
S _P1_SB_D6 Def0096
S _P2_SB_D5 Def00A5
S _P3_SB_D4 Def00B4
S _P1_SB_D7 Def0097
S _P2_SB_D6 Def00A6
S _P3_SB_D5 Def00B5
S _TL0 Def008A
S _P2_SB_D7 Def00A7
S _IEN0_SB_POFIRQ Def00AA
S _P3_SB_D6 Def00B6
S _TL1 Def008B
S _TCON_SB_TF0 Def008D
S _P3_SB_D7 Def00B7
S _S0RELL Def00AA
S _TL2 Def00CC
S _TCON_SB_TF1 Def008F
S _IRCON_SB_RFIRQ Def00C1
S _PSW_SB_OV Def00D2
S _W2SADR Def00D9
S _ARCON Def00EF
S _PWMCON Def00B2
S _TCON_SB_IT0 Def0088
S _IEN1_SB_SPI_2WIRE Def00BA
S _TCON_SB_IT1 Def008A
S _IRCON_SB_RFRDY Def00C0
S _IEN1_SB_WUOPIRQ Def00BB
S _INTEXP Def00A6
S _RFCON Def00E8
S _CCEN Def00C1
S _ADCCON1 Def00D3
S _W2CON0 Def00E2
S _IRCON_SB_TICK Def00C5
S _PSW Def00D0
S _ADCCON2 Def00D2
S _W2CON1 Def00E1
S _IRCON Def00C0
S _ADCCON3 Def00D1
S _FSR_SB_RDYN Def00FC
S _TCON_SB_TR0 Def008C
S _PSW_SB_P Def00D0
S _WUOPC0 Def00CF
S _CCPDATO Def00DF
S _TCON_SB_TR1 Def008E
S _ADCON_SB_BD Def00DF
S _FSR_SB_ENDBG Def00FF
S _P0DIR Def0093
S _CCH1 Def00C3
S _WUOPC1 Def00CE
S _FSR_SB_RDISMB Def00FA
S .__.ABS. Def0000
S _P0 Def0080
S _P1DIR Def0094
S _S0BUF Def0099
S _P0CON Def009E
S _CCH2 Def00C5
S _CRCH Def00CB
A _CODE size 0 flags 0 addr 0
A RSEG size 0 flags 8 addr 0
A RSEG0 size 0 flags 8 addr 0
A RSEG1 size 0 flags 8 addr 0
A REG_BANK_0 size 8 flags 4 addr 0
A DSEG size 0 flags 0 addr 0
A OSEG size 0 flags 4 addr 0
A ISEG size 0 flags 0 addr 0
A IABS size 0 flags 8 addr 0
A BSEG size 0 flags 80 addr 0
A PSEG size 0 flags 50 addr 0
A XSEG size 2 flags 40 addr 0
S _gpio_pin_dir_output_PARM_2 Def0000
A XABS size 0 flags 48 addr 0
A XISEG size 0 flags 40 addr 0
A HOME size 0 flags 20 addr 0
A GSINIT0 size 0 flags 20 addr 0
A GSINIT1 size 0 flags 20 addr 0
A GSINIT2 size 0 flags 20 addr 0
A GSINIT3 size 0 flags 20 addr 0
A GSINIT4 size 0 flags 20 addr 0
A GSINIT5 size 0 flags 20 addr 0
A GSINIT size 0 flags 20 addr 0
A GSFINAL size 0 flags 20 addr 0
A CSEG size A5 flags 20 addr 0
S _gpio_pin_dir_output Def0000
A CONST size 0 flags 20 addr 0
A XINIT size 0 flags 20 addr 0
A CABS size 0 flags 28 addr 0
T 00 00
R 00 00 00 02
T 00 00
R 00 00 00 03
T 00 00
R 00 00 00 04
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 0B
T 00 01
R 00 00 00 0B
T 00 01
R 00 00 00 0B
T 00 00
R 00 00 00 17
T 00 00 E5 82 90 00 01 F0 FF 24 F8 40 23 74 07 5F
R 00 00 00 17 00 05 00 0B
T 00 0E FE 8E F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 17
R 00 00 00 17
T 00 17 25 E0
R 00 00 00 17
T 00 19
R 00 00 00 17
T 00 19 D5 F0 FB F4 52 93 53 06 07 90 00 00 E0 FD
R 00 00 00 17 00 0C 00 0B
T 00 27 74 E0 5D 4E F5 9E 22
R 00 00 00 17
T 00 2E
R 00 00 00 17
T 00 2E EF 24 F0 40 23 74 07 5F FE 8E F0 05 F0 74
R 00 00 00 17
T 00 3C 01 80 02
R 00 00 00 17
T 00 3F
R 00 00 00 17
T 00 3F 25 E0
R 00 00 00 17
T 00 41
R 00 00 00 17
T 00 41 D5 F0 FB F4 52 94 53 06 07 90 00 00 E0 FD
R 00 00 00 17 00 0C 00 0B
T 00 4F 74 E0 5D 4E F5 9F 22
R 00 00 00 17
T 00 56
R 00 00 00 17
T 00 56 EF 24 E8 40 23 74 07 5F FE 8E F0 05 F0 74
R 00 00 00 17
T 00 64 01 80 02
R 00 00 00 17
T 00 67
R 00 00 00 17
T 00 67 25 E0
R 00 00 00 17
T 00 69
R 00 00 00 17
T 00 69 D5 F0 FB F4 52 95 53 06 07 90 00 00 E0 FD
R 00 00 00 17 00 0C 00 0B
T 00 77 74 E0 5D 4E F5 97 22
R 00 00 00 17
T 00 7E
R 00 00 00 17
T 00 7E EF 24 E1 40 21 53 07 07 8F F0 05 F0 74 01
R 00 00 00 17
T 00 8C 80 02
R 00 00 00 17
T 00 8E
R 00 00 00 17
T 00 8E 25 E0
R 00 00 00 17
T 00 90
R 00 00 00 17
T 00 90 D5 F0 FB F4 52 96 53 07 07 90 00 00 E0 FE
R 00 00 00 17 00 0C 00 0B
T 00 9E 74 E0 5E 4F F5 8F
R 00 00 00 17
T 00 A4
R 00 00 00 17
T 00 A4 22
R 00 00 00 17
</REL>
<ADB>
</ADB>
</FILE>

<FILE>
gpio_pin_val_clear
<REL>
XH
H 1B areas DB global symbols
M gpio_pin_val_clear
O -mmcs51 --model-large
S _P1 Def0090
S _P2DIR Def0095
S _P1CON Def009F
S _CCH3 Def00C7
S _ADCDAT DefD4D5
S _P3DIR Def0096
S _P2CON Def0097
S _P2 Def00A0
S _PWRDWN Def00A4
S _RTC2CPT00 Def00B6
S _W2DAT Def00DA
S _B Def00F0
S _SP Def0081
S _P3CON Def008F
S _S0CON Def0098
S _RTC2CPT01 Def00AB
S _RTC2CPT10 Def00AC
S _P3 Def00B0
S _CCL1 Def00C2
S _IEN0_SB_T0 Def00A9
S _IRCON_SB_EXF2 Def00C7
S _CCL2 Def00C4
S _CRCL Def00CA
S _T0 Def8C8A
S _IEN0_SB_T1 Def00AB
S _IEN1_SB_RFIRQ Def00B9
S _RFCON_SB_RFCKEN Def00EA
S _CCL3 Def00C6
S _T1 Def8D8B
S _IEN0_SB_T2 Def00AD
S _T2CON Def00C8
S _T2 DefCDCC
S _S0REL DefBAAA
S _IRCON_SB_MISCIRQ Def00C4
S _ACC Def00E0
S _IEN1_SB_RFRDY Def00B8
S _FSR_SB_WEN Def00FD
S _SPIMCON0 Def00FC
S _SPIMCON1 Def00FD
S _RTC2CMP0 Def00B4
S _FPCR Def00F9
S _S0CON_SB_REN0 Def009C
S _IEN1_SB_TICK Def00BD
S _WUCON Def00A5
S _IEN0 Def00A8
S _RTC2CMP1 Def00B5
S _T2CON_SB_I2FR Def00CD
S _DPH1 Def0085
S _IEN1 Def00B8
S _T2CON_SB_I3FR Def00CE
S _SPIRCON0 Def00E4
S _FSR_SB_INFEN Def00FB
S _CLKCTRL Def00A3
S _SPISCON0 Def00BC
S _COMPCON Def00DB
S _SPIRCON1 Def00E5
S _T2CON_SB_T2CM Def00CA
S _PCON Def0087
S _SPISCON1 Def00BD
S _IEN0_SB_GLOBAL Def00AF
S _DPL1 Def0084
S _PSW_SB_AC Def00D6
S _SPIMDAT Def00FF
S _S0CON_SB_RB80 Def009A
S _TCON Def0088
S _TMOD Def0089
S __XPAGE Def00C9
S _S0CON_SB_TB80 Def009B
S _SPIMSTAT Def00FE
S _FSR_SB_STP Def00FE
S _SPIRDAT Def00E7
S _CC1 DefC3C2
S _SPISDAT Def00BF
S _CC2 DefC5C4
S _CRC DefCBCA
S _S0CON_SB_SM20 Def009D
S _IEN1_SB_MISCIRQ Def00BC
S _T2CON_SB_T2I0 Def00C8
S _CCPDATIA Def00DD
S _CC3 DefC7C6
S _IEN1_SB_T2EXTRLD Def00BF
S _T2CON_SB_T2I1 Def00C9
S _CCPDATIB Def00DE
S _SPIRSTAT Def00E6
S _IRCON_SB_TF2 Def00C6
S _RTC2CON Def00B3
S _SPISSTAT Def00BE
S _FCR Def00FA
S _IEN0_SB_UART Def00AC
S _DPH Def0083
S _IEN0_SB_IFP Def00A8
S _MEMCON Def00A7
S _DPL Def0082
S _RNGDAT Def00D7
S _CLKLFCTRL Def00AD
S _MD0 Def00E9
S _S0CON_SB_RI0 Def0098
S _T2CON_SB_T2R0 Def00CB
S _SPISRDSZ Def00B7
S _MD1 Def00EA
S _IRCON_SB_SPI_2WIRE Def00C2
S _T2CON_SB_T2R1 Def00CC
S _T2CON_SB_T2PS Def00CF
S _PSW_SB_RS0 Def00D3
S _MD2 Def00EB
S _S0CON_SB_TI0 Def0099
S _PSW_SB_F0 Def00D5
S _PSW_SB_RS1 Def00D4
S _WDSV Def00AF
S _RSTREAS Def00B1
S _MD3 Def00EC
S _PSW_SB_F1 Def00D1
S _ADCON Def00D8
S _POFCON Def00DC
S _MD4 Def00ED
S _TCON_SB_IE0 Def0089
S _IRCON_SB_WUOPIRQ Def00C3
S _MD5 Def00EE
S _TCON_SB_IE1 Def008B
S _S0CON_SB_SM0 Def009F
S _DPS Def0092
S _P0_SB_D0 Def0080
S _S0CON_SB_SM1 Def009E
S _RFCON_SB_RFCSN Def00E9
S _P0_SB_D1 Def0081
S _P1_SB_D0 Def0090
S _IP0 Def00A9
S _ADCDATH Def00D4
S _P0_SB_D2 Def0082
S _P1_SB_D1 Def0091
S _P2_SB_D0 Def00A0
S _PSW_SB_CY Def00D7
S _IP1 Def00B9
S _MPAGE Def00C9
S _RNGCTL Def00D6
S _P0_SB_D3 Def0083
S _P1_SB_D2 Def0092
S _P2_SB_D1 Def00A1
S _P3_SB_D0 Def00B0
S _PWMDC0 Def00A1
S _FSR Def00F8
S _P0_SB_D4 Def0084
S _P1_SB_D3 Def0093
S _P2_SB_D2 Def00A2
S _P3_SB_D1 Def00B1
S _RFCON_SB_RFCE Def00E8
S _TH0 Def008C
S _PWMDC1 Def00A2
S _OPMCON Def00AE
S _P0_SB_D5 Def0085
S _P1_SB_D4 Def0094
S _P2_SB_D3 Def00A3
S _P3_SB_D2 Def00B2
S _TH1 Def008D
S _ADCDATL Def00D5
S _P0_SB_D6 Def0086
S _P1_SB_D5 Def0095
S _P2_SB_D4 Def00A4
S _P3_SB_D3 Def00B3
S _S0RELH Def00BA
S _TH2 Def00CD
S _P0_SB_D7 Def0087
S _P1_SB_D6 Def0096
S _P2_SB_D5 Def00A5
S _P3_SB_D4 Def00B4
S _P1_SB_D7 Def0097
S _P2_SB_D6 Def00A6
S _P3_SB_D5 Def00B5
S _TL0 Def008A
S _P2_SB_D7 Def00A7
S _IEN0_SB_POFIRQ Def00AA
S _P3_SB_D6 Def00B6
S _TL1 Def008B
S _TCON_SB_TF0 Def008D
S _P3_SB_D7 Def00B7
S _S0RELL Def00AA
S _TL2 Def00CC
S _TCON_SB_TF1 Def008F
S _IRCON_SB_RFIRQ Def00C1
S _PSW_SB_OV Def00D2
S _W2SADR Def00D9
S _ARCON Def00EF
S _PWMCON Def00B2
S _TCON_SB_IT0 Def0088
S _IEN1_SB_SPI_2WIRE Def00BA
S _TCON_SB_IT1 Def008A
S _IRCON_SB_RFRDY Def00C0
S _IEN1_SB_WUOPIRQ Def00BB
S _INTEXP Def00A6
S _RFCON Def00E8
S _CCEN Def00C1
S _ADCCON1 Def00D3
S _W2CON0 Def00E2
S _IRCON_SB_TICK Def00C5
S _PSW Def00D0
S _ADCCON2 Def00D2
S _W2CON1 Def00E1
S _IRCON Def00C0
S _ADCCON3 Def00D1
S _FSR_SB_RDYN Def00FC
S _TCON_SB_TR0 Def008C
S _PSW_SB_P Def00D0
S _WUOPC0 Def00CF
S _CCPDATO Def00DF
S _TCON_SB_TR1 Def008E
S _ADCON_SB_BD Def00DF
S _FSR_SB_ENDBG Def00FF
S _P0DIR Def0093
S _CCH1 Def00C3
S _WUOPC1 Def00CE
S _FSR_SB_RDISMB Def00FA
S .__.ABS. Def0000
S _P0 Def0080
S _P1DIR Def0094
S _S0BUF Def0099
S _P0CON Def009E
S _CCH2 Def00C5
S _CRCH Def00CB
A _CODE size 0 flags 0 addr 0
A RSEG size 0 flags 8 addr 0
A RSEG0 size 0 flags 8 addr 0
A RSEG1 size 0 flags 8 addr 0
A REG_BANK_0 size 8 flags 4 addr 0
A DSEG size 0 flags 0 addr 0
A OSEG size 0 flags 4 addr 0
A ISEG size 0 flags 0 addr 0
A IABS size 0 flags 8 addr 0
A BSEG size 0 flags 80 addr 0
A PSEG size 0 flags 50 addr 0
A XSEG size 1 flags 40 addr 0
A XABS size 0 flags 48 addr 0
A XISEG size 0 flags 40 addr 0
A HOME size 0 flags 20 addr 0
A GSINIT0 size 0 flags 20 addr 0
A GSINIT1 size 0 flags 20 addr 0
A GSINIT2 size 0 flags 20 addr 0
A GSINIT3 size 0 flags 20 addr 0
A GSINIT4 size 0 flags 20 addr 0
A GSINIT5 size 0 flags 20 addr 0
A GSINIT size 0 flags 20 addr 0
A GSFINAL size 0 flags 20 addr 0
A CSEG size 6B flags 20 addr 0
S _gpio_pin_val_clear Def0000
A CONST size 0 flags 20 addr 0
A XINIT size 0 flags 20 addr 0
A CABS size 0 flags 28 addr 0
T 00 00
R 00 00 00 02
T 00 00
R 00 00 00 03
T 00 00
R 00 00 00 04
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 17
T 00 00 E5 82 90 00 00 F0 FF 24 F8 40 14 74 07 5F
R 00 00 00 17 00 05 00 0B
T 00 0E F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 16
R 00 00 00 17
T 00 16 25 E0
R 00 00 00 17
T 00 18
R 00 00 00 17
T 00 18 D5 F0 FB F4 52 80 22
R 00 00 00 17
T 00 1F
R 00 00 00 17
T 00 1F EF 24 F0 40 14 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 2D 80 02
R 00 00 00 17
T 00 2F
R 00 00 00 17
T 00 2F 25 E0
R 00 00 00 17
T 00 31
R 00 00 00 17
T 00 31 D5 F0 FB F4 52 90 22
R 00 00 00 17
T 00 38
R 00 00 00 17
T 00 38 EF 24 E8 40 14 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 46 80 02
R 00 00 00 17
T 00 48
R 00 00 00 17
T 00 48 25 E0
R 00 00 00 17
T 00 4A
R 00 00 00 17
T 00 4A D5 F0 FB F4 52 A0 22
R 00 00 00 17
T 00 51
R 00 00 00 17
T 00 51 EF 24 E1 40 14 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 5F 80 02
R 00 00 00 17
T 00 61
R 00 00 00 17
T 00 61 25 E0
R 00 00 00 17
T 00 63
R 00 00 00 17
T 00 63 D5 F0 FB F4 FF 52 B0
R 00 00 00 17
T 00 6A
R 00 00 00 17
T 00 6A 22
R 00 00 00 17
</REL>
<ADB>
</ADB>
</FILE>

<FILE>
gpio_pin_val_complement
<REL>
XH
H 1B areas DB global symbols
M gpio_pin_val_complement
O -mmcs51 --model-large
S _P1 Def0090
S _P2DIR Def0095
S _P1CON Def009F
S _CCH3 Def00C7
S _ADCDAT DefD4D5
S _P3DIR Def0096
S _P2CON Def0097
S _P2 Def00A0
S _PWRDWN Def00A4
S _RTC2CPT00 Def00B6
S _W2DAT Def00DA
S _B Def00F0
S _SP Def0081
S _P3CON Def008F
S _S0CON Def0098
S _RTC2CPT01 Def00AB
S _RTC2CPT10 Def00AC
S _P3 Def00B0
S _CCL1 Def00C2
S _IEN0_SB_T0 Def00A9
S _IRCON_SB_EXF2 Def00C7
S _CCL2 Def00C4
S _CRCL Def00CA
S _T0 Def8C8A
S _IEN0_SB_T1 Def00AB
S _IEN1_SB_RFIRQ Def00B9
S _RFCON_SB_RFCKEN Def00EA
S _CCL3 Def00C6
S _T1 Def8D8B
S _IEN0_SB_T2 Def00AD
S _T2CON Def00C8
S _T2 DefCDCC
S _S0REL DefBAAA
S _IRCON_SB_MISCIRQ Def00C4
S _ACC Def00E0
S _IEN1_SB_RFRDY Def00B8
S _FSR_SB_WEN Def00FD
S _SPIMCON0 Def00FC
S _SPIMCON1 Def00FD
S _RTC2CMP0 Def00B4
S _FPCR Def00F9
S _S0CON_SB_REN0 Def009C
S _IEN1_SB_TICK Def00BD
S _WUCON Def00A5
S _IEN0 Def00A8
S _RTC2CMP1 Def00B5
S _T2CON_SB_I2FR Def00CD
S _DPH1 Def0085
S _IEN1 Def00B8
S _T2CON_SB_I3FR Def00CE
S _SPIRCON0 Def00E4
S _FSR_SB_INFEN Def00FB
S _CLKCTRL Def00A3
S _SPISCON0 Def00BC
S _COMPCON Def00DB
S _SPIRCON1 Def00E5
S _T2CON_SB_T2CM Def00CA
S _PCON Def0087
S _SPISCON1 Def00BD
S _IEN0_SB_GLOBAL Def00AF
S _DPL1 Def0084
S _PSW_SB_AC Def00D6
S _SPIMDAT Def00FF
S _S0CON_SB_RB80 Def009A
S _TCON Def0088
S _TMOD Def0089
S __XPAGE Def00C9
S _S0CON_SB_TB80 Def009B
S _SPIMSTAT Def00FE
S _FSR_SB_STP Def00FE
S _SPIRDAT Def00E7
S _CC1 DefC3C2
S _SPISDAT Def00BF
S _CC2 DefC5C4
S _CRC DefCBCA
S _S0CON_SB_SM20 Def009D
S _IEN1_SB_MISCIRQ Def00BC
S _T2CON_SB_T2I0 Def00C8
S _CCPDATIA Def00DD
S _CC3 DefC7C6
S _IEN1_SB_T2EXTRLD Def00BF
S _T2CON_SB_T2I1 Def00C9
S _CCPDATIB Def00DE
S _SPIRSTAT Def00E6
S _IRCON_SB_TF2 Def00C6
S _RTC2CON Def00B3
S _SPISSTAT Def00BE
S _FCR Def00FA
S _IEN0_SB_UART Def00AC
S _DPH Def0083
S _IEN0_SB_IFP Def00A8
S _MEMCON Def00A7
S _DPL Def0082
S _RNGDAT Def00D7
S _CLKLFCTRL Def00AD
S _MD0 Def00E9
S _S0CON_SB_RI0 Def0098
S _T2CON_SB_T2R0 Def00CB
S _SPISRDSZ Def00B7
S _MD1 Def00EA
S _IRCON_SB_SPI_2WIRE Def00C2
S _T2CON_SB_T2R1 Def00CC
S _T2CON_SB_T2PS Def00CF
S _PSW_SB_RS0 Def00D3
S _MD2 Def00EB
S _S0CON_SB_TI0 Def0099
S _PSW_SB_F0 Def00D5
S _PSW_SB_RS1 Def00D4
S _WDSV Def00AF
S _RSTREAS Def00B1
S _MD3 Def00EC
S _PSW_SB_F1 Def00D1
S _ADCON Def00D8
S _POFCON Def00DC
S _MD4 Def00ED
S _TCON_SB_IE0 Def0089
S _IRCON_SB_WUOPIRQ Def00C3
S _MD5 Def00EE
S _TCON_SB_IE1 Def008B
S _S0CON_SB_SM0 Def009F
S _DPS Def0092
S _P0_SB_D0 Def0080
S _S0CON_SB_SM1 Def009E
S _RFCON_SB_RFCSN Def00E9
S _P0_SB_D1 Def0081
S _P1_SB_D0 Def0090
S _IP0 Def00A9
S _ADCDATH Def00D4
S _P0_SB_D2 Def0082
S _P1_SB_D1 Def0091
S _P2_SB_D0 Def00A0
S _PSW_SB_CY Def00D7
S _IP1 Def00B9
S _MPAGE Def00C9
S _RNGCTL Def00D6
S _P0_SB_D3 Def0083
S _P1_SB_D2 Def0092
S _P2_SB_D1 Def00A1
S _P3_SB_D0 Def00B0
S _PWMDC0 Def00A1
S _FSR Def00F8
S _P0_SB_D4 Def0084
S _P1_SB_D3 Def0093
S _P2_SB_D2 Def00A2
S _P3_SB_D1 Def00B1
S _RFCON_SB_RFCE Def00E8
S _TH0 Def008C
S _PWMDC1 Def00A2
S _OPMCON Def00AE
S _P0_SB_D5 Def0085
S _P1_SB_D4 Def0094
S _P2_SB_D3 Def00A3
S _P3_SB_D2 Def00B2
S _TH1 Def008D
S _ADCDATL Def00D5
S _P0_SB_D6 Def0086
S _P1_SB_D5 Def0095
S _P2_SB_D4 Def00A4
S _P3_SB_D3 Def00B3
S _S0RELH Def00BA
S _TH2 Def00CD
S _P0_SB_D7 Def0087
S _P1_SB_D6 Def0096
S _P2_SB_D5 Def00A5
S _P3_SB_D4 Def00B4
S _P1_SB_D7 Def0097
S _P2_SB_D6 Def00A6
S _P3_SB_D5 Def00B5
S _TL0 Def008A
S _P2_SB_D7 Def00A7
S _IEN0_SB_POFIRQ Def00AA
S _P3_SB_D6 Def00B6
S _TL1 Def008B
S _TCON_SB_TF0 Def008D
S _P3_SB_D7 Def00B7
S _S0RELL Def00AA
S _TL2 Def00CC
S _TCON_SB_TF1 Def008F
S _IRCON_SB_RFIRQ Def00C1
S _PSW_SB_OV Def00D2
S _W2SADR Def00D9
S _ARCON Def00EF
S _PWMCON Def00B2
S _TCON_SB_IT0 Def0088
S _IEN1_SB_SPI_2WIRE Def00BA
S _TCON_SB_IT1 Def008A
S _IRCON_SB_RFRDY Def00C0
S _IEN1_SB_WUOPIRQ Def00BB
S _INTEXP Def00A6
S _RFCON Def00E8
S _CCEN Def00C1
S _ADCCON1 Def00D3
S _W2CON0 Def00E2
S _IRCON_SB_TICK Def00C5
S _PSW Def00D0
S _ADCCON2 Def00D2
S _W2CON1 Def00E1
S _IRCON Def00C0
S _ADCCON3 Def00D1
S _FSR_SB_RDYN Def00FC
S _TCON_SB_TR0 Def008C
S _PSW_SB_P Def00D0
S _WUOPC0 Def00CF
S _CCPDATO Def00DF
S _TCON_SB_TR1 Def008E
S _ADCON_SB_BD Def00DF
S _FSR_SB_ENDBG Def00FF
S _P0DIR Def0093
S _CCH1 Def00C3
S _WUOPC1 Def00CE
S _FSR_SB_RDISMB Def00FA
S .__.ABS. Def0000
S _P0 Def0080
S _P1DIR Def0094
S _S0BUF Def0099
S _P0CON Def009E
S _CCH2 Def00C5
S _CRCH Def00CB
A _CODE size 0 flags 0 addr 0
A RSEG size 0 flags 8 addr 0
A RSEG0 size 0 flags 8 addr 0
A RSEG1 size 0 flags 8 addr 0
A REG_BANK_0 size 8 flags 4 addr 0
A DSEG size 0 flags 0 addr 0
A OSEG size 0 flags 4 addr 0
A ISEG size 0 flags 0 addr 0
A IABS size 0 flags 8 addr 0
A BSEG size 0 flags 80 addr 0
A PSEG size 0 flags 50 addr 0
A XSEG size 1 flags 40 addr 0
A XABS size 0 flags 48 addr 0
A XISEG size 0 flags 40 addr 0
A HOME size 0 flags 20 addr 0
A GSINIT0 size 0 flags 20 addr 0
A GSINIT1 size 0 flags 20 addr 0
A GSINIT2 size 0 flags 20 addr 0
A GSINIT3 size 0 flags 20 addr 0
A GSINIT4 size 0 flags 20 addr 0
A GSINIT5 size 0 flags 20 addr 0
A GSINIT size 0 flags 20 addr 0
A GSFINAL size 0 flags 20 addr 0
A CSEG size 67 flags 20 addr 0
S _gpio_pin_val_complement Def0000
A CONST size 0 flags 20 addr 0
A XINIT size 0 flags 20 addr 0
A CABS size 0 flags 28 addr 0
T 00 00
R 00 00 00 02
T 00 00
R 00 00 00 03
T 00 00
R 00 00 00 04
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 17
T 00 00 E5 82 90 00 00 F0 FF 24 F8 40 13 74 07 5F
R 00 00 00 17 00 05 00 0B
T 00 0E F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 16
R 00 00 00 17
T 00 16 25 E0
R 00 00 00 17
T 00 18
R 00 00 00 17
T 00 18 D5 F0 FB 62 80 22
R 00 00 00 17
T 00 1E
R 00 00 00 17
T 00 1E EF 24 F0 40 13 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 2C 80 02
R 00 00 00 17
T 00 2E
R 00 00 00 17
T 00 2E 25 E0
R 00 00 00 17
T 00 30
R 00 00 00 17
T 00 30 D5 F0 FB 62 90 22
R 00 00 00 17
T 00 36
R 00 00 00 17
T 00 36 EF 24 E8 40 13 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 44 80 02
R 00 00 00 17
T 00 46
R 00 00 00 17
T 00 46 25 E0
R 00 00 00 17
T 00 48
R 00 00 00 17
T 00 48 D5 F0 FB 62 A0 22
R 00 00 00 17
T 00 4E
R 00 00 00 17
T 00 4E EF 24 E1 40 13 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 5C 80 02
R 00 00 00 17
T 00 5E
R 00 00 00 17
T 00 5E 25 E0
R 00 00 00 17
T 00 60
R 00 00 00 17
T 00 60 D5 F0 FB FF 62 B0
R 00 00 00 17
T 00 66
R 00 00 00 17
T 00 66 22
R 00 00 00 17
</REL>
<ADB>
</ADB>
</FILE>

<FILE>
gpio_pin_val_read
<REL>
XH
H 1B areas DB global symbols
M gpio_pin_val_read
O -mmcs51 --model-large
S _P1 Def0090
S _P2DIR Def0095
S _P1CON Def009F
S _CCH3 Def00C7
S _ADCDAT DefD4D5
S _P3DIR Def0096
S _P2CON Def0097
S _P2 Def00A0
S _PWRDWN Def00A4
S _RTC2CPT00 Def00B6
S _W2DAT Def00DA
S _B Def00F0
S _SP Def0081
S _P3CON Def008F
S _S0CON Def0098
S _RTC2CPT01 Def00AB
S _RTC2CPT10 Def00AC
S _P3 Def00B0
S _CCL1 Def00C2
S _IEN0_SB_T0 Def00A9
S _IRCON_SB_EXF2 Def00C7
S _CCL2 Def00C4
S _CRCL Def00CA
S _T0 Def8C8A
S _IEN0_SB_T1 Def00AB
S _IEN1_SB_RFIRQ Def00B9
S _RFCON_SB_RFCKEN Def00EA
S _CCL3 Def00C6
S _T1 Def8D8B
S _IEN0_SB_T2 Def00AD
S _T2CON Def00C8
S _T2 DefCDCC
S _S0REL DefBAAA
S _IRCON_SB_MISCIRQ Def00C4
S _ACC Def00E0
S _IEN1_SB_RFRDY Def00B8
S _FSR_SB_WEN Def00FD
S _SPIMCON0 Def00FC
S _SPIMCON1 Def00FD
S _RTC2CMP0 Def00B4
S _FPCR Def00F9
S _S0CON_SB_REN0 Def009C
S _IEN1_SB_TICK Def00BD
S _WUCON Def00A5
S _IEN0 Def00A8
S _RTC2CMP1 Def00B5
S _T2CON_SB_I2FR Def00CD
S _DPH1 Def0085
S _IEN1 Def00B8
S _T2CON_SB_I3FR Def00CE
S _SPIRCON0 Def00E4
S _FSR_SB_INFEN Def00FB
S _CLKCTRL Def00A3
S _SPISCON0 Def00BC
S _COMPCON Def00DB
S _SPIRCON1 Def00E5
S _T2CON_SB_T2CM Def00CA
S _PCON Def0087
S _SPISCON1 Def00BD
S _IEN0_SB_GLOBAL Def00AF
S _DPL1 Def0084
S _PSW_SB_AC Def00D6
S _SPIMDAT Def00FF
S _S0CON_SB_RB80 Def009A
S _TCON Def0088
S _TMOD Def0089
S __XPAGE Def00C9
S _S0CON_SB_TB80 Def009B
S _SPIMSTAT Def00FE
S _FSR_SB_STP Def00FE
S _SPIRDAT Def00E7
S _CC1 DefC3C2
S _SPISDAT Def00BF
S _CC2 DefC5C4
S _CRC DefCBCA
S _S0CON_SB_SM20 Def009D
S _IEN1_SB_MISCIRQ Def00BC
S _T2CON_SB_T2I0 Def00C8
S _CCPDATIA Def00DD
S _CC3 DefC7C6
S _IEN1_SB_T2EXTRLD Def00BF
S _T2CON_SB_T2I1 Def00C9
S _CCPDATIB Def00DE
S _SPIRSTAT Def00E6
S _IRCON_SB_TF2 Def00C6
S _RTC2CON Def00B3
S _SPISSTAT Def00BE
S _FCR Def00FA
S _IEN0_SB_UART Def00AC
S _DPH Def0083
S _IEN0_SB_IFP Def00A8
S _MEMCON Def00A7
S _DPL Def0082
S _RNGDAT Def00D7
S _CLKLFCTRL Def00AD
S _MD0 Def00E9
S _S0CON_SB_RI0 Def0098
S _T2CON_SB_T2R0 Def00CB
S _SPISRDSZ Def00B7
S _MD1 Def00EA
S _IRCON_SB_SPI_2WIRE Def00C2
S _T2CON_SB_T2R1 Def00CC
S _T2CON_SB_T2PS Def00CF
S _PSW_SB_RS0 Def00D3
S _MD2 Def00EB
S _S0CON_SB_TI0 Def0099
S _PSW_SB_F0 Def00D5
S _PSW_SB_RS1 Def00D4
S _WDSV Def00AF
S _RSTREAS Def00B1
S _MD3 Def00EC
S _PSW_SB_F1 Def00D1
S _ADCON Def00D8
S _POFCON Def00DC
S _MD4 Def00ED
S _TCON_SB_IE0 Def0089
S _IRCON_SB_WUOPIRQ Def00C3
S _MD5 Def00EE
S _TCON_SB_IE1 Def008B
S _S0CON_SB_SM0 Def009F
S _DPS Def0092
S _P0_SB_D0 Def0080
S _S0CON_SB_SM1 Def009E
S _RFCON_SB_RFCSN Def00E9
S _P0_SB_D1 Def0081
S _P1_SB_D0 Def0090
S _IP0 Def00A9
S _ADCDATH Def00D4
S _P0_SB_D2 Def0082
S _P1_SB_D1 Def0091
S _P2_SB_D0 Def00A0
S _PSW_SB_CY Def00D7
S _IP1 Def00B9
S _MPAGE Def00C9
S _RNGCTL Def00D6
S _P0_SB_D3 Def0083
S _P1_SB_D2 Def0092
S _P2_SB_D1 Def00A1
S _P3_SB_D0 Def00B0
S _PWMDC0 Def00A1
S _FSR Def00F8
S _P0_SB_D4 Def0084
S _P1_SB_D3 Def0093
S _P2_SB_D2 Def00A2
S _P3_SB_D1 Def00B1
S _RFCON_SB_RFCE Def00E8
S _TH0 Def008C
S _PWMDC1 Def00A2
S _OPMCON Def00AE
S _P0_SB_D5 Def0085
S _P1_SB_D4 Def0094
S _P2_SB_D3 Def00A3
S _P3_SB_D2 Def00B2
S _TH1 Def008D
S _ADCDATL Def00D5
S _P0_SB_D6 Def0086
S _P1_SB_D5 Def0095
S _P2_SB_D4 Def00A4
S _P3_SB_D3 Def00B3
S _S0RELH Def00BA
S _TH2 Def00CD
S _P0_SB_D7 Def0087
S _P1_SB_D6 Def0096
S _P2_SB_D5 Def00A5
S _P3_SB_D4 Def00B4
S _P1_SB_D7 Def0097
S _P2_SB_D6 Def00A6
S _P3_SB_D5 Def00B5
S _TL0 Def008A
S _P2_SB_D7 Def00A7
S _IEN0_SB_POFIRQ Def00AA
S _P3_SB_D6 Def00B6
S _TL1 Def008B
S _TCON_SB_TF0 Def008D
S _P3_SB_D7 Def00B7
S _S0RELL Def00AA
S _TL2 Def00CC
S _TCON_SB_TF1 Def008F
S _IRCON_SB_RFIRQ Def00C1
S _PSW_SB_OV Def00D2
S _W2SADR Def00D9
S _ARCON Def00EF
S _PWMCON Def00B2
S _TCON_SB_IT0 Def0088
S _IEN1_SB_SPI_2WIRE Def00BA
S _TCON_SB_IT1 Def008A
S _IRCON_SB_RFRDY Def00C0
S _IEN1_SB_WUOPIRQ Def00BB
S _INTEXP Def00A6
S _RFCON Def00E8
S _CCEN Def00C1
S _ADCCON1 Def00D3
S _W2CON0 Def00E2
S _IRCON_SB_TICK Def00C5
S _PSW Def00D0
S _ADCCON2 Def00D2
S _W2CON1 Def00E1
S _IRCON Def00C0
S _ADCCON3 Def00D1
S _FSR_SB_RDYN Def00FC
S _TCON_SB_TR0 Def008C
S _PSW_SB_P Def00D0
S _WUOPC0 Def00CF
S _CCPDATO Def00DF
S _TCON_SB_TR1 Def008E
S _ADCON_SB_BD Def00DF
S _FSR_SB_ENDBG Def00FF
S _P0DIR Def0093
S _CCH1 Def00C3
S _WUOPC1 Def00CE
S _FSR_SB_RDISMB Def00FA
S .__.ABS. Def0000
S _P0 Def0080
S _P1DIR Def0094
S _S0BUF Def0099
S _P0CON Def009E
S _CCH2 Def00C5
S _CRCH Def00CB
A _CODE size 0 flags 0 addr 0
A RSEG size 0 flags 8 addr 0
A RSEG0 size 0 flags 8 addr 0
A RSEG1 size 0 flags 8 addr 0
A REG_BANK_0 size 8 flags 4 addr 0
A DSEG size 0 flags 0 addr 0
A OSEG size 0 flags 4 addr 0
A ISEG size 0 flags 0 addr 0
A IABS size 0 flags 8 addr 0
A BSEG size 0 flags 80 addr 0
A PSEG size 0 flags 50 addr 0
A XSEG size 2 flags 40 addr 0
A XABS size 0 flags 48 addr 0
A XISEG size 0 flags 40 addr 0
A HOME size 0 flags 20 addr 0
A GSINIT0 size 0 flags 20 addr 0
A GSINIT1 size 0 flags 20 addr 0
A GSINIT2 size 0 flags 20 addr 0
A GSINIT3 size 0 flags 20 addr 0
A GSINIT4 size 0 flags 20 addr 0
A GSINIT5 size 0 flags 20 addr 0
A GSINIT size 0 flags 20 addr 0
A GSFINAL size 0 flags 20 addr 0
A CSEG size 94 flags 20 addr 0
S _gpio_pin_val_read Def0000
A CONST size 0 flags 20 addr 0
A XINIT size 0 flags 20 addr 0
A CABS size 0 flags 28 addr 0
T 00 00
R 00 00 00 02
T 00 00
R 00 00 00 03
T 00 00
R 00 00 00 04
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 0B
T 00 01
R 00 00 00 0B
T 00 01
R 00 00 00 0B
T 00 00
R 00 00 00 17
T 00 00 E5 82 90 00 00 F0 90 00 01 E4 F0 90
R 00 00 00 17 00 05 00 0B 00 09 00 0B
T 00 0C 00 00 E0 FF 24 F8 40 19 74 07 5F F5 F0 05
R 00 00 00 17 00 02 00 0B
T 00 1A F0 74 01 80 02
R 00 00 00 17
T 00 1F
R 00 00 00 17
T 00 1F 25 E0
R 00 00 00 17
T 00 21
R 00 00 00 17
T 00 21 D5 F0 FB FE 90 00 01 55 80 F0 80 58
R 00 00 00 17 00 07 00 0B
T 00 2D
R 00 00 00 17
T 00 2D EF 24 F0 40 19 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 3B 80 02
R 00 00 00 17
T 00 3D
R 00 00 00 17
T 00 3D 25 E0
R 00 00 00 17
T 00 3F
R 00 00 00 17
T 00 3F D5 F0 FB FE 90 00 01 55 90 F0 80 3A
R 00 00 00 17 00 07 00 0B
T 00 4B
R 00 00 00 17
T 00 4B EF 24 E8 40 19 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 59 80 02
R 00 00 00 17
T 00 5B
R 00 00 00 17
T 00 5B 25 E0
R 00 00 00 17
T 00 5D
R 00 00 00 17
T 00 5D D5 F0 FB FE 90 00 01 55 A0 F0 80 1C
R 00 00 00 17 00 07 00 0B
T 00 69
R 00 00 00 17
T 00 69 EF 24 E1 40 17 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 77 80 02
R 00 00 00 17
T 00 79
R 00 00 00 17
T 00 79 25 E0
R 00 00 00 17
T 00 7B
R 00 00 00 17
T 00 7B D5 F0 FB FF 90 00 01 55 B0 F0
R 00 00 00 17 00 07 00 0B
T 00 85
R 00 00 00 17
T 00 85 90 00 01 E0 FF 60 04 75 82 01 22
R 00 00 00 17 00 03 00 0B
T 00 90
R 00 00 00 17
T 00 90 75 82 00 22
R 00 00 00 17
</REL>
<ADB>
</ADB>
</FILE>

<FILE>
gpio_pin_val_set
<REL>
XH
H 1B areas DB global symbols
M gpio_pin_val_set
O -mmcs51 --model-large
S _P1 Def0090
S _P2DIR Def0095
S _P1CON Def009F
S _CCH3 Def00C7
S _ADCDAT DefD4D5
S _P3DIR Def0096
S _P2CON Def0097
S _P2 Def00A0
S _PWRDWN Def00A4
S _RTC2CPT00 Def00B6
S _W2DAT Def00DA
S _B Def00F0
S _SP Def0081
S _P3CON Def008F
S _S0CON Def0098
S _RTC2CPT01 Def00AB
S _RTC2CPT10 Def00AC
S _P3 Def00B0
S _CCL1 Def00C2
S _IEN0_SB_T0 Def00A9
S _IRCON_SB_EXF2 Def00C7
S _CCL2 Def00C4
S _CRCL Def00CA
S _T0 Def8C8A
S _IEN0_SB_T1 Def00AB
S _IEN1_SB_RFIRQ Def00B9
S _RFCON_SB_RFCKEN Def00EA
S _CCL3 Def00C6
S _T1 Def8D8B
S _IEN0_SB_T2 Def00AD
S _T2CON Def00C8
S _T2 DefCDCC
S _S0REL DefBAAA
S _IRCON_SB_MISCIRQ Def00C4
S _ACC Def00E0
S _IEN1_SB_RFRDY Def00B8
S _FSR_SB_WEN Def00FD
S _SPIMCON0 Def00FC
S _SPIMCON1 Def00FD
S _RTC2CMP0 Def00B4
S _FPCR Def00F9
S _S0CON_SB_REN0 Def009C
S _IEN1_SB_TICK Def00BD
S _WUCON Def00A5
S _IEN0 Def00A8
S _RTC2CMP1 Def00B5
S _T2CON_SB_I2FR Def00CD
S _DPH1 Def0085
S _IEN1 Def00B8
S _T2CON_SB_I3FR Def00CE
S _SPIRCON0 Def00E4
S _FSR_SB_INFEN Def00FB
S _CLKCTRL Def00A3
S _SPISCON0 Def00BC
S _COMPCON Def00DB
S _SPIRCON1 Def00E5
S _T2CON_SB_T2CM Def00CA
S _PCON Def0087
S _SPISCON1 Def00BD
S _IEN0_SB_GLOBAL Def00AF
S _DPL1 Def0084
S _PSW_SB_AC Def00D6
S _SPIMDAT Def00FF
S _S0CON_SB_RB80 Def009A
S _TCON Def0088
S _TMOD Def0089
S __XPAGE Def00C9
S _S0CON_SB_TB80 Def009B
S _SPIMSTAT Def00FE
S _FSR_SB_STP Def00FE
S _SPIRDAT Def00E7
S _CC1 DefC3C2
S _SPISDAT Def00BF
S _CC2 DefC5C4
S _CRC DefCBCA
S _S0CON_SB_SM20 Def009D
S _IEN1_SB_MISCIRQ Def00BC
S _T2CON_SB_T2I0 Def00C8
S _CCPDATIA Def00DD
S _CC3 DefC7C6
S _IEN1_SB_T2EXTRLD Def00BF
S _T2CON_SB_T2I1 Def00C9
S _CCPDATIB Def00DE
S _SPIRSTAT Def00E6
S _IRCON_SB_TF2 Def00C6
S _RTC2CON Def00B3
S _SPISSTAT Def00BE
S _FCR Def00FA
S _IEN0_SB_UART Def00AC
S _DPH Def0083
S _IEN0_SB_IFP Def00A8
S _MEMCON Def00A7
S _DPL Def0082
S _RNGDAT Def00D7
S _CLKLFCTRL Def00AD
S _MD0 Def00E9
S _S0CON_SB_RI0 Def0098
S _T2CON_SB_T2R0 Def00CB
S _SPISRDSZ Def00B7
S _MD1 Def00EA
S _IRCON_SB_SPI_2WIRE Def00C2
S _T2CON_SB_T2R1 Def00CC
S _T2CON_SB_T2PS Def00CF
S _PSW_SB_RS0 Def00D3
S _MD2 Def00EB
S _S0CON_SB_TI0 Def0099
S _PSW_SB_F0 Def00D5
S _PSW_SB_RS1 Def00D4
S _WDSV Def00AF
S _RSTREAS Def00B1
S _MD3 Def00EC
S _PSW_SB_F1 Def00D1
S _ADCON Def00D8
S _POFCON Def00DC
S _MD4 Def00ED
S _TCON_SB_IE0 Def0089
S _IRCON_SB_WUOPIRQ Def00C3
S _MD5 Def00EE
S _TCON_SB_IE1 Def008B
S _S0CON_SB_SM0 Def009F
S _DPS Def0092
S _P0_SB_D0 Def0080
S _S0CON_SB_SM1 Def009E
S _RFCON_SB_RFCSN Def00E9
S _P0_SB_D1 Def0081
S _P1_SB_D0 Def0090
S _IP0 Def00A9
S _ADCDATH Def00D4
S _P0_SB_D2 Def0082
S _P1_SB_D1 Def0091
S _P2_SB_D0 Def00A0
S _PSW_SB_CY Def00D7
S _IP1 Def00B9
S _MPAGE Def00C9
S _RNGCTL Def00D6
S _P0_SB_D3 Def0083
S _P1_SB_D2 Def0092
S _P2_SB_D1 Def00A1
S _P3_SB_D0 Def00B0
S _PWMDC0 Def00A1
S _FSR Def00F8
S _P0_SB_D4 Def0084
S _P1_SB_D3 Def0093
S _P2_SB_D2 Def00A2
S _P3_SB_D1 Def00B1
S _RFCON_SB_RFCE Def00E8
S _TH0 Def008C
S _PWMDC1 Def00A2
S _OPMCON Def00AE
S _P0_SB_D5 Def0085
S _P1_SB_D4 Def0094
S _P2_SB_D3 Def00A3
S _P3_SB_D2 Def00B2
S _TH1 Def008D
S _ADCDATL Def00D5
S _P0_SB_D6 Def0086
S _P1_SB_D5 Def0095
S _P2_SB_D4 Def00A4
S _P3_SB_D3 Def00B3
S _S0RELH Def00BA
S _TH2 Def00CD
S _P0_SB_D7 Def0087
S _P1_SB_D6 Def0096
S _P2_SB_D5 Def00A5
S _P3_SB_D4 Def00B4
S _P1_SB_D7 Def0097
S _P2_SB_D6 Def00A6
S _P3_SB_D5 Def00B5
S _TL0 Def008A
S _P2_SB_D7 Def00A7
S _IEN0_SB_POFIRQ Def00AA
S _P3_SB_D6 Def00B6
S _TL1 Def008B
S _TCON_SB_TF0 Def008D
S _P3_SB_D7 Def00B7
S _S0RELL Def00AA
S _TL2 Def00CC
S _TCON_SB_TF1 Def008F
S _IRCON_SB_RFIRQ Def00C1
S _PSW_SB_OV Def00D2
S _W2SADR Def00D9
S _ARCON Def00EF
S _PWMCON Def00B2
S _TCON_SB_IT0 Def0088
S _IEN1_SB_SPI_2WIRE Def00BA
S _TCON_SB_IT1 Def008A
S _IRCON_SB_RFRDY Def00C0
S _IEN1_SB_WUOPIRQ Def00BB
S _INTEXP Def00A6
S _RFCON Def00E8
S _CCEN Def00C1
S _ADCCON1 Def00D3
S _W2CON0 Def00E2
S _IRCON_SB_TICK Def00C5
S _PSW Def00D0
S _ADCCON2 Def00D2
S _W2CON1 Def00E1
S _IRCON Def00C0
S _ADCCON3 Def00D1
S _FSR_SB_RDYN Def00FC
S _TCON_SB_TR0 Def008C
S _PSW_SB_P Def00D0
S _WUOPC0 Def00CF
S _CCPDATO Def00DF
S _TCON_SB_TR1 Def008E
S _ADCON_SB_BD Def00DF
S _FSR_SB_ENDBG Def00FF
S _P0DIR Def0093
S _CCH1 Def00C3
S _WUOPC1 Def00CE
S _FSR_SB_RDISMB Def00FA
S .__.ABS. Def0000
S _P0 Def0080
S _P1DIR Def0094
S _S0BUF Def0099
S _P0CON Def009E
S _CCH2 Def00C5
S _CRCH Def00CB
A _CODE size 0 flags 0 addr 0
A RSEG size 0 flags 8 addr 0
A RSEG0 size 0 flags 8 addr 0
A RSEG1 size 0 flags 8 addr 0
A REG_BANK_0 size 8 flags 4 addr 0
A DSEG size 0 flags 0 addr 0
A OSEG size 0 flags 4 addr 0
A ISEG size 0 flags 0 addr 0
A IABS size 0 flags 8 addr 0
A BSEG size 0 flags 80 addr 0
A PSEG size 0 flags 50 addr 0
A XSEG size 1 flags 40 addr 0
A XABS size 0 flags 48 addr 0
A XISEG size 0 flags 40 addr 0
A HOME size 0 flags 20 addr 0
A GSINIT0 size 0 flags 20 addr 0
A GSINIT1 size 0 flags 20 addr 0
A GSINIT2 size 0 flags 20 addr 0
A GSINIT3 size 0 flags 20 addr 0
A GSINIT4 size 0 flags 20 addr 0
A GSINIT5 size 0 flags 20 addr 0
A GSINIT size 0 flags 20 addr 0
A GSFINAL size 0 flags 20 addr 0
A CSEG size 67 flags 20 addr 0
S _gpio_pin_val_set Def0000
A CONST size 0 flags 20 addr 0
A XINIT size 0 flags 20 addr 0
A CABS size 0 flags 28 addr 0
T 00 00
R 00 00 00 02
T 00 00
R 00 00 00 03
T 00 00
R 00 00 00 04
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 17
T 00 00 E5 82 90 00 00 F0 FF 24 F8 40 13 74 07 5F
R 00 00 00 17 00 05 00 0B
T 00 0E F5 F0 05 F0 74 01 80 02
R 00 00 00 17
T 00 16
R 00 00 00 17
T 00 16 25 E0
R 00 00 00 17
T 00 18
R 00 00 00 17
T 00 18 D5 F0 FB 42 80 22
R 00 00 00 17
T 00 1E
R 00 00 00 17
T 00 1E EF 24 F0 40 13 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 2C 80 02
R 00 00 00 17
T 00 2E
R 00 00 00 17
T 00 2E 25 E0
R 00 00 00 17
T 00 30
R 00 00 00 17
T 00 30 D5 F0 FB 42 90 22
R 00 00 00 17
T 00 36
R 00 00 00 17
T 00 36 EF 24 E8 40 13 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 44 80 02
R 00 00 00 17
T 00 46
R 00 00 00 17
T 00 46 25 E0
R 00 00 00 17
T 00 48
R 00 00 00 17
T 00 48 D5 F0 FB 42 A0 22
R 00 00 00 17
T 00 4E
R 00 00 00 17
T 00 4E EF 24 E1 40 13 74 07 5F F5 F0 05 F0 74 01
R 00 00 00 17
T 00 5C 80 02
R 00 00 00 17
T 00 5E
R 00 00 00 17
T 00 5E 25 E0
R 00 00 00 17
T 00 60
R 00 00 00 17
T 00 60 D5 F0 FB FF 42 B0
R 00 00 00 17
T 00 66
R 00 00 00 17
T 00 66 22
R 00 00 00 17
</REL>
<ADB>
</ADB>
</FILE>

<FILE>
gpio_pin_val_write
<REL>
XH
H 1B areas DE global symbols
M gpio_pin_val_write
O -mmcs51 --model-large
S _P1 Def0090
S _P2DIR Def0095
S _P1CON Def009F
S _CCH3 Def00C7
S _ADCDAT DefD4D5
S _P3DIR Def0096
S _P2CON Def0097
S _P2 Def00A0
S _PWRDWN Def00A4
S _RTC2CPT00 Def00B6
S _W2DAT Def00DA
S _B Def00F0
S _gpio_pin_val_set Ref0000
S _SP Def0081
S _P3CON Def008F
S _S0CON Def0098
S _RTC2CPT01 Def00AB
S _RTC2CPT10 Def00AC
S _P3 Def00B0
S _CCL1 Def00C2
S _IEN0_SB_T0 Def00A9
S _IRCON_SB_EXF2 Def00C7
S _CCL2 Def00C4
S _CRCL Def00CA
S _T0 Def8C8A
S _IEN0_SB_T1 Def00AB
S _IEN1_SB_RFIRQ Def00B9
S _RFCON_SB_RFCKEN Def00EA
S _CCL3 Def00C6
S _T1 Def8D8B
S _IEN0_SB_T2 Def00AD
S _T2CON Def00C8
S _T2 DefCDCC
S _S0REL DefBAAA
S _IRCON_SB_MISCIRQ Def00C4
S _ACC Def00E0
S _IEN1_SB_RFRDY Def00B8
S _FSR_SB_WEN Def00FD
S _SPIMCON0 Def00FC
S _SPIMCON1 Def00FD
S _RTC2CMP0 Def00B4
S _FPCR Def00F9
S _S0CON_SB_REN0 Def009C
S _IEN1_SB_TICK Def00BD
S _WUCON Def00A5
S _IEN0 Def00A8
S _RTC2CMP1 Def00B5
S _T2CON_SB_I2FR Def00CD
S _DPH1 Def0085
S _IEN1 Def00B8
S _T2CON_SB_I3FR Def00CE
S _SPIRCON0 Def00E4
S _FSR_SB_INFEN Def00FB
S _CLKCTRL Def00A3
S _SPISCON0 Def00BC
S _COMPCON Def00DB
S _SPIRCON1 Def00E5
S _T2CON_SB_T2CM Def00CA
S _PCON Def0087
S _SPISCON1 Def00BD
S _IEN0_SB_GLOBAL Def00AF
S _DPL1 Def0084
S _PSW_SB_AC Def00D6
S _SPIMDAT Def00FF
S _S0CON_SB_RB80 Def009A
S _TCON Def0088
S _TMOD Def0089
S __XPAGE Def00C9
S _S0CON_SB_TB80 Def009B
S _SPIMSTAT Def00FE
S _FSR_SB_STP Def00FE
S _SPIRDAT Def00E7
S _CC1 DefC3C2
S _SPISDAT Def00BF
S _CC2 DefC5C4
S _CRC DefCBCA
S _S0CON_SB_SM20 Def009D
S _IEN1_SB_MISCIRQ Def00BC
S _T2CON_SB_T2I0 Def00C8
S _CCPDATIA Def00DD
S _CC3 DefC7C6
S _IEN1_SB_T2EXTRLD Def00BF
S _T2CON_SB_T2I1 Def00C9
S _CCPDATIB Def00DE
S _SPIRSTAT Def00E6
S _IRCON_SB_TF2 Def00C6
S _RTC2CON Def00B3
S _SPISSTAT Def00BE
S _FCR Def00FA
S _IEN0_SB_UART Def00AC
S _DPH Def0083
S _IEN0_SB_IFP Def00A8
S _MEMCON Def00A7
S _DPL Def0082
S _RNGDAT Def00D7
S _CLKLFCTRL Def00AD
S _MD0 Def00E9
S _S0CON_SB_RI0 Def0098
S _T2CON_SB_T2R0 Def00CB
S _SPISRDSZ Def00B7
S _MD1 Def00EA
S _IRCON_SB_SPI_2WIRE Def00C2
S _T2CON_SB_T2R1 Def00CC
S _T2CON_SB_T2PS Def00CF
S _PSW_SB_RS0 Def00D3
S _MD2 Def00EB
S _S0CON_SB_TI0 Def0099
S _PSW_SB_F0 Def00D5
S _PSW_SB_RS1 Def00D4
S _WDSV Def00AF
S _RSTREAS Def00B1
S _MD3 Def00EC
S _PSW_SB_F1 Def00D1
S _ADCON Def00D8
S _POFCON Def00DC
S _MD4 Def00ED
S _TCON_SB_IE0 Def0089
S _IRCON_SB_WUOPIRQ Def00C3
S _MD5 Def00EE
S _TCON_SB_IE1 Def008B
S _S0CON_SB_SM0 Def009F
S _DPS Def0092
S _P0_SB_D0 Def0080
S _S0CON_SB_SM1 Def009E
S _RFCON_SB_RFCSN Def00E9
S _P0_SB_D1 Def0081
S _P1_SB_D0 Def0090
S _IP0 Def00A9
S _ADCDATH Def00D4
S _P0_SB_D2 Def0082
S _P1_SB_D1 Def0091
S _P2_SB_D0 Def00A0
S _PSW_SB_CY Def00D7
S _IP1 Def00B9
S _MPAGE Def00C9
S _RNGCTL Def00D6
S _P0_SB_D3 Def0083
S _P1_SB_D2 Def0092
S _P2_SB_D1 Def00A1
S _P3_SB_D0 Def00B0
S _PWMDC0 Def00A1
S _FSR Def00F8
S _P0_SB_D4 Def0084
S _P1_SB_D3 Def0093
S _P2_SB_D2 Def00A2
S _P3_SB_D1 Def00B1
S _RFCON_SB_RFCE Def00E8
S _TH0 Def008C
S _PWMDC1 Def00A2
S _OPMCON Def00AE
S _P0_SB_D5 Def0085
S _P1_SB_D4 Def0094
S _P2_SB_D3 Def00A3
S _P3_SB_D2 Def00B2
S _TH1 Def008D
S _ADCDATL Def00D5
S _P0_SB_D6 Def0086
S _P1_SB_D5 Def0095
S _P2_SB_D4 Def00A4
S _P3_SB_D3 Def00B3
S _S0RELH Def00BA
S _TH2 Def00CD
S _P0_SB_D7 Def0087
S _P1_SB_D6 Def0096
S _P2_SB_D5 Def00A5
S _P3_SB_D4 Def00B4
S _P1_SB_D7 Def0097
S _P2_SB_D6 Def00A6
S _P3_SB_D5 Def00B5
S _TL0 Def008A
S _P2_SB_D7 Def00A7
S _IEN0_SB_POFIRQ Def00AA
S _P3_SB_D6 Def00B6
S _TL1 Def008B
S _TCON_SB_TF0 Def008D
S _P3_SB_D7 Def00B7
S _S0RELL Def00AA
S _TL2 Def00CC
S _TCON_SB_TF1 Def008F
S _IRCON_SB_RFIRQ Def00C1
S _PSW_SB_OV Def00D2
S _W2SADR Def00D9
S _ARCON Def00EF
S _PWMCON Def00B2
S _TCON_SB_IT0 Def0088
S _IEN1_SB_SPI_2WIRE Def00BA
S _TCON_SB_IT1 Def008A
S _IRCON_SB_RFRDY Def00C0
S _IEN1_SB_WUOPIRQ Def00BB
S _INTEXP Def00A6
S _RFCON Def00E8
S _CCEN Def00C1
S _ADCCON1 Def00D3
S _W2CON0 Def00E2
S _IRCON_SB_TICK Def00C5
S _PSW Def00D0
S _ADCCON2 Def00D2
S _W2CON1 Def00E1
S _IRCON Def00C0
S _ADCCON3 Def00D1
S _FSR_SB_RDYN Def00FC
S _TCON_SB_TR0 Def008C
S _PSW_SB_P Def00D0
S _gpio_pin_val_clear Ref0000
S _WUOPC0 Def00CF
S _CCPDATO Def00DF
S _TCON_SB_TR1 Def008E
S _ADCON_SB_BD Def00DF
S _FSR_SB_ENDBG Def00FF
S _P0DIR Def0093
S _CCH1 Def00C3
S _WUOPC1 Def00CE
S _FSR_SB_RDISMB Def00FA
S .__.ABS. Def0000
S _P0 Def0080
S _P1DIR Def0094
S _S0BUF Def0099
S _P0CON Def009E
S _CCH2 Def00C5
S _CRCH Def00CB
A _CODE size 0 flags 0 addr 0
A RSEG size 0 flags 8 addr 0
A RSEG0 size 0 flags 8 addr 0
A RSEG1 size 0 flags 8 addr 0
A REG_BANK_0 size 8 flags 4 addr 0
A DSEG size 0 flags 0 addr 0
A OSEG size 0 flags 4 addr 0
A ISEG size 0 flags 0 addr 0
A IABS size 0 flags 8 addr 0
A BSEG size 0 flags 80 addr 0
A PSEG size 0 flags 50 addr 0
A XSEG size 2 flags 40 addr 0
S _gpio_pin_val_write_PARM_2 Def0000
A XABS size 0 flags 48 addr 0
A XISEG size 0 flags 40 addr 0
A HOME size 0 flags 20 addr 0
A GSINIT0 size 0 flags 20 addr 0
A GSINIT1 size 0 flags 20 addr 0
A GSINIT2 size 0 flags 20 addr 0
A GSINIT3 size 0 flags 20 addr 0
A GSINIT4 size 0 flags 20 addr 0
A GSINIT5 size 0 flags 20 addr 0
A GSINIT size 0 flags 20 addr 0
A GSFINAL size 0 flags 20 addr 0
A CSEG size 1F flags 20 addr 0
S _gpio_pin_val_write Def0000
A CONST size 0 flags 20 addr 0
A XINIT size 0 flags 20 addr 0
A CABS size 0 flags 28 addr 0
T 00 00
R 00 00 00 02
T 00 00
R 00 00 00 03
T 00 00
R 00 00 00 04
T 00 00
R 00 00 00 0B
T 00 00
R 00 00 00 0B
T 00 01
R 00 00 00 0B
T 00 01
R 00 00 00 0B
T 00 00
R 00 00 00 17
T 00 00 E5 82 90 00 01 F0 90 00 00 E0 FF 60 09 90
R 00 00 00 17 00 05 00 0B 00 09 00 0B
T 00 0E 00 01 E0 F5 82 02 00 00
R 00 00 00 17 00 02 00 0B 02 08 00 0C
T 00 16
R 00 00 00 17
T 00 16 90 00 01 E0 F5 82 02 00 00
R 00 00 00 17 00 03 00 0B 02 09 00 CB
</REL>
<ADB>
</ADB>
</FILE>

</FILES>

</SDCCLIB>
