{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713558383422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713558383422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 17:26:23 2024 " "Processing started: Fri Apr 19 17:26:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713558383422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558383422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp_06 -c Exp_06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exp_06 -c Exp_06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558383422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713558383935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713558383935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia06/vhdl/hex2seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia06/vhdl/hex2seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2seg-comportamental " "Found design unit 1: hex2seg-comportamental" {  } { { "../VHDL/hex2seg.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/hex2seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558393906 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../VHDL/hex2seg.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/hex2seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558393906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558393906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia06/vhdl/experiencia_06.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia06/vhdl/experiencia_06.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 experiencia_06-arch " "Found design unit 1: experiencia_06-arch" {  } { { "../VHDL/experiencia_06.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558393908 ""} { "Info" "ISGN_ENTITY_NAME" "1 experiencia_06 " "Found entity 1: experiencia_06" {  } { { "../VHDL/experiencia_06.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558393908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558393908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia06/vhdl/serial_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia06/vhdl/serial_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_in-arch_serial " "Found design unit 1: serial_in-arch_serial" {  } { { "../VHDL/serial_in.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/serial_in.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558393910 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_in " "Found entity 1: serial_in" {  } { { "../VHDL/serial_in.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/serial_in.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558393910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558393910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia06/vhdl/shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia06/vhdl/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-arch_shift " "Found design unit 1: shift_register-arch_shift" {  } { { "../VHDL/shift_register.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/shift_register.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558393912 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../VHDL/shift_register.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/shift_register.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558393912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558393912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia06/vhdl/divisor_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia06/vhdl/divisor_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock-arch_div " "Found design unit 1: divisor_clock-arch_div" {  } { { "../VHDL/divisor_clock.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/divisor_clock.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558393914 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "../VHDL/divisor_clock.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/divisor_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558393914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558393914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiencia_06 " "Elaborating entity \"experiencia_06\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713558393952 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "parallel_data experiencia_06.vhd(6) " "VHDL Signal Declaration warning at experiencia_06.vhd(6): used implicit default value for signal \"parallel_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/experiencia_06.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713558393953 "|experiencia_06"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:DIVISAO_CLOCK " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:DIVISAO_CLOCK\"" {  } { { "../VHDL/experiencia_06.vhd" "DIVISAO_CLOCK" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713558393954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_in serial_in:RECEPCAO " "Elaborating entity \"serial_in\" for hierarchy \"serial_in:RECEPCAO\"" {  } { { "../VHDL/experiencia_06.vhd" "RECEPCAO" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713558393963 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_storage serial_in.vhd(41) " "Verilog HDL or VHDL warning at serial_in.vhd(41): object \"enable_storage\" assigned a value but never read" {  } { { "../VHDL/serial_in.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/serial_in.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713558393965 "|experiencia_06|serial_in:RECEPCAO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parallel_intern serial_in.vhd(44) " "Verilog HDL or VHDL warning at serial_in.vhd(44): object \"parallel_intern\" assigned a value but never read" {  } { { "../VHDL/serial_in.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/serial_in.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713558393965 "|experiencia_06|serial_in:RECEPCAO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_intern serial_in.vhd(68) " "VHDL Process Statement warning at serial_in.vhd(68): inferring latch(es) for signal or variable \"reset_intern\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/serial_in.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/serial_in.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713558393966 "|experiencia_06|serial_in:RECEPCAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_intern serial_in.vhd(68) " "Inferred latch for \"reset_intern\" at serial_in.vhd(68)" {  } { { "../VHDL/serial_in.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/serial_in.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558393966 "|experiencia_06|serial_in:RECEPCAO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register serial_in:RECEPCAO\|shift_register:DATA_STORAGE " "Elaborating entity \"shift_register\" for hierarchy \"serial_in:RECEPCAO\|shift_register:DATA_STORAGE\"" {  } { { "../VHDL/serial_in.vhd" "DATA_STORAGE" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/serial_in.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713558393967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg hex2seg:SEGUNDO_CARACTERE " "Elaborating entity \"hex2seg\" for hierarchy \"hex2seg:SEGUNDO_CARACTERE\"" {  } { { "../VHDL/experiencia_06.vhd" "SEGUNDO_CARACTERE" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713558393968 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_data\[0\] GND " "Pin \"parallel_data\[0\]\" is stuck at GND" {  } { { "../VHDL/experiencia_06.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713558394584 "|experiencia_06|parallel_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_data\[1\] GND " "Pin \"parallel_data\[1\]\" is stuck at GND" {  } { { "../VHDL/experiencia_06.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713558394584 "|experiencia_06|parallel_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_data\[2\] GND " "Pin \"parallel_data\[2\]\" is stuck at GND" {  } { { "../VHDL/experiencia_06.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713558394584 "|experiencia_06|parallel_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_data\[3\] GND " "Pin \"parallel_data\[3\]\" is stuck at GND" {  } { { "../VHDL/experiencia_06.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713558394584 "|experiencia_06|parallel_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_data\[4\] GND " "Pin \"parallel_data\[4\]\" is stuck at GND" {  } { { "../VHDL/experiencia_06.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713558394584 "|experiencia_06|parallel_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_data\[5\] GND " "Pin \"parallel_data\[5\]\" is stuck at GND" {  } { { "../VHDL/experiencia_06.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713558394584 "|experiencia_06|parallel_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_data\[6\] GND " "Pin \"parallel_data\[6\]\" is stuck at GND" {  } { { "../VHDL/experiencia_06.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713558394584 "|experiencia_06|parallel_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_data\[7\] GND " "Pin \"parallel_data\[7\]\" is stuck at GND" {  } { { "../VHDL/experiencia_06.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/experiencia_06.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713558394584 "|experiencia_06|parallel_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713558394584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713558394669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713558395492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713558395492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713558395533 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713558395533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713558395533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713558395533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713558395556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 17:26:35 2024 " "Processing ended: Fri Apr 19 17:26:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713558395556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713558395556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713558395556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558395556 ""}
