/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  reg [27:0] _03_;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [24:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = _01_ ? in_data[47] : _00_;
  assign celloutsig_0_6z = !(celloutsig_0_1z ? celloutsig_0_4z : celloutsig_0_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_0z[4] | celloutsig_1_1z[2]) & in_data[150]);
  assign celloutsig_1_19z = ~((celloutsig_1_12z[2] | celloutsig_1_17z) & (celloutsig_1_0z[1] | celloutsig_1_3z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z[1] | celloutsig_1_1z[11]) & (in_data[182] | in_data[142]));
  assign celloutsig_1_7z = ~((in_data[182] | celloutsig_1_1z[3]) & (celloutsig_1_1z[0] | celloutsig_1_5z));
  assign celloutsig_1_9z = ~((celloutsig_1_3z | celloutsig_1_0z[2]) & (celloutsig_1_8z[0] | celloutsig_1_2z[0]));
  reg [8:0] _11_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 9'h000;
    else _11_ <= in_data[43:35];
  assign { _02_[8:6], _00_, _02_[4:2], _01_, _02_[0] } = _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 28'h0000000;
    else _03_ <= { celloutsig_1_0z[5:0], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_4z = { celloutsig_1_1z[11:9], celloutsig_1_0z } & celloutsig_1_1z[10:1];
  assign celloutsig_1_2z = celloutsig_1_1z[10:5] / { 1'h1, celloutsig_1_0z[5:1] };
  assign celloutsig_1_14z = in_data[166:160] / { 1'h1, celloutsig_1_4z[6:1] };
  assign celloutsig_0_7z = { in_data[82], _02_[8:6], _00_, _02_[4:2], _01_, _02_[0], celloutsig_0_5z, celloutsig_0_3z[5:1], 1'h0 } / { 1'h1, celloutsig_0_3z[4:3], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, _02_[8:6], _00_, _02_[4:2], _01_, _02_[0] };
  assign celloutsig_0_14z = { _02_[4:3], celloutsig_0_1z } == celloutsig_0_7z[14:12];
  assign celloutsig_0_2z = { in_data[90:76], celloutsig_0_1z } > { _02_[6], _00_, _02_[4:2], _01_, _02_[0], _02_[8:6], _00_, _02_[4:2], _01_, _02_[0] };
  assign celloutsig_1_17z = { celloutsig_1_16z[1:0], celloutsig_1_7z } > { celloutsig_1_16z[2:1], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_8z[2:1], celloutsig_1_14z } > { in_data[167:166], celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, _02_[8:6], _00_, _02_[4:2], _01_, _02_[0] } < in_data[90:76];
  assign celloutsig_0_16z = celloutsig_0_2z & ~(celloutsig_0_15z[2]);
  assign celloutsig_0_12z = celloutsig_0_9z[5:3] != { celloutsig_0_3z[2:1], 1'h0 };
  assign celloutsig_0_4z = & { celloutsig_0_2z, _01_, celloutsig_0_1z, _02_[3:2] };
  assign celloutsig_1_12z = { _03_[23:8], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z } << _03_[25:1];
  assign celloutsig_0_9z = celloutsig_0_7z[11:2] << { in_data[61:56], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[190:184] << in_data[176:170];
  assign celloutsig_1_8z = { celloutsig_1_1z[6:4], celloutsig_1_3z } << in_data[143:140];
  assign celloutsig_1_16z = celloutsig_1_1z[6:4] ~^ in_data[99:97];
  assign celloutsig_1_1z = in_data[174:163] ~^ in_data[148:137];
  assign celloutsig_0_15z = { celloutsig_0_7z[0], celloutsig_0_14z, celloutsig_0_6z } ^ { celloutsig_0_9z[9:8], celloutsig_0_12z };
  assign celloutsig_0_3z[5:1] = in_data[52:48] ^ { _02_[6], _00_, _02_[4:2] };
  assign { _02_[5], _02_[1] } = { _00_, _01_ };
  assign celloutsig_0_3z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
