// Seed: 1278159350
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input wire id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output wor id_7,
    input supply1 id_8
);
  wire id_10;
  assign id_7 = 1'b0;
  wire id_11;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1
);
  uwire id_3, id_4;
  logic [7:0] id_5, id_6, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_1,
      id_4,
      id_1,
      id_1,
      id_3,
      id_4
  );
  wire id_10;
  assign id_4 = 1;
  id_11(
      id_7[1], id_3, id_1
  );
endmodule
