Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Sep  7 14:51:12 2018
| Host         : guan-X450LN running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file ddr_hls_test_control_sets_placed.rpt
| Design       : ddr_hls_test
| Device       : xczu9eg
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    62 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            9 |
|      6 |            8 |
|     12 |            1 |
|     14 |            2 |
|    16+ |           42 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             162 |           32 |
| Yes          | No                    | No                     |             950 |           43 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1530 |          112 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                    Enable Signal                                   |                                       Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/usedw[1]_i_1_n_4                    | ap_rst_n                                                                                     |                0 |              4 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/wreq_throttl/sel                                         |                                                                                              |                1 |              4 |
|  ap_clk      | ddr_hls_test_BUS_A_s_axi_U/int_ier9_out                                            | ap_rst_n                                                                                     |                1 |              4 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0 | ap_rst_n                                                                                     |                1 |              4 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/pout[-1]_i_1__0_n_4                   | ap_rst_n                                                                                     |                1 |              4 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp/pout[-1]_i_1_n_4                     | ap_rst_n                                                                                     |                1 |              4 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                 | ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/align_len_reg[3][0]                            |                1 |              4 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/usedw[1]_i_1__0_n_4                  | ap_rst_n                                                                                     |                1 |              4 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/wreq_throttl/could_multi_bursts.next_loop                |                                                                                              |                1 |              4 |
|  ap_clk      | ddr_hls_test_BUS_A_s_axi_U/hls_check_ap_vld                                        | ap_rst_n                                                                                     |                1 |              6 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__1_n_4                    | ap_rst_n                                                                                     |                1 |              6 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/push                                 | ap_rst_n                                                                                     |                2 |              6 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__2_n_4           | ap_rst_n                                                                                     |                1 |              6 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_4                   | ap_rst_n                                                                                     |                1 |              6 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                  | ap_rst_n                                                                                     |                1 |              6 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_4       | ap_rst_n                                                                                     |                1 |              6 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp/pop0                                 | ap_rst_n                                                                                     |                1 |              6 |
|  ap_clk      | ddr_hls_test_BUS_A_s_axi_U/waddr                                                   |                                                                                              |                2 |             12 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/wreq_throttl/could_multi_bursts.next_loop                | ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt[6]_i_1_n_4                   |                1 |             14 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                               | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[6][0]           |                1 |             14 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/E[0]                                           | ap_rst_n                                                                                     |                2 |             16 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                  | ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0] |                0 |             16 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                  | ap_rst_n                                                                                     |                0 |             16 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                  | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[11][0]                        |                0 |             18 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/p_26_in                                        | ddr_hls_test_gmem_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_4                                |                1 |             18 |
|  ap_clk      |                                                                                    |                                                                                              |                7 |             20 |
|  ap_clk      | ap_CS_fsm_state13                                                                  |                                                                                              |                2 |             28 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp_to_user/i_1_reg_198_reg[0][0]        | i_1_reg_1980                                                                                 |                2 |             28 |
|  ap_clk      | ap_CS_fsm_state23                                                                  | ap_NS_fsm114_out                                                                             |                2 |             28 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                  | ap_rst_n                                                                                     |                2 |             40 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                   | ap_rst_n                                                                                     |                3 |             40 |
|  ap_clk      | ap_CS_fsm_state4                                                                   |                                                                                              |                3 |             56 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                |                                                                                              |                4 |             58 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                |                                                                                              |                0 |             58 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                               | ap_rst_n                                                                                     |                8 |             58 |
|  ap_clk      | ap_CS_fsm_state14                                                                  |                                                                                              |                4 |             58 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                 | ap_rst_n                                                                                     |                0 |             58 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/E[0]                                    |                                                                                              |                0 |             58 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                 |                                                                                              |                4 |             58 |
|  ap_clk      | ddr_hls_test_BUS_A_s_axi_U/E[0]                                                    |                                                                                              |                1 |             58 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/push                                   |                                                                                              |                3 |             60 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/push                                    |                                                                                              |                3 |             60 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                  | ap_rst_n                                                                                     |                3 |             60 |
|  ap_clk      | ap_NS_fsm111_out                                                                   | ddr_hls_test_BUS_A_s_axi_U/j_reg_187_reg[0][0]                                               |                2 |             62 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/pop0                                  | ap_rst_n                                                                                     |                3 |             62 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pop0                                 | ap_rst_n                                                                                     |                4 |             62 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/wreq_throttl/could_multi_bursts.next_loop                | ap_rst_n                                                                                     |                9 |             62 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/p_26_in                                        | ap_rst_n                                                                                     |                2 |             62 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/start_addr_reg[3][0]                  | ap_rst_n                                                                                     |                3 |             62 |
|  ap_clk      | ddr_hls_test_BUS_A_s_axi_U/ar_hs                                                   |                                                                                              |                2 |             64 |
|  ap_clk      | ddr_hls_test_BUS_A_s_axi_U/int_saMaster[31]_i_1_n_4                                | ap_rst_n                                                                                     |                6 |             64 |
|  ap_clk      | ddr_hls_test_BUS_A_s_axi_U/int_start_signal_i[31]_i_1_n_4                          | ap_rst_n                                                                                     |                0 |             64 |
|  ap_clk      | ddr_hls_test_BUS_A_s_axi_U/run_cnt_reg_391_reg[0][0]                               |                                                                                              |                1 |             64 |
|  ap_clk      | ddr_hls_test_BUS_A_s_axi_U/int_num[31]_i_1_n_4                                     | ap_rst_n                                                                                     |               13 |             64 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                | ap_rst_n                                                                                     |                3 |             70 |
|  ap_clk      | ap_CS_fsm_state5                                                                   |                                                                                              |                3 |            122 |
|  ap_clk      | ap_CS_fsm_state3                                                                   |                                                                                              |               11 |            124 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                 | ap_rst_n                                                                                     |                7 |            126 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                             | ap_rst_n                                                                                     |                8 |            126 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                  |                                                                                              |                5 |            128 |
|  ap_clk      | ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/pop                                 | ap_rst_n                                                                                     |               12 |            144 |
|  ap_clk      |                                                                                    | ap_rst_n                                                                                     |               32 |            162 |
+--------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+


