D:/xilinx/ISE/verilog/src/glbl.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/ShiftLeft2.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/ShiftLeft232.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/DMem.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/MUX5.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/SExt.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/MUX32.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/REG.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/ALU.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/ALUControl.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/ControlUnit.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/IM.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/PC.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/SingleCycleCPU.v
C:/Users/Zijian Sui/Desktop/SingleCycleCPU/SingleCycleCPU/SingleTest.v
