/*
 * Copyright (c) 2019-2020, Intel Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#ifndef __GPIO_HW_REG_H__
#define __GPIO_HW_REG_H__

#define GPIO_CTRL_REG_0_OFFSET		(0x000)
#define GPIO_CTRL_REG_1_OFFSET		(0x004)
#define GPIO_CTRL_REG_2_OFFSET		(0x008)
#define GPIO_CTRL_REG_3_OFFSET		(0x00c)
#define GPIO_CTRL_REG_4_OFFSET		(0x010)
#define GPIO_CTRL_REG_5_OFFSET		(0x014)
#define GPIO_CTRL_REG_6_OFFSET		(0x018)
#define GPIO_CTRL_REG_7_OFFSET		(0x01c)
#define GPIO_CTRL_REG_8_OFFSET		(0x020)
#define GPIO_CTRL_REG_9_OFFSET		(0x024)
#define GPIO_CTRL_REG_10_OFFSET 	(0x028)
#define GPIO_CTRL_REG_11_OFFSET 	(0x02c)
#define GPIO_CTRL_REG_12_OFFSET 	(0x030)
#define GPIO_CTRL_REG_13_OFFSET 	(0x034)
#define GPIO_CTRL_REG_14_OFFSET 	(0x038)
#define GPIO_CTRL_REG_15_OFFSET 	(0x03c)
#define GPIO_CTRL_REG_16_OFFSET 	(0x040)
#define GPIO_CTRL_REG_17_OFFSET 	(0x044)
#define GPIO_CTRL_REG_18_OFFSET 	(0x048)
#define GPIO_CTRL_REG_19_OFFSET 	(0x04c)
#define GPIO_CTRL_REG_20_OFFSET 	(0x050)
#define GPIO_CTRL_REG_21_OFFSET 	(0x054)
#define GPIO_CTRL_REG_22_OFFSET 	(0x058)
#define GPIO_CTRL_REG_23_OFFSET 	(0x05c)
#define GPIO_CTRL_REG_24_OFFSET 	(0x060)
#define GPIO_CTRL_REG_25_OFFSET 	(0x064)
#define GPIO_CTRL_REG_26_OFFSET 	(0x068)
#define GPIO_CTRL_REG_27_OFFSET 	(0x06c)
#define GPIO_CTRL_REG_28_OFFSET 	(0x070)
#define GPIO_CTRL_REG_29_OFFSET 	(0x074)
#define GPIO_CTRL_REG_30_OFFSET 	(0x078)
#define GPIO_CTRL_REG_31_OFFSET 	(0x07c)
#define GPIO_CTRL_REG_32_OFFSET 	(0x080)
#define GPIO_CTRL_REG_33_OFFSET 	(0x084)
#define GPIO_CTRL_REG_34_OFFSET 	(0x088)
#define GPIO_CTRL_REG_35_OFFSET 	(0x08c)
#define GPIO_CTRL_REG_36_OFFSET 	(0x090)
#define GPIO_CTRL_REG_37_OFFSET 	(0x094)
#define GPIO_CTRL_REG_38_OFFSET 	(0x098)
#define GPIO_CTRL_REG_39_OFFSET 	(0x09c)
#define GPIO_CTRL_REG_40_OFFSET 	(0x0a0)
#define GPIO_CTRL_REG_41_OFFSET 	(0x0a4)
#define GPIO_CTRL_REG_42_OFFSET 	(0x0a8)
#define GPIO_CTRL_REG_43_OFFSET 	(0x0ac)
#define GPIO_CTRL_REG_44_OFFSET 	(0x0b0)
#define GPIO_CTRL_REG_45_OFFSET 	(0x0b4)
#define GPIO_CTRL_REG_46_OFFSET 	(0x0b8)
#define GPIO_CTRL_REG_47_OFFSET 	(0x0bc)
#define GPIO_CTRL_REG_48_OFFSET 	(0x0c0)
#define GPIO_CTRL_REG_49_OFFSET 	(0x0c4)
#define GPIO_CTRL_REG_50_OFFSET 	(0x0c8)
#define GPIO_CTRL_REG_51_OFFSET 	(0x0cc)
#define GPIO_CTRL_REG_52_OFFSET 	(0x0d0)
#define GPIO_CTRL_REG_53_OFFSET 	(0x0d4)
#define GPIO_CTRL_REG_54_OFFSET 	(0x0d8)
#define GPIO_CTRL_REG_55_OFFSET 	(0x0dc)
#define GPIO_CTRL_REG_56_OFFSET 	(0x0e0)
#define GPIO_CTRL_REG_57_OFFSET 	(0x0e4)
#define GPIO_CTRL_REG_58_OFFSET 	(0x0e8)
#define GPIO_CTRL_REG_59_OFFSET 	(0x0ec)
#define GPIO_CTRL_REG_60_OFFSET 	(0x0f0)
#define GPIO_CTRL_REG_61_OFFSET 	(0x0f4)
#define GPIO_CTRL_REG_62_OFFSET 	(0x0f8)
#define GPIO_CTRL_REG_63_OFFSET 	(0x0fc)
#define GPIO_CTRL_REG_64_OFFSET 	(0x100)
#define GPIO_CTRL_REG_65_OFFSET 	(0x104)
#define GPIO_CTRL_REG_66_OFFSET 	(0x108)
#define GPIO_JTAG_CTRL_REG_TRST_OFFSET	(0x10c)
#define GPIO_JTAG_CTRL_REG_TDI_OFFSET 	(0x110)
#define GPIO_JTAG_CTRL_REG_TDO_OFFSET 	(0x114)
#define GPIO_JTAG_CTRL_REG_TMS_OFFSET 	(0x118)
#define GPIO_JTAG_CTRL_REG_TCK_OFFSET 	(0x11c)
#define GPIO_MISC_CTRL_REG_RESETN_OFFSET (0x120)
#define GPIO_DATA_OUT0_OFFSET 		(0x124)
#define GPIO_DATA_OUT1_OFFSET 		(0x128)
#define GPIO_DATA_OUT2_OFFSET 		(0x12c)
#define GPIO_DATA_OUT3_OFFSET 		(0x130)
#define GPIO_DATA_IN0_OFFSET 		(0x134)
#define GPIO_DATA_IN1_OFFSET 		(0x138)
#define GPIO_DATA_IN2_OFFSET 		(0x13c)
#define GPIO_DATA_IN3_OFFSET 		(0x140)

#define GPIO_BASE_ADDR			( 0x80450000 )
#define GPIO_CTRL_REG_0			( GPIO_BASE_ADDR +  GPIO_CTRL_REG_0_OFFSET )
#define GPIO_CTRL_REG_1			( GPIO_BASE_ADDR +  GPIO_CTRL_REG_1_OFFSET )
#define GPIO_CTRL_REG_2			( GPIO_BASE_ADDR +  GPIO_CTRL_REG_2_OFFSET )
#define GPIO_CTRL_REG_3			( GPIO_BASE_ADDR +  GPIO_CTRL_REG_3_OFFSET )
#define GPIO_CTRL_REG_4			( GPIO_BASE_ADDR +  GPIO_CTRL_REG_4_OFFSET )
#define GPIO_CTRL_REG_5			( GPIO_BASE_ADDR +  GPIO_CTRL_REG_5_OFFSET )
#define GPIO_CTRL_REG_6			( GPIO_BASE_ADDR +  GPIO_CTRL_REG_6_OFFSET )
#define GPIO_CTRL_REG_7			( GPIO_BASE_ADDR +  GPIO_CTRL_REG_7_OFFSET )
#define GPIO_CTRL_REG_8			( GPIO_BASE_ADDR +  GPIO_CTRL_REG_8_OFFSET )
#define GPIO_CTRL_REG_9			( GPIO_BASE_ADDR +  GPIO_CTRL_REG_9_OFFSET )
#define GPIO_CTRL_REG_10		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_10_OFFSET )
#define GPIO_CTRL_REG_11		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_11_OFFSET )
#define GPIO_CTRL_REG_12		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_12_OFFSET )
#define GPIO_CTRL_REG_13		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_13_OFFSET )
#define GPIO_CTRL_REG_14		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_14_OFFSET )
#define GPIO_CTRL_REG_15		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_15_OFFSET )
#define GPIO_CTRL_REG_16		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_16_OFFSET )
#define GPIO_CTRL_REG_17		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_17_OFFSET )
#define GPIO_CTRL_REG_18		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_18_OFFSET )
#define GPIO_CTRL_REG_19		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_19_OFFSET )
#define GPIO_CTRL_REG_20		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_20_OFFSET )
#define GPIO_CTRL_REG_21		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_21_OFFSET )
#define GPIO_CTRL_REG_22		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_22_OFFSET )
#define GPIO_CTRL_REG_23		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_23_OFFSET )
#define GPIO_CTRL_REG_24		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_24_OFFSET )
#define GPIO_CTRL_REG_25		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_25_OFFSET )
#define GPIO_CTRL_REG_26		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_26_OFFSET )
#define GPIO_CTRL_REG_27		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_27_OFFSET )
#define GPIO_CTRL_REG_28		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_28_OFFSET )
#define GPIO_CTRL_REG_29		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_29_OFFSET )
#define GPIO_CTRL_REG_30		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_30_OFFSET )
#define GPIO_CTRL_REG_31		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_31_OFFSET )
#define GPIO_CTRL_REG_32		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_32_OFFSET )
#define GPIO_CTRL_REG_33		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_33_OFFSET )
#define GPIO_CTRL_REG_34		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_34_OFFSET )
#define GPIO_CTRL_REG_35		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_35_OFFSET )
#define GPIO_CTRL_REG_36		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_36_OFFSET )
#define GPIO_CTRL_REG_37		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_37_OFFSET )
#define GPIO_CTRL_REG_38		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_38_OFFSET )
#define GPIO_CTRL_REG_39		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_39_OFFSET )
#define GPIO_CTRL_REG_40		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_40_OFFSET )
#define GPIO_CTRL_REG_41		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_41_OFFSET )
#define GPIO_CTRL_REG_42		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_42_OFFSET )
#define GPIO_CTRL_REG_43		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_43_OFFSET )
#define GPIO_CTRL_REG_44		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_44_OFFSET )
#define GPIO_CTRL_REG_45		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_45_OFFSET )
#define GPIO_CTRL_REG_46		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_46_OFFSET )
#define GPIO_CTRL_REG_47		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_47_OFFSET )
#define GPIO_CTRL_REG_48		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_48_OFFSET )
#define GPIO_CTRL_REG_49		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_49_OFFSET )
#define GPIO_CTRL_REG_50		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_50_OFFSET )
#define GPIO_CTRL_REG_51		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_51_OFFSET )
#define GPIO_CTRL_REG_52		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_52_OFFSET )
#define GPIO_CTRL_REG_53		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_53_OFFSET )
#define GPIO_CTRL_REG_54		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_54_OFFSET )
#define GPIO_CTRL_REG_55		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_55_OFFSET )
#define GPIO_CTRL_REG_56		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_56_OFFSET )
#define GPIO_CTRL_REG_57		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_57_OFFSET )
#define GPIO_CTRL_REG_58		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_58_OFFSET )
#define GPIO_CTRL_REG_59		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_59_OFFSET )
#define GPIO_CTRL_REG_60		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_60_OFFSET )
#define GPIO_CTRL_REG_61		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_61_OFFSET )
#define GPIO_CTRL_REG_62		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_62_OFFSET )
#define GPIO_CTRL_REG_63		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_63_OFFSET )
#define GPIO_CTRL_REG_64		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_64_OFFSET )
#define GPIO_CTRL_REG_65		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_65_OFFSET )
#define GPIO_CTRL_REG_66		( GPIO_BASE_ADDR +  GPIO_CTRL_REG_66_OFFSET )
#define GPIO_JTAG_CTRL_REG_TRST		( GPIO_BASE_ADDR +  GPIO_JTAG_CTRL_REG_TRST_OFFSET )
#define GPIO_JTAG_CTRL_REG_TDI		( GPIO_BASE_ADDR +  GPIO_JTAG_CTRL_REG_TDI_OFFSET )
#define GPIO_JTAG_CTRL_REG_TDO		( GPIO_BASE_ADDR +  GPIO_JTAG_CTRL_REG_TDO_OFFSET )
#define GPIO_JTAG_CTRL_REG_TMS		( GPIO_BASE_ADDR +  GPIO_JTAG_CTRL_REG_TMS_OFFSET )
#define GPIO_JTAG_CTRL_REG_TCK		( GPIO_BASE_ADDR +  GPIO_JTAG_CTRL_REG_TCK_OFFSET )
#define GPIO_MISC_CTRL_REG_RESETN	( GPIO_BASE_ADDR +  GPIO_MISC_CTRL_REG_RESETN_OFFSET )
#define GPIO_DATA_OUT0			( GPIO_BASE_ADDR +  GPIO_DATA_OUT0_OFFSET )
#define GPIO_DATA_OUT1			( GPIO_BASE_ADDR +  GPIO_DATA_OUT1_OFFSET )
#define GPIO_DATA_OUT2			( GPIO_BASE_ADDR +  GPIO_DATA_OUT2_OFFSET )
#define GPIO_DATA_OUT3			( GPIO_BASE_ADDR +  GPIO_DATA_OUT3_OFFSET )
#define GPIO_DATA_IN0			( GPIO_BASE_ADDR +  GPIO_DATA_IN0_OFFSET )
#define GPIO_DATA_IN1			( GPIO_BASE_ADDR +  GPIO_DATA_IN1_OFFSET )
#define GPIO_DATA_IN2			( GPIO_BASE_ADDR +  GPIO_DATA_IN2_OFFSET )
#define GPIO_DATA_IN3			( GPIO_BASE_ADDR +  GPIO_DATA_IN3_OFFSET )

#endif /*__GPIO_HW_REG_H__*/
