
External_Interrupt_Test_SL_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001398  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000000c  20000000  00001398  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000e8  2000000c  000013a4  0002000c  2**2
                  ALLOC
  3 .stack        00002004  200000f4  0000148c  0002000c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001c8e9  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002ff9  00000000  00000000  0003c976  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000037fd  00000000  00000000  0003f96f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000003f8  00000000  00000000  0004316c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000003b0  00000000  00000000  00043564  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00012c52  00000000  00000000  00043914  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a0a0  00000000  00000000  00056566  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005f437  00000000  00000000  00060606  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000924  00000000  00000000  000bfa40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	f8 20 00 20 ed 10 00 00 e9 10 00 00 e9 10 00 00     . . ............
	...
      2c:	e9 10 00 00 00 00 00 00 00 00 00 00 e9 10 00 00     ................
      3c:	ad 05 00 00 e9 10 00 00 e9 10 00 00 e9 10 00 00     ................
      4c:	e9 10 00 00 e9 10 00 00 e9 10 00 00 e9 10 00 00     ................
      5c:	75 09 00 00 85 09 00 00 95 09 00 00 a5 09 00 00     u...............
      6c:	b5 09 00 00 c5 09 00 00 e9 10 00 00 e9 10 00 00     ................
      7c:	e9 10 00 00 e9 10 00 00 e9 10 00 00 e9 10 00 00     ................
      8c:	e9 10 00 00 e9 10 00 00 e9 10 00 00 e9 10 00 00     ................
      9c:	e9 10 00 00 e9 10 00 00                             ........

000000a4 <__do_global_dtors_aux>:
      a4:	b510      	push	{r4, lr}
      a6:	4c06      	ldr	r4, [pc, #24]	; (c0 <__do_global_dtors_aux+0x1c>)
      a8:	7823      	ldrb	r3, [r4, #0]
      aa:	2b00      	cmp	r3, #0
      ac:	d107      	bne.n	be <__do_global_dtors_aux+0x1a>
      ae:	4b05      	ldr	r3, [pc, #20]	; (c4 <__do_global_dtors_aux+0x20>)
      b0:	2b00      	cmp	r3, #0
      b2:	d002      	beq.n	ba <__do_global_dtors_aux+0x16>
      b4:	4804      	ldr	r0, [pc, #16]	; (c8 <__do_global_dtors_aux+0x24>)
      b6:	e000      	b.n	ba <__do_global_dtors_aux+0x16>
      b8:	bf00      	nop
      ba:	2301      	movs	r3, #1
      bc:	7023      	strb	r3, [r4, #0]
      be:	bd10      	pop	{r4, pc}
      c0:	2000000c 	.word	0x2000000c
      c4:	00000000 	.word	0x00000000
      c8:	00001398 	.word	0x00001398

000000cc <frame_dummy>:
      cc:	4b08      	ldr	r3, [pc, #32]	; (f0 <frame_dummy+0x24>)
      ce:	b510      	push	{r4, lr}
      d0:	2b00      	cmp	r3, #0
      d2:	d003      	beq.n	dc <frame_dummy+0x10>
      d4:	4907      	ldr	r1, [pc, #28]	; (f4 <frame_dummy+0x28>)
      d6:	4808      	ldr	r0, [pc, #32]	; (f8 <frame_dummy+0x2c>)
      d8:	e000      	b.n	dc <frame_dummy+0x10>
      da:	bf00      	nop
      dc:	4807      	ldr	r0, [pc, #28]	; (fc <frame_dummy+0x30>)
      de:	6803      	ldr	r3, [r0, #0]
      e0:	2b00      	cmp	r3, #0
      e2:	d100      	bne.n	e6 <frame_dummy+0x1a>
      e4:	bd10      	pop	{r4, pc}
      e6:	4b06      	ldr	r3, [pc, #24]	; (100 <frame_dummy+0x34>)
      e8:	2b00      	cmp	r3, #0
      ea:	d0fb      	beq.n	e4 <frame_dummy+0x18>
      ec:	4798      	blx	r3
      ee:	e7f9      	b.n	e4 <frame_dummy+0x18>
      f0:	00000000 	.word	0x00000000
      f4:	20000010 	.word	0x20000010
      f8:	00001398 	.word	0x00001398
      fc:	00001398 	.word	0x00001398
     100:	00000000 	.word	0x00000000

00000104 <i2c_slave_init>:
		_i2c_slave_set_ctrlb_ackact(module, false);
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
	}
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
		/* Clear stop flag */
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     104:	b5f0      	push	{r4, r5, r6, r7, lr}
			i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     106:	46ce      	mov	lr, r9
     108:	4647      	mov	r7, r8
     10a:	b580      	push	{r7, lr}
			return STATUS_ABORTED;
     10c:	b083      	sub	sp, #12
     10e:	0005      	movs	r5, r0
		bool send_ack)
{
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     110:	000c      	movs	r4, r1
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     112:	0016      	movs	r6, r2
     114:	6029      	str	r1, [r5, #0]

#if (SAMD20 || SAMD21 || SAMD09 || SAMD10 || SAMD11 || SAML21 || SAMDA1 ||  \
		SAML22 || SAMC20 || SAMC21 || SAMHA1 || (SAMHA0) || SAMR30)
	/* Workaround, Following two write are atomic */
	system_interrupt_enter_critical_section();
	i2c_hw->STATUS.reg = 0;
     116:	680b      	ldr	r3, [r1, #0]
     118:	201c      	movs	r0, #28

	if (send_ack == true) {
		i2c_hw->CTRLB.reg = 0;
	}
	else {
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     11a:	079b      	lsls	r3, r3, #30
     11c:	d504      	bpl.n	128 <i2c_slave_init+0x24>
     11e:	b003      	add	sp, #12
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     120:	bc0c      	pop	{r2, r3}
     122:	4690      	mov	r8, r2
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     124:	4699      	mov	r9, r3
     126:	bdf0      	pop	{r4, r5, r6, r7, pc}
     128:	680b      	ldr	r3, [r1, #0]
     12a:	3817      	subs	r0, #23
     12c:	07db      	lsls	r3, r3, #31
     12e:	d4f6      	bmi.n	11e <i2c_slave_init+0x1a>
     130:	0008      	movs	r0, r1
     132:	4b41      	ldr	r3, [pc, #260]	; (238 <i2c_slave_init+0x134>)
     134:	4699      	mov	r9, r3
     136:	4798      	blx	r3
     138:	4a40      	ldr	r2, [pc, #256]	; (23c <i2c_slave_init+0x138>)
     13a:	6a11      	ldr	r1, [r2, #32]
     13c:	1c83      	adds	r3, r0, #2
     13e:	2701      	movs	r7, #1
     140:	46b8      	mov	r8, r7
     142:	409f      	lsls	r7, r3
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     144:	003b      	movs	r3, r7
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     146:	430b      	orrs	r3, r1
     148:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     14a:	a901      	add	r1, sp, #4
     14c:	7cb3      	ldrb	r3, [r6, #18]
     14e:	700b      	strb	r3, [r1, #0]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     150:	300d      	adds	r0, #13
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     152:	b2c3      	uxtb	r3, r0
     154:	001f      	movs	r7, r3
     156:	0018      	movs	r0, r3
     158:	4b39      	ldr	r3, [pc, #228]	; (240 <i2c_slave_init+0x13c>)
     15a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     15c:	0038      	movs	r0, r7
     15e:	4b39      	ldr	r3, [pc, #228]	; (244 <i2c_slave_init+0x140>)
     160:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     162:	7cb0      	ldrb	r0, [r6, #18]
     164:	2100      	movs	r1, #0
     166:	4b38      	ldr	r3, [pc, #224]	; (248 <i2c_slave_init+0x144>)
     168:	4798      	blx	r3
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     16a:	6828      	ldr	r0, [r5, #0]
     16c:	47c8      	blx	r9
     16e:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _i2c_slave_interrupt_handler);
     170:	4936      	ldr	r1, [pc, #216]	; (24c <i2c_slave_init+0x148>)
     172:	4b37      	ldr	r3, [pc, #220]	; (250 <i2c_slave_init+0x14c>)
     174:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     176:	00bf      	lsls	r7, r7, #2
     178:	4b36      	ldr	r3, [pc, #216]	; (254 <i2c_slave_init+0x150>)
     17a:	50fd      	str	r5, [r7, r3]
	module->registered_callback = 0;
     17c:	2300      	movs	r3, #0
     17e:	2224      	movs	r2, #36	; 0x24
     180:	54ab      	strb	r3, [r5, r2]
	module->enabled_callback = 0;
     182:	3201      	adds	r2, #1
     184:	54ab      	strb	r3, [r5, r2]
	module->buffer_length = 0;
     186:	84eb      	strh	r3, [r5, #38]	; 0x26
	module->nack_on_address = config->enable_nack_on_address;
     188:	7c73      	ldrb	r3, [r6, #17]
     18a:	722b      	strb	r3, [r5, #8]
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE_I2C_SLAVE;
     18c:	2310      	movs	r3, #16
     18e:	6023      	str	r3, [r4, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     190:	682c      	ldr	r4, [r5, #0]
	module->buffer_timeout = config->buffer_timeout;
     192:	8933      	ldrh	r3, [r6, #8]
     194:	80eb      	strh	r3, [r5, #6]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     196:	2380      	movs	r3, #128	; 0x80
     198:	466a      	mov	r2, sp
     19a:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     19c:	2300      	movs	r3, #0
     19e:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     1a0:	466b      	mov	r3, sp
     1a2:	4642      	mov	r2, r8
     1a4:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     1a6:	2300      	movs	r3, #0
     1a8:	466a      	mov	r2, sp
     1aa:	70d3      	strb	r3, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     1ac:	6970      	ldr	r0, [r6, #20]
	uint32_t pad1 = config->pinmux_pad1;
     1ae:	69b5      	ldr	r5, [r6, #24]
	if (pad0 == PINMUX_DEFAULT) {
     1b0:	2800      	cmp	r0, #0
     1b2:	d035      	beq.n	220 <i2c_slave_init+0x11c>
	pin_conf.mux_position = pad0 & 0xFFFF;
     1b4:	466b      	mov	r3, sp
     1b6:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     1b8:	2302      	movs	r3, #2
     1ba:	466a      	mov	r2, sp
     1bc:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     1be:	0c00      	lsrs	r0, r0, #16
     1c0:	b2c0      	uxtb	r0, r0
     1c2:	4669      	mov	r1, sp
     1c4:	4b24      	ldr	r3, [pc, #144]	; (258 <i2c_slave_init+0x154>)
     1c6:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     1c8:	2d00      	cmp	r5, #0
     1ca:	d02e      	beq.n	22a <i2c_slave_init+0x126>
	pin_conf.mux_position = pad1 & 0xFFFF;
     1cc:	466b      	mov	r3, sp
     1ce:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     1d0:	2302      	movs	r3, #2
     1d2:	466a      	mov	r2, sp
     1d4:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     1d6:	0c2d      	lsrs	r5, r5, #16
     1d8:	b2e8      	uxtb	r0, r5
     1da:	4669      	mov	r1, sp
     1dc:	4b1e      	ldr	r3, [pc, #120]	; (258 <i2c_slave_init+0x154>)
     1de:	4798      	blx	r3
	if (config->run_in_standby || system_is_debugger_present()) {
     1e0:	7cf3      	ldrb	r3, [r6, #19]
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     1e2:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     1e4:	2b00      	cmp	r3, #0
     1e6:	d104      	bne.n	1f2 <i2c_slave_init+0xee>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     1e8:	4b1c      	ldr	r3, [pc, #112]	; (25c <i2c_slave_init+0x158>)
     1ea:	789b      	ldrb	r3, [r3, #2]
     1ec:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     1ee:	0fdb      	lsrs	r3, r3, #31
     1f0:	01da      	lsls	r2, r3, #7
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     1f2:	6821      	ldr	r1, [r4, #0]
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUT_Pos);
     1f4:	7f33      	ldrb	r3, [r6, #28]
     1f6:	079b      	lsls	r3, r3, #30
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     1f8:	430b      	orrs	r3, r1
     1fa:	6871      	ldr	r1, [r6, #4]
     1fc:	430b      	orrs	r3, r1
     1fe:	4313      	orrs	r3, r2
     200:	6023      	str	r3, [r4, #0]
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
     202:	8972      	ldrh	r2, [r6, #10]
     204:	2380      	movs	r3, #128	; 0x80
     206:	005b      	lsls	r3, r3, #1
     208:	4313      	orrs	r3, r2
     20a:	6063      	str	r3, [r4, #4]
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     20c:	89b3      	ldrh	r3, [r6, #12]
     20e:	005b      	lsls	r3, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
     210:	89f2      	ldrh	r2, [r6, #14]
     212:	0452      	lsls	r2, r2, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     214:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
     216:	7c32      	ldrb	r2, [r6, #16]
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
     218:	4313      	orrs	r3, r2
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     21a:	6163      	str	r3, [r4, #20]
	return _i2c_slave_set_config(module, config);
     21c:	2000      	movs	r0, #0
     21e:	e77e      	b.n	11e <i2c_slave_init+0x1a>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     220:	2100      	movs	r1, #0
     222:	0020      	movs	r0, r4
     224:	4b0e      	ldr	r3, [pc, #56]	; (260 <i2c_slave_init+0x15c>)
     226:	4798      	blx	r3
     228:	e7c4      	b.n	1b4 <i2c_slave_init+0xb0>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     22a:	2101      	movs	r1, #1
     22c:	0020      	movs	r0, r4
     22e:	4b0c      	ldr	r3, [pc, #48]	; (260 <i2c_slave_init+0x15c>)
     230:	4798      	blx	r3
     232:	0005      	movs	r5, r0
     234:	e7ca      	b.n	1cc <i2c_slave_init+0xc8>
     236:	46c0      	nop			; (mov r8, r8)
     238:	000008cd 	.word	0x000008cd
     23c:	40000400 	.word	0x40000400
     240:	00000f91 	.word	0x00000f91
     244:	00000f05 	.word	0x00000f05
     248:	00000709 	.word	0x00000709
     24c:	000002d1 	.word	0x000002d1
     250:	00000909 	.word	0x00000909
     254:	200000dc 	.word	0x200000dc
     258:	00001089 	.word	0x00001089
     25c:	41002000 	.word	0x41002000
     260:	00000755 	.word	0x00000755

00000264 <i2c_slave_register_callback>:
 */
void i2c_slave_register_callback(
		struct i2c_slave_module *const module,
		i2c_slave_callback_t callback,
		enum i2c_slave_callback callback_type)
{
     264:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(callback);

	/* Register callback. */
	module->callbacks[callback_type] = callback;
     266:	1c93      	adds	r3, r2, #2
     268:	009b      	lsls	r3, r3, #2
     26a:	18c3      	adds	r3, r0, r3
     26c:	6059      	str	r1, [r3, #4]

	/* Set corresponding bit to set callback as initiated. */
	module->registered_callback |= (1 << callback_type);
     26e:	2424      	movs	r4, #36	; 0x24
     270:	5d03      	ldrb	r3, [r0, r4]
     272:	2101      	movs	r1, #1
     274:	4091      	lsls	r1, r2
     276:	430b      	orrs	r3, r1
     278:	b2db      	uxtb	r3, r3
     27a:	5503      	strb	r3, [r0, r4]
}
     27c:	bd10      	pop	{r4, pc}

0000027e <i2c_slave_read_packet_job>:
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
     27e:	8d02      	ldrh	r2, [r0, #40]	; 0x28
		return STATUS_BUSY;
     280:	2305      	movs	r3, #5
	if (module->buffer_remaining > 0) {
     282:	2a00      	cmp	r2, #0
     284:	d001      	beq.n	28a <i2c_slave_read_packet_job+0xc>
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	/* Read will begin when master initiates the transfer */
	return STATUS_OK;
}
     286:	0018      	movs	r0, r3
     288:	4770      	bx	lr
	module->buffer           = packet->data;
     28a:	684b      	ldr	r3, [r1, #4]
     28c:	62c3      	str	r3, [r0, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
     28e:	880b      	ldrh	r3, [r1, #0]
     290:	8503      	strh	r3, [r0, #40]	; 0x28
	module->buffer_length    = packet->data_length;
     292:	880b      	ldrh	r3, [r1, #0]
     294:	84c3      	strh	r3, [r0, #38]	; 0x26
	module->status           = STATUS_BUSY;
     296:	3205      	adds	r2, #5
     298:	2331      	movs	r3, #49	; 0x31
     29a:	54c2      	strb	r2, [r0, r3]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     29c:	6803      	ldr	r3, [r0, #0]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
     29e:	3202      	adds	r2, #2
     2a0:	735a      	strb	r2, [r3, #13]
	return STATUS_OK;
     2a2:	2300      	movs	r3, #0
     2a4:	e7ef      	b.n	286 <i2c_slave_read_packet_job+0x8>

000002a6 <i2c_slave_write_packet_job>:
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
     2a6:	8d02      	ldrh	r2, [r0, #40]	; 0x28
		return STATUS_BUSY;
     2a8:	2305      	movs	r3, #5
	if (module->buffer_remaining > 0) {
     2aa:	2a00      	cmp	r2, #0
     2ac:	d001      	beq.n	2b2 <i2c_slave_write_packet_job+0xc>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	return STATUS_OK;
}
     2ae:	0018      	movs	r0, r3
     2b0:	4770      	bx	lr
	module->buffer           = packet->data;
     2b2:	684b      	ldr	r3, [r1, #4]
     2b4:	62c3      	str	r3, [r0, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
     2b6:	880b      	ldrh	r3, [r1, #0]
     2b8:	8503      	strh	r3, [r0, #40]	; 0x28
	module->buffer_length    = packet->data_length;
     2ba:	880b      	ldrh	r3, [r1, #0]
     2bc:	84c3      	strh	r3, [r0, #38]	; 0x26
	module->status           = STATUS_BUSY;
     2be:	3205      	adds	r2, #5
     2c0:	2331      	movs	r3, #49	; 0x31
     2c2:	54c2      	strb	r2, [r0, r3]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     2c4:	6803      	ldr	r3, [r0, #0]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
     2c6:	3202      	adds	r2, #2
     2c8:	735a      	strb	r2, [r3, #13]
	return STATUS_OK;
     2ca:	2300      	movs	r3, #0
     2cc:	e7ef      	b.n	2ae <i2c_slave_write_packet_job+0x8>
	...

000002d0 <_i2c_slave_interrupt_handler>:
 *
 * \param[in] instance Sercom instance that triggered the interrupt
 */
void _i2c_slave_interrupt_handler(
		uint8_t instance)
{
     2d0:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling. */
	struct i2c_slave_module *module =
     2d2:	0080      	lsls	r0, r0, #2
     2d4:	4b9a      	ldr	r3, [pc, #616]	; (540 <_i2c_slave_interrupt_handler+0x270>)
     2d6:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_slave_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     2d8:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
     2da:	2325      	movs	r3, #37	; 0x25
     2dc:	5ce3      	ldrb	r3, [r4, r3]
     2de:	2224      	movs	r2, #36	; 0x24
     2e0:	5ca6      	ldrb	r6, [r4, r2]
	uint8_t callback_mask =
     2e2:	401e      	ands	r6, r3


	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
     2e4:	7bab      	ldrb	r3, [r5, #14]
     2e6:	079b      	lsls	r3, r3, #30
     2e8:	d400      	bmi.n	2ec <_i2c_slave_interrupt_handler+0x1c>
     2ea:	e095      	b.n	418 <_i2c_slave_interrupt_handler+0x148>
	/* Address match */
		/* Check if last transfer is done - repeated start */
		if (module->buffer_length != module->buffer_remaining &&
     2ec:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     2ee:	b29b      	uxth	r3, r3
     2f0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     2f2:	4293      	cmp	r3, r2
     2f4:	d00d      	beq.n	312 <_i2c_slave_interrupt_handler+0x42>
				module->transfer_direction == I2C_TRANSFER_WRITE) {
     2f6:	2330      	movs	r3, #48	; 0x30
     2f8:	5ce3      	ldrb	r3, [r4, r3]
		if (module->buffer_length != module->buffer_remaining &&
     2fa:	2b00      	cmp	r3, #0
     2fc:	d109      	bne.n	312 <_i2c_slave_interrupt_handler+0x42>

			module->status = STATUS_OK;
     2fe:	2231      	movs	r2, #49	; 0x31
     300:	54a3      	strb	r3, [r4, r2]
			module->buffer_length = 0;
     302:	84e3      	strh	r3, [r4, #38]	; 0x26
			module->buffer_remaining = 0;
     304:	8523      	strh	r3, [r4, #40]	; 0x28

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))) {
     306:	07b3      	lsls	r3, r6, #30
     308:	d50b      	bpl.n	322 <_i2c_slave_interrupt_handler+0x52>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
     30a:	6923      	ldr	r3, [r4, #16]
     30c:	0020      	movs	r0, r4
     30e:	4798      	blx	r3
     310:	e007      	b.n	322 <_i2c_slave_interrupt_handler+0x52>
			}
		} else if (module->buffer_length != module->buffer_remaining &&
     312:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     314:	b29b      	uxth	r3, r3
     316:	429a      	cmp	r2, r3
     318:	d003      	beq.n	322 <_i2c_slave_interrupt_handler+0x52>
				module->transfer_direction == I2C_TRANSFER_READ) {
     31a:	2330      	movs	r3, #48	; 0x30
     31c:	5ce3      	ldrb	r3, [r4, r3]
		} else if (module->buffer_length != module->buffer_remaining &&
     31e:	2b01      	cmp	r3, #1
     320:	d022      	beq.n	368 <_i2c_slave_interrupt_handler+0x98>
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))) {
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
			}
		}

		if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     322:	8a2a      	ldrh	r2, [r5, #16]
     324:	2343      	movs	r3, #67	; 0x43
     326:	421a      	tst	r2, r3
     328:	d004      	beq.n	334 <_i2c_slave_interrupt_handler+0x64>
				SERCOM_I2CS_STATUS_COLL | SERCOM_I2CS_STATUS_LOWTOUT)) {
			/* An error occurred in last packet transfer */
			module->status = STATUS_ERR_IO;
     32a:	2210      	movs	r2, #16
     32c:	3b12      	subs	r3, #18
     32e:	54e2      	strb	r2, [r4, r3]

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER))) {
     330:	06b3      	lsls	r3, r6, #26
     332:	d424      	bmi.n	37e <_i2c_slave_interrupt_handler+0xae>
				module->callbacks[I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER](module);
			}
		}
		if (module->nack_on_address) {
     334:	7a23      	ldrb	r3, [r4, #8]
     336:	2b00      	cmp	r3, #0
     338:	d125      	bne.n	386 <_i2c_slave_interrupt_handler+0xb6>
			/* NACK address, workaround 13574 */
			_i2c_slave_set_ctrlb_ackact(module, false);
		} else if (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR) {
     33a:	8a2b      	ldrh	r3, [r5, #16]
     33c:	071b      	lsls	r3, r3, #28
     33e:	d54a      	bpl.n	3d6 <_i2c_slave_interrupt_handler+0x106>
			/* Set transfer direction in module instance */
			module->transfer_direction = I2C_TRANSFER_READ;
     340:	2201      	movs	r2, #1
     342:	2330      	movs	r3, #48	; 0x30
     344:	54e2      	strb	r2, [r4, r3]

			/* Read request from master */
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST)) {
     346:	0773      	lsls	r3, r6, #29
     348:	d438      	bmi.n	3bc <_i2c_slave_interrupt_handler+0xec>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_REQUEST](module);
			}

			if (module->buffer_length == 0) {
     34a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     34c:	b29b      	uxth	r3, r3
     34e:	2b00      	cmp	r3, #0
     350:	d138      	bne.n	3c4 <_i2c_slave_interrupt_handler+0xf4>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     352:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     354:	4b7b      	ldr	r3, [pc, #492]	; (544 <_i2c_slave_interrupt_handler+0x274>)
     356:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     358:	2300      	movs	r3, #0
     35a:	822b      	strh	r3, [r5, #16]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     35c:	2380      	movs	r3, #128	; 0x80
     35e:	02db      	lsls	r3, r3, #11
     360:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     362:	4b79      	ldr	r3, [pc, #484]	; (548 <_i2c_slave_interrupt_handler+0x278>)
     364:	4798      	blx	r3
     366:	e018      	b.n	39a <_i2c_slave_interrupt_handler+0xca>
			module->status = STATUS_OK;
     368:	2300      	movs	r3, #0
     36a:	2231      	movs	r2, #49	; 0x31
     36c:	54a3      	strb	r3, [r4, r2]
			module->buffer_length = 0;
     36e:	84e3      	strh	r3, [r4, #38]	; 0x26
			module->buffer_remaining = 0;
     370:	8523      	strh	r3, [r4, #40]	; 0x28
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))) {
     372:	07f3      	lsls	r3, r6, #31
     374:	d5d5      	bpl.n	322 <_i2c_slave_interrupt_handler+0x52>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
     376:	68e3      	ldr	r3, [r4, #12]
     378:	0020      	movs	r0, r4
     37a:	4798      	blx	r3
     37c:	e7d1      	b.n	322 <_i2c_slave_interrupt_handler+0x52>
				module->callbacks[I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER](module);
     37e:	6a23      	ldr	r3, [r4, #32]
     380:	0020      	movs	r0, r4
     382:	4798      	blx	r3
     384:	e7d6      	b.n	334 <_i2c_slave_interrupt_handler+0x64>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     386:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     388:	4b6e      	ldr	r3, [pc, #440]	; (544 <_i2c_slave_interrupt_handler+0x274>)
     38a:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     38c:	2300      	movs	r3, #0
     38e:	822b      	strh	r3, [r5, #16]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     390:	2380      	movs	r3, #128	; 0x80
     392:	02db      	lsls	r3, r3, #11
     394:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     396:	4b6c      	ldr	r3, [pc, #432]	; (548 <_i2c_slave_interrupt_handler+0x278>)
     398:	4798      	blx	r3
		struct i2c_slave_module *const module)
{
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     39a:	6823      	ldr	r3, [r4, #0]
	/*
	 * Below code instead i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_CMD(0x3);
	 * CMD=0x3 clears all interrupts, so to keep the result similar
	 * PREC is cleared if it was set
	 */
	if (i2c_hw->INTFLAG.bit.PREC) {
     39c:	7b9a      	ldrb	r2, [r3, #14]
     39e:	07d2      	lsls	r2, r2, #31
     3a0:	d501      	bpl.n	3a6 <_i2c_slave_interrupt_handler+0xd6>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     3a2:	2201      	movs	r2, #1
     3a4:	739a      	strb	r2, [r3, #14]
	}
	i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_AMATCH;
     3a6:	2202      	movs	r2, #2
     3a8:	739a      	strb	r2, [r3, #14]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     3aa:	6824      	ldr	r4, [r4, #0]
	cpu_irq_enter_critical();
     3ac:	4b65      	ldr	r3, [pc, #404]	; (544 <_i2c_slave_interrupt_handler+0x274>)
     3ae:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     3b0:	2300      	movs	r3, #0
     3b2:	8223      	strh	r3, [r4, #16]
		i2c_hw->CTRLB.reg = 0;
     3b4:	6063      	str	r3, [r4, #4]
	cpu_irq_leave_critical();
     3b6:	4b64      	ldr	r3, [pc, #400]	; (548 <_i2c_slave_interrupt_handler+0x278>)
     3b8:	4798      	blx	r3
			} else {
				_i2c_slave_write(module);
			}
		}
	}
}
     3ba:	bd70      	pop	{r4, r5, r6, pc}
				module->callbacks[I2C_SLAVE_CALLBACK_READ_REQUEST](module);
     3bc:	6963      	ldr	r3, [r4, #20]
     3be:	0020      	movs	r0, r4
     3c0:	4798      	blx	r3
     3c2:	e7c2      	b.n	34a <_i2c_slave_interrupt_handler+0x7a>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     3c4:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     3c6:	4b5f      	ldr	r3, [pc, #380]	; (544 <_i2c_slave_interrupt_handler+0x274>)
     3c8:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     3ca:	2300      	movs	r3, #0
     3cc:	822b      	strh	r3, [r5, #16]
		i2c_hw->CTRLB.reg = 0;
     3ce:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     3d0:	4b5d      	ldr	r3, [pc, #372]	; (548 <_i2c_slave_interrupt_handler+0x278>)
     3d2:	4798      	blx	r3
     3d4:	e7e1      	b.n	39a <_i2c_slave_interrupt_handler+0xca>
			module->transfer_direction = I2C_TRANSFER_WRITE;
     3d6:	2200      	movs	r2, #0
     3d8:	2330      	movs	r3, #48	; 0x30
     3da:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)) {
     3dc:	0733      	lsls	r3, r6, #28
     3de:	d40e      	bmi.n	3fe <_i2c_slave_interrupt_handler+0x12e>
			if (module->buffer_length == 0) {
     3e0:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     3e2:	b29b      	uxth	r3, r3
     3e4:	2b00      	cmp	r3, #0
     3e6:	d10e      	bne.n	406 <_i2c_slave_interrupt_handler+0x136>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     3e8:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     3ea:	4b56      	ldr	r3, [pc, #344]	; (544 <_i2c_slave_interrupt_handler+0x274>)
     3ec:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     3ee:	2300      	movs	r3, #0
     3f0:	822b      	strh	r3, [r5, #16]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     3f2:	2380      	movs	r3, #128	; 0x80
     3f4:	02db      	lsls	r3, r3, #11
     3f6:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     3f8:	4b53      	ldr	r3, [pc, #332]	; (548 <_i2c_slave_interrupt_handler+0x278>)
     3fa:	4798      	blx	r3
     3fc:	e7cd      	b.n	39a <_i2c_slave_interrupt_handler+0xca>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_REQUEST](module);
     3fe:	69a3      	ldr	r3, [r4, #24]
     400:	0020      	movs	r0, r4
     402:	4798      	blx	r3
     404:	e7ec      	b.n	3e0 <_i2c_slave_interrupt_handler+0x110>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     406:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     408:	4b4e      	ldr	r3, [pc, #312]	; (544 <_i2c_slave_interrupt_handler+0x274>)
     40a:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     40c:	2300      	movs	r3, #0
     40e:	822b      	strh	r3, [r5, #16]
		i2c_hw->CTRLB.reg = 0;
     410:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     412:	4b4d      	ldr	r3, [pc, #308]	; (548 <_i2c_slave_interrupt_handler+0x278>)
     414:	4798      	blx	r3
     416:	e7c0      	b.n	39a <_i2c_slave_interrupt_handler+0xca>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
     418:	7bab      	ldrb	r3, [r5, #14]
     41a:	07db      	lsls	r3, r3, #31
     41c:	d52e      	bpl.n	47c <_i2c_slave_interrupt_handler+0x1ac>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     41e:	2301      	movs	r3, #1
     420:	73ab      	strb	r3, [r5, #14]
		i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_PREC | SERCOM_I2CS_INTFLAG_DRDY;
     422:	3304      	adds	r3, #4
     424:	732b      	strb	r3, [r5, #12]
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
     426:	3320      	adds	r3, #32
     428:	5ce3      	ldrb	r3, [r4, r3]
     42a:	075b      	lsls	r3, r3, #29
     42c:	d405      	bmi.n	43a <_i2c_slave_interrupt_handler+0x16a>
				|| (module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)))) {
     42e:	2325      	movs	r3, #37	; 0x25
     430:	5ce3      	ldrb	r3, [r4, r3]
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
     432:	071b      	lsls	r3, r3, #28
     434:	d401      	bmi.n	43a <_i2c_slave_interrupt_handler+0x16a>
			i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_AMATCH;
     436:	2302      	movs	r3, #2
     438:	732b      	strb	r3, [r5, #12]
		if (!(module->status == STATUS_ERR_OVERFLOW || module->status == STATUS_ERR_IO)) {
     43a:	2331      	movs	r3, #49	; 0x31
     43c:	5ce3      	ldrb	r3, [r4, r3]
     43e:	2b1e      	cmp	r3, #30
     440:	d0bb      	beq.n	3ba <_i2c_slave_interrupt_handler+0xea>
     442:	2331      	movs	r3, #49	; 0x31
     444:	5ce3      	ldrb	r3, [r4, r3]
     446:	2b10      	cmp	r3, #16
     448:	d0b7      	beq.n	3ba <_i2c_slave_interrupt_handler+0xea>
			module->status = STATUS_OK;
     44a:	2300      	movs	r3, #0
     44c:	2231      	movs	r2, #49	; 0x31
     44e:	54a3      	strb	r3, [r4, r2]
			module->buffer_length = 0;
     450:	84e3      	strh	r3, [r4, #38]	; 0x26
			module->buffer_remaining = 0;
     452:	8523      	strh	r3, [r4, #40]	; 0x28
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))
     454:	07b3      	lsls	r3, r6, #30
     456:	d503      	bpl.n	460 <_i2c_slave_interrupt_handler+0x190>
					&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     458:	2330      	movs	r3, #48	; 0x30
     45a:	5ce3      	ldrb	r3, [r4, r3]
     45c:	2b00      	cmp	r3, #0
     45e:	d009      	beq.n	474 <_i2c_slave_interrupt_handler+0x1a4>
			} else if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))
     460:	07f3      	lsls	r3, r6, #31
     462:	d5aa      	bpl.n	3ba <_i2c_slave_interrupt_handler+0xea>
					&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     464:	2330      	movs	r3, #48	; 0x30
     466:	5ce3      	ldrb	r3, [r4, r3]
     468:	2b01      	cmp	r3, #1
     46a:	d1a6      	bne.n	3ba <_i2c_slave_interrupt_handler+0xea>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
     46c:	68e3      	ldr	r3, [r4, #12]
     46e:	0020      	movs	r0, r4
     470:	4798      	blx	r3
     472:	e7a2      	b.n	3ba <_i2c_slave_interrupt_handler+0xea>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
     474:	6923      	ldr	r3, [r4, #16]
     476:	0020      	movs	r0, r4
     478:	4798      	blx	r3
     47a:	e79e      	b.n	3ba <_i2c_slave_interrupt_handler+0xea>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
     47c:	7bab      	ldrb	r3, [r5, #14]
     47e:	075b      	lsls	r3, r3, #29
     480:	d59b      	bpl.n	3ba <_i2c_slave_interrupt_handler+0xea>
		if (module->buffer_remaining <= 0 ||
     482:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     484:	2b00      	cmp	r3, #0
     486:	d01d      	beq.n	4c4 <_i2c_slave_interrupt_handler+0x1f4>
				(module->transfer_direction == I2C_TRANSFER_READ &&
     488:	2230      	movs	r2, #48	; 0x30
     48a:	5ca2      	ldrb	r2, [r4, r2]
		if (module->buffer_remaining <= 0 ||
     48c:	2a01      	cmp	r2, #1
     48e:	d012      	beq.n	4b6 <_i2c_slave_interrupt_handler+0x1e6>
		} else if (module->buffer_length > 0 && module->buffer_remaining > 0) {
     490:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     492:	b29b      	uxth	r3, r3
     494:	2b00      	cmp	r3, #0
     496:	d100      	bne.n	49a <_i2c_slave_interrupt_handler+0x1ca>
     498:	e78f      	b.n	3ba <_i2c_slave_interrupt_handler+0xea>
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     49a:	2330      	movs	r3, #48	; 0x30
     49c:	5ce3      	ldrb	r3, [r4, r3]
     49e:	2b00      	cmp	r3, #0
     4a0:	d043      	beq.n	52a <_i2c_slave_interrupt_handler+0x25a>
	i2c_hw->DATA.reg = *(module->buffer++);
     4a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     4a4:	1c5a      	adds	r2, r3, #1
     4a6:	62e2      	str	r2, [r4, #44]	; 0x2c
     4a8:	781b      	ldrb	r3, [r3, #0]
     4aa:	b2db      	uxtb	r3, r3
     4ac:	762b      	strb	r3, [r5, #24]
	module->buffer_remaining--;
     4ae:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     4b0:	3b01      	subs	r3, #1
     4b2:	8523      	strh	r3, [r4, #40]	; 0x28
}
     4b4:	e781      	b.n	3ba <_i2c_slave_interrupt_handler+0xea>
				(module->buffer_length > module->buffer_remaining) &&
     4b6:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
     4b8:	b292      	uxth	r2, r2
				(module->transfer_direction == I2C_TRANSFER_READ &&
     4ba:	4293      	cmp	r3, r2
     4bc:	d2e8      	bcs.n	490 <_i2c_slave_interrupt_handler+0x1c0>
				(i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_RXNACK))) {
     4be:	8a2b      	ldrh	r3, [r5, #16]
				(module->buffer_length > module->buffer_remaining) &&
     4c0:	075b      	lsls	r3, r3, #29
     4c2:	d5e5      	bpl.n	490 <_i2c_slave_interrupt_handler+0x1c0>
			module->buffer_remaining = 0;
     4c4:	2300      	movs	r3, #0
     4c6:	8523      	strh	r3, [r4, #40]	; 0x28
			module->buffer_length = 0;
     4c8:	84e3      	strh	r3, [r4, #38]	; 0x26
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     4ca:	3330      	adds	r3, #48	; 0x30
     4cc:	5ce3      	ldrb	r3, [r4, r3]
     4ce:	2b00      	cmp	r3, #0
     4d0:	d117      	bne.n	502 <_i2c_slave_interrupt_handler+0x232>
	cpu_irq_enter_critical();
     4d2:	4b1c      	ldr	r3, [pc, #112]	; (544 <_i2c_slave_interrupt_handler+0x274>)
     4d4:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     4d6:	2300      	movs	r3, #0
     4d8:	822b      	strh	r3, [r5, #16]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     4da:	2380      	movs	r3, #128	; 0x80
     4dc:	02db      	lsls	r3, r3, #11
     4de:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     4e0:	4b19      	ldr	r3, [pc, #100]	; (548 <_i2c_slave_interrupt_handler+0x278>)
     4e2:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     4e4:	686a      	ldr	r2, [r5, #4]
     4e6:	2380      	movs	r3, #128	; 0x80
     4e8:	029b      	lsls	r3, r3, #10
     4ea:	4313      	orrs	r3, r2
     4ec:	606b      	str	r3, [r5, #4]
				module->status = STATUS_ERR_OVERFLOW;
     4ee:	221e      	movs	r2, #30
     4f0:	2331      	movs	r3, #49	; 0x31
     4f2:	54e2      	strb	r2, [r4, r3]
				if (callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR)) {
     4f4:	06f3      	lsls	r3, r6, #27
     4f6:	d400      	bmi.n	4fa <_i2c_slave_interrupt_handler+0x22a>
     4f8:	e75f      	b.n	3ba <_i2c_slave_interrupt_handler+0xea>
					module->callbacks[I2C_SLAVE_CALLBACK_ERROR](module);
     4fa:	69e3      	ldr	r3, [r4, #28]
     4fc:	0020      	movs	r0, r4
     4fe:	4798      	blx	r3
     500:	e75b      	b.n	3ba <_i2c_slave_interrupt_handler+0xea>
	cpu_irq_enter_critical();
     502:	4b10      	ldr	r3, [pc, #64]	; (544 <_i2c_slave_interrupt_handler+0x274>)
     504:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     506:	2300      	movs	r3, #0
     508:	822b      	strh	r3, [r5, #16]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     50a:	2380      	movs	r3, #128	; 0x80
     50c:	02db      	lsls	r3, r3, #11
     50e:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     510:	4b0d      	ldr	r3, [pc, #52]	; (548 <_i2c_slave_interrupt_handler+0x278>)
     512:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     514:	686a      	ldr	r2, [r5, #4]
     516:	2380      	movs	r3, #128	; 0x80
     518:	029b      	lsls	r3, r3, #10
     51a:	4313      	orrs	r3, r2
     51c:	606b      	str	r3, [r5, #4]
				module->status = STATUS_OK;
     51e:	2331      	movs	r3, #49	; 0x31
     520:	2200      	movs	r2, #0
     522:	54e2      	strb	r2, [r4, r3]
				i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_DRDY;
     524:	3b2d      	subs	r3, #45	; 0x2d
     526:	732b      	strb	r3, [r5, #12]
     528:	e747      	b.n	3ba <_i2c_slave_interrupt_handler+0xea>
	*(module->buffer++) = i2c_hw->DATA.reg;
     52a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
     52c:	1c53      	adds	r3, r2, #1
     52e:	62e3      	str	r3, [r4, #44]	; 0x2c
     530:	7e2b      	ldrb	r3, [r5, #24]
     532:	b2db      	uxtb	r3, r3
     534:	7013      	strb	r3, [r2, #0]
	module->buffer_remaining--;
     536:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     538:	3b01      	subs	r3, #1
     53a:	8523      	strh	r3, [r4, #40]	; 0x28
     53c:	e73d      	b.n	3ba <_i2c_slave_interrupt_handler+0xea>
     53e:	46c0      	nop			; (mov r8, r8)
     540:	200000dc 	.word	0x200000dc
     544:	00000b09 	.word	0x00000b09
     548:	00000b49 	.word	0x00000b49

0000054c <i2c_write_complete_callback>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     54c:	2280      	movs	r2, #128	; 0x80
     54e:	01d2      	lsls	r2, r2, #7
     550:	4b01      	ldr	r3, [pc, #4]	; (558 <i2c_write_complete_callback+0xc>)
     552:	61da      	str	r2, [r3, #28]
 **********************************************************************/
void i2c_write_complete_callback(struct i2c_slave_module *const module)
{
	LED_Toggle(LED0);
		
}
     554:	4770      	bx	lr
     556:	46c0      	nop			; (mov r8, r8)
     558:	41004400 	.word	0x41004400

0000055c <i2c_read_complete_callback>:
     55c:	2280      	movs	r2, #128	; 0x80
     55e:	01d2      	lsls	r2, r2, #7
     560:	4b01      	ldr	r3, [pc, #4]	; (568 <i2c_read_complete_callback+0xc>)
     562:	61da      	str	r2, [r3, #28]
 **********************************************************************/
void i2c_read_complete_callback(struct i2c_slave_module *const module)
{
	LED_Toggle(LED0);

}
     564:	4770      	bx	lr
     566:	46c0      	nop			; (mov r8, r8)
     568:	41004400 	.word	0x41004400

0000056c <i2c_read_request_callback>:
 * @return				- void
 *
 * @note				- I2C Read Callback
 **********************************************************************/
void i2c_read_request_callback(	struct i2c_slave_module *const module)
{
     56c:	b510      	push	{r4, lr}
	/* Init i2c packet */
	//rw_packet.data_length = DATA_LENGTH;
	//rw_packet.data        = write_buffer;

	rw_packet.data_length = sizeof(cmd_resp);
     56e:	4904      	ldr	r1, [pc, #16]	; (580 <i2c_read_request_callback+0x14>)
     570:	230c      	movs	r3, #12
     572:	800b      	strh	r3, [r1, #0]
	//rw_packet.data_length = 10;
	rw_packet.data = (uint8_t *)&cmd_resp;
     574:	4b03      	ldr	r3, [pc, #12]	; (584 <i2c_read_request_callback+0x18>)
     576:	604b      	str	r3, [r1, #4]

	/* Write buffer to master */
	i2c_slave_write_packet_job(module, &rw_packet);
     578:	4b03      	ldr	r3, [pc, #12]	; (588 <i2c_read_request_callback+0x1c>)
     57a:	4798      	blx	r3
	
	//LED_Toggle(LED0);
}
     57c:	bd10      	pop	{r4, pc}
     57e:	46c0      	nop			; (mov r8, r8)
     580:	20000078 	.word	0x20000078
     584:	20000060 	.word	0x20000060
     588:	000002a7 	.word	0x000002a7

0000058c <i2c_write_request_callback>:
 * @return				- void
 *
 * @note				- I2C Write Callback
 **********************************************************************/
void i2c_write_request_callback(struct i2c_slave_module *const module)
{
     58c:	b510      	push	{r4, lr}
	/* Init i2c packet */
	//rw_packet.data_length = DATA_LENGTH;
	//rw_packet.data        = read_buffer;
	rw_packet.data_length = sizeof(cmd_sent);
     58e:	4904      	ldr	r1, [pc, #16]	; (5a0 <i2c_write_request_callback+0x14>)
     590:	2308      	movs	r3, #8
     592:	800b      	strh	r3, [r1, #0]
	//rw_packet.data_length = 10
	rw_packet.data = (uint8_t *)&cmd_sent;
     594:	4b03      	ldr	r3, [pc, #12]	; (5a4 <i2c_write_request_callback+0x18>)
     596:	604b      	str	r3, [r1, #4]


	/* Read buffer from master */
	//i2c_slave_read_packet_job(module, &rw_packet);

	if (i2c_slave_read_packet_job(module, &rw_packet) != STATUS_OK)
     598:	4b03      	ldr	r3, [pc, #12]	; (5a8 <i2c_write_request_callback+0x1c>)
     59a:	4798      	blx	r3
	{
	}
}
     59c:	bd10      	pop	{r4, pc}
     59e:	46c0      	nop			; (mov r8, r8)
     5a0:	20000078 	.word	0x20000078
     5a4:	20000080 	.word	0x20000080
     5a8:	0000027f 	.word	0x0000027f

000005ac <SysTick_Handler>:
}
     5ac:	4770      	bx	lr
	...

000005b0 <configure_i2c_slave>:
{
     5b0:	b570      	push	{r4, r5, r6, lr}
static inline void i2c_slave_get_config_defaults(
		struct i2c_slave_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->enable_scl_low_timeout = false;
     5b2:	4a17      	ldr	r2, [pc, #92]	; (610 <configure_i2c_slave+0x60>)
     5b4:	2100      	movs	r1, #0
     5b6:	7011      	strb	r1, [r2, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
     5b8:	2380      	movs	r3, #128	; 0x80
     5ba:	039b      	lsls	r3, r3, #14
     5bc:	6053      	str	r3, [r2, #4]
	config->buffer_timeout = 65535;
     5be:	2301      	movs	r3, #1
     5c0:	425b      	negs	r3, r3
     5c2:	8113      	strh	r3, [r2, #8]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
     5c4:	2300      	movs	r3, #0
     5c6:	8151      	strh	r1, [r2, #10]
	config->address = 0;
	config->address_mask = 0;
     5c8:	81d1      	strh	r1, [r2, #14]
#ifdef FEATURE_I2C_10_BIT_ADDRESS
	config->ten_bit_address = false;
#endif
	config->enable_general_call_address = false;
     5ca:	7413      	strb	r3, [r2, #16]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
#endif
#if I2C_SLAVE_CALLBACK_MODE == true
	config->enable_nack_on_address = false;
     5cc:	7453      	strb	r3, [r2, #17]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     5ce:	7493      	strb	r3, [r2, #18]
	config->run_in_standby = false;
     5d0:	74d3      	strb	r3, [r2, #19]
	config->pinmux_pad0 = PINMUX_DEFAULT;
     5d2:	6151      	str	r1, [r2, #20]
	config->pinmux_pad1 = PINMUX_DEFAULT;
     5d4:	6191      	str	r1, [r2, #24]
	config->scl_low_timeout  = false;
     5d6:	7713      	strb	r3, [r2, #28]
	config_i2c_slave.address      = I2C_SLAVE_ADDRESS;
     5d8:	2318      	movs	r3, #24
     5da:	8193      	strh	r3, [r2, #12]
	i2c_slave_init(&i2c_slave_instance, CONF_I2C_SLAVE_MODULE, &config_i2c_slave);
     5dc:	4d0d      	ldr	r5, [pc, #52]	; (614 <configure_i2c_slave+0x64>)
     5de:	490e      	ldr	r1, [pc, #56]	; (618 <configure_i2c_slave+0x68>)
     5e0:	0028      	movs	r0, r5
     5e2:	4b0e      	ldr	r3, [pc, #56]	; (61c <configure_i2c_slave+0x6c>)
     5e4:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     5e6:	682c      	ldr	r4, [r5, #0]

#if I2C_SLAVE_CALLBACK_MODE == true
	/* Enable global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     5e8:	0020      	movs	r0, r4
     5ea:	4b0d      	ldr	r3, [pc, #52]	; (620 <configure_i2c_slave+0x70>)
     5ec:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     5ee:	231f      	movs	r3, #31
     5f0:	4018      	ands	r0, r3
     5f2:	3b1e      	subs	r3, #30
     5f4:	4083      	lsls	r3, r0
     5f6:	4a0b      	ldr	r2, [pc, #44]	; (624 <configure_i2c_slave+0x74>)
     5f8:	6013      	str	r3, [r2, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     5fa:	682a      	ldr	r2, [r5, #0]
	return (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_SYNCBUSY);
     5fc:	8a13      	ldrh	r3, [r2, #16]
	while (i2c_slave_is_syncing(module)) {
     5fe:	b21b      	sxth	r3, r3
     600:	2b00      	cmp	r3, #0
     602:	dbfb      	blt.n	5fc <configure_i2c_slave+0x4c>

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);

	/* Enable module */
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
     604:	6823      	ldr	r3, [r4, #0]
     606:	2202      	movs	r2, #2
     608:	4313      	orrs	r3, r2
     60a:	6023      	str	r3, [r4, #0]
}
     60c:	bd70      	pop	{r4, r5, r6, pc}
     60e:	46c0      	nop			; (mov r8, r8)
     610:	20000088 	.word	0x20000088
     614:	200000a8 	.word	0x200000a8
     618:	42001000 	.word	0x42001000
     61c:	00000105 	.word	0x00000105
     620:	00000945 	.word	0x00000945
     624:	e000e100 	.word	0xe000e100

00000628 <configure_i2c_slave_callbacks>:
{
     628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	i2c_slave_register_callback(&i2c_slave_instance, i2c_read_request_callback,	I2C_SLAVE_CALLBACK_READ_REQUEST);
     62a:	4c14      	ldr	r4, [pc, #80]	; (67c <configure_i2c_slave_callbacks+0x54>)
     62c:	2202      	movs	r2, #2
     62e:	4914      	ldr	r1, [pc, #80]	; (680 <configure_i2c_slave_callbacks+0x58>)
     630:	0020      	movs	r0, r4
     632:	4e14      	ldr	r6, [pc, #80]	; (684 <configure_i2c_slave_callbacks+0x5c>)
     634:	47b0      	blx	r6
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
     636:	2525      	movs	r5, #37	; 0x25
     638:	5d63      	ldrb	r3, [r4, r5]
     63a:	2204      	movs	r2, #4
     63c:	4313      	orrs	r3, r2
     63e:	5563      	strb	r3, [r4, r5]

	/* Enable address callback */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
	if (callback_type == I2C_SLAVE_CALLBACK_READ_REQUEST ||
			callback_type == I2C_SLAVE_CALLBACK_WRITE_REQUEST) {
		i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH;
     640:	2702      	movs	r7, #2
     642:	6823      	ldr	r3, [r4, #0]
     644:	735f      	strb	r7, [r3, #13]
	i2c_slave_register_callback(&i2c_slave_instance, i2c_write_request_callback, I2C_SLAVE_CALLBACK_WRITE_REQUEST);
     646:	3a01      	subs	r2, #1
     648:	490f      	ldr	r1, [pc, #60]	; (688 <configure_i2c_slave_callbacks+0x60>)
     64a:	0020      	movs	r0, r4
     64c:	47b0      	blx	r6
	module->enabled_callback |= (1 << callback_type);
     64e:	5d63      	ldrb	r3, [r4, r5]
     650:	2208      	movs	r2, #8
     652:	4313      	orrs	r3, r2
     654:	5563      	strb	r3, [r4, r5]
		i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH;
     656:	6823      	ldr	r3, [r4, #0]
     658:	735f      	strb	r7, [r3, #13]
	i2c_slave_register_callback(&i2c_slave_instance, i2c_write_complete_callback, I2C_SLAVE_CALLBACK_WRITE_COMPLETE);
     65a:	2200      	movs	r2, #0
     65c:	490b      	ldr	r1, [pc, #44]	; (68c <configure_i2c_slave_callbacks+0x64>)
     65e:	0020      	movs	r0, r4
     660:	47b0      	blx	r6
	module->enabled_callback |= (1 << callback_type);
     662:	5d63      	ldrb	r3, [r4, r5]
     664:	2201      	movs	r2, #1
     666:	4313      	orrs	r3, r2
     668:	5563      	strb	r3, [r4, r5]
	i2c_slave_register_callback(&i2c_slave_instance, i2c_read_complete_callback, I2C_SLAVE_CALLBACK_READ_COMPLETE);
     66a:	4909      	ldr	r1, [pc, #36]	; (690 <configure_i2c_slave_callbacks+0x68>)
     66c:	0020      	movs	r0, r4
     66e:	47b0      	blx	r6
     670:	5d63      	ldrb	r3, [r4, r5]
     672:	2202      	movs	r2, #2
     674:	4313      	orrs	r3, r2
     676:	5563      	strb	r3, [r4, r5]
}
     678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     67a:	46c0      	nop			; (mov r8, r8)
     67c:	200000a8 	.word	0x200000a8
     680:	0000056d 	.word	0x0000056d
     684:	00000265 	.word	0x00000265
     688:	0000058d 	.word	0x0000058d
     68c:	0000054d 	.word	0x0000054d
     690:	0000055d 	.word	0x0000055d

00000694 <sys_config>:
 * @return				- void
 *
 * @note				- 
 ******************************************************************************************************/
void sys_config(void)
{
     694:	b510      	push	{r4, lr}
	SysTick_Config(system_gclk_gen_get_hz(GCLK_GENERATOR_0));
     696:	2000      	movs	r0, #0
     698:	4b13      	ldr	r3, [pc, #76]	; (6e8 <sys_config+0x54>)
     69a:	4798      	blx	r3
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
     69c:	3801      	subs	r0, #1
     69e:	4b13      	ldr	r3, [pc, #76]	; (6ec <sys_config+0x58>)
     6a0:	4298      	cmp	r0, r3
     6a2:	d80d      	bhi.n	6c0 <sys_config+0x2c>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
     6a4:	4a12      	ldr	r2, [pc, #72]	; (6f0 <sys_config+0x5c>)
     6a6:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
     6a8:	4812      	ldr	r0, [pc, #72]	; (6f4 <sys_config+0x60>)
     6aa:	6a03      	ldr	r3, [r0, #32]
     6ac:	021b      	lsls	r3, r3, #8
     6ae:	0a1b      	lsrs	r3, r3, #8
     6b0:	21c0      	movs	r1, #192	; 0xc0
     6b2:	0609      	lsls	r1, r1, #24
     6b4:	430b      	orrs	r3, r1
     6b6:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
     6b8:	2300      	movs	r3, #0
     6ba:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
     6bc:	3307      	adds	r3, #7
     6be:	6013      	str	r3, [r2, #0]

	configure_i2c_slave();
     6c0:	4b0d      	ldr	r3, [pc, #52]	; (6f8 <sys_config+0x64>)
     6c2:	4798      	blx	r3
	configure_i2c_slave_callbacks();
     6c4:	4b0d      	ldr	r3, [pc, #52]	; (6fc <sys_config+0x68>)
     6c6:	4798      	blx	r3

		cmd_resp.lastCmdRxd = 0x11;
     6c8:	4b0d      	ldr	r3, [pc, #52]	; (700 <sys_config+0x6c>)
     6ca:	2211      	movs	r2, #17
     6cc:	711a      	strb	r2, [r3, #4]
		cmd_resp.lastCmdStatus = 0x22;
     6ce:	3211      	adds	r2, #17
     6d0:	715a      	strb	r2, [r3, #5]
		cmd_resp.ID = 0x33;
     6d2:	3211      	adds	r2, #17
     6d4:	719a      	strb	r2, [r3, #6]
		cmd_resp.config = 0x44;
     6d6:	3211      	adds	r2, #17
     6d8:	71da      	strb	r2, [r3, #7]
		cmd_resp.status = 0x55;
     6da:	3211      	adds	r2, #17
     6dc:	721a      	strb	r2, [r3, #8]
		cmd_resp.motorStatus = 0x66;
     6de:	3211      	adds	r2, #17
     6e0:	725a      	strb	r2, [r3, #9]
		cmd_resp.encoderLoc= 0xAABBCCDD;
     6e2:	4a08      	ldr	r2, [pc, #32]	; (704 <sys_config+0x70>)
     6e4:	601a      	str	r2, [r3, #0]
		//cmd_resp.encoderLoc= 0xAABB;

     6e6:	bd10      	pop	{r4, pc}
     6e8:	00000e79 	.word	0x00000e79
     6ec:	00ffffff 	.word	0x00ffffff
     6f0:	e000e010 	.word	0xe000e010
     6f4:	e000ed00 	.word	0xe000ed00
     6f8:	000005b1 	.word	0x000005b1
     6fc:	00000629 	.word	0x00000629
     700:	20000060 	.word	0x20000060
     704:	aabbccdd 	.word	0xaabbccdd

00000708 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     708:	b510      	push	{r4, lr}
     70a:	b082      	sub	sp, #8
     70c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     70e:	4b0e      	ldr	r3, [pc, #56]	; (748 <sercom_set_gclk_generator+0x40>)
     710:	781b      	ldrb	r3, [r3, #0]
     712:	2b00      	cmp	r3, #0
     714:	d007      	beq.n	726 <sercom_set_gclk_generator+0x1e>
     716:	2900      	cmp	r1, #0
     718:	d105      	bne.n	726 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     71a:	4b0b      	ldr	r3, [pc, #44]	; (748 <sercom_set_gclk_generator+0x40>)
     71c:	785b      	ldrb	r3, [r3, #1]
     71e:	4283      	cmp	r3, r0
     720:	d010      	beq.n	744 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     722:	201d      	movs	r0, #29
     724:	e00c      	b.n	740 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     726:	a901      	add	r1, sp, #4
     728:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     72a:	200c      	movs	r0, #12
     72c:	4b07      	ldr	r3, [pc, #28]	; (74c <sercom_set_gclk_generator+0x44>)
     72e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     730:	200c      	movs	r0, #12
     732:	4b07      	ldr	r3, [pc, #28]	; (750 <sercom_set_gclk_generator+0x48>)
     734:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     736:	4b04      	ldr	r3, [pc, #16]	; (748 <sercom_set_gclk_generator+0x40>)
     738:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     73a:	2201      	movs	r2, #1
     73c:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     73e:	2000      	movs	r0, #0
}
     740:	b002      	add	sp, #8
     742:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     744:	2000      	movs	r0, #0
     746:	e7fb      	b.n	740 <sercom_set_gclk_generator+0x38>
     748:	20000028 	.word	0x20000028
     74c:	00000f91 	.word	0x00000f91
     750:	00000f05 	.word	0x00000f05

00000754 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     754:	4b40      	ldr	r3, [pc, #256]	; (858 <_sercom_get_default_pad+0x104>)
     756:	4298      	cmp	r0, r3
     758:	d031      	beq.n	7be <_sercom_get_default_pad+0x6a>
     75a:	d90a      	bls.n	772 <_sercom_get_default_pad+0x1e>
     75c:	4b3f      	ldr	r3, [pc, #252]	; (85c <_sercom_get_default_pad+0x108>)
     75e:	4298      	cmp	r0, r3
     760:	d04d      	beq.n	7fe <_sercom_get_default_pad+0xaa>
     762:	4b3f      	ldr	r3, [pc, #252]	; (860 <_sercom_get_default_pad+0x10c>)
     764:	4298      	cmp	r0, r3
     766:	d05a      	beq.n	81e <_sercom_get_default_pad+0xca>
     768:	4b3e      	ldr	r3, [pc, #248]	; (864 <_sercom_get_default_pad+0x110>)
     76a:	4298      	cmp	r0, r3
     76c:	d037      	beq.n	7de <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     76e:	2000      	movs	r0, #0
}
     770:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     772:	4b3d      	ldr	r3, [pc, #244]	; (868 <_sercom_get_default_pad+0x114>)
     774:	4298      	cmp	r0, r3
     776:	d00c      	beq.n	792 <_sercom_get_default_pad+0x3e>
     778:	4b3c      	ldr	r3, [pc, #240]	; (86c <_sercom_get_default_pad+0x118>)
     77a:	4298      	cmp	r0, r3
     77c:	d1f7      	bne.n	76e <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     77e:	2901      	cmp	r1, #1
     780:	d017      	beq.n	7b2 <_sercom_get_default_pad+0x5e>
     782:	2900      	cmp	r1, #0
     784:	d05d      	beq.n	842 <_sercom_get_default_pad+0xee>
     786:	2902      	cmp	r1, #2
     788:	d015      	beq.n	7b6 <_sercom_get_default_pad+0x62>
     78a:	2903      	cmp	r1, #3
     78c:	d015      	beq.n	7ba <_sercom_get_default_pad+0x66>
	return 0;
     78e:	2000      	movs	r0, #0
     790:	e7ee      	b.n	770 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     792:	2901      	cmp	r1, #1
     794:	d007      	beq.n	7a6 <_sercom_get_default_pad+0x52>
     796:	2900      	cmp	r1, #0
     798:	d051      	beq.n	83e <_sercom_get_default_pad+0xea>
     79a:	2902      	cmp	r1, #2
     79c:	d005      	beq.n	7aa <_sercom_get_default_pad+0x56>
     79e:	2903      	cmp	r1, #3
     7a0:	d005      	beq.n	7ae <_sercom_get_default_pad+0x5a>
	return 0;
     7a2:	2000      	movs	r0, #0
     7a4:	e7e4      	b.n	770 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7a6:	4832      	ldr	r0, [pc, #200]	; (870 <_sercom_get_default_pad+0x11c>)
     7a8:	e7e2      	b.n	770 <_sercom_get_default_pad+0x1c>
     7aa:	4832      	ldr	r0, [pc, #200]	; (874 <_sercom_get_default_pad+0x120>)
     7ac:	e7e0      	b.n	770 <_sercom_get_default_pad+0x1c>
     7ae:	4832      	ldr	r0, [pc, #200]	; (878 <_sercom_get_default_pad+0x124>)
     7b0:	e7de      	b.n	770 <_sercom_get_default_pad+0x1c>
     7b2:	4832      	ldr	r0, [pc, #200]	; (87c <_sercom_get_default_pad+0x128>)
     7b4:	e7dc      	b.n	770 <_sercom_get_default_pad+0x1c>
     7b6:	4832      	ldr	r0, [pc, #200]	; (880 <_sercom_get_default_pad+0x12c>)
     7b8:	e7da      	b.n	770 <_sercom_get_default_pad+0x1c>
     7ba:	4832      	ldr	r0, [pc, #200]	; (884 <_sercom_get_default_pad+0x130>)
     7bc:	e7d8      	b.n	770 <_sercom_get_default_pad+0x1c>
     7be:	2901      	cmp	r1, #1
     7c0:	d007      	beq.n	7d2 <_sercom_get_default_pad+0x7e>
     7c2:	2900      	cmp	r1, #0
     7c4:	d03f      	beq.n	846 <_sercom_get_default_pad+0xf2>
     7c6:	2902      	cmp	r1, #2
     7c8:	d005      	beq.n	7d6 <_sercom_get_default_pad+0x82>
     7ca:	2903      	cmp	r1, #3
     7cc:	d005      	beq.n	7da <_sercom_get_default_pad+0x86>
	return 0;
     7ce:	2000      	movs	r0, #0
     7d0:	e7ce      	b.n	770 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7d2:	482d      	ldr	r0, [pc, #180]	; (888 <_sercom_get_default_pad+0x134>)
     7d4:	e7cc      	b.n	770 <_sercom_get_default_pad+0x1c>
     7d6:	482d      	ldr	r0, [pc, #180]	; (88c <_sercom_get_default_pad+0x138>)
     7d8:	e7ca      	b.n	770 <_sercom_get_default_pad+0x1c>
     7da:	482d      	ldr	r0, [pc, #180]	; (890 <_sercom_get_default_pad+0x13c>)
     7dc:	e7c8      	b.n	770 <_sercom_get_default_pad+0x1c>
     7de:	2901      	cmp	r1, #1
     7e0:	d007      	beq.n	7f2 <_sercom_get_default_pad+0x9e>
     7e2:	2900      	cmp	r1, #0
     7e4:	d031      	beq.n	84a <_sercom_get_default_pad+0xf6>
     7e6:	2902      	cmp	r1, #2
     7e8:	d005      	beq.n	7f6 <_sercom_get_default_pad+0xa2>
     7ea:	2903      	cmp	r1, #3
     7ec:	d005      	beq.n	7fa <_sercom_get_default_pad+0xa6>
	return 0;
     7ee:	2000      	movs	r0, #0
     7f0:	e7be      	b.n	770 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7f2:	4828      	ldr	r0, [pc, #160]	; (894 <_sercom_get_default_pad+0x140>)
     7f4:	e7bc      	b.n	770 <_sercom_get_default_pad+0x1c>
     7f6:	4828      	ldr	r0, [pc, #160]	; (898 <_sercom_get_default_pad+0x144>)
     7f8:	e7ba      	b.n	770 <_sercom_get_default_pad+0x1c>
     7fa:	4828      	ldr	r0, [pc, #160]	; (89c <_sercom_get_default_pad+0x148>)
     7fc:	e7b8      	b.n	770 <_sercom_get_default_pad+0x1c>
     7fe:	2901      	cmp	r1, #1
     800:	d007      	beq.n	812 <_sercom_get_default_pad+0xbe>
     802:	2900      	cmp	r1, #0
     804:	d023      	beq.n	84e <_sercom_get_default_pad+0xfa>
     806:	2902      	cmp	r1, #2
     808:	d005      	beq.n	816 <_sercom_get_default_pad+0xc2>
     80a:	2903      	cmp	r1, #3
     80c:	d005      	beq.n	81a <_sercom_get_default_pad+0xc6>
	return 0;
     80e:	2000      	movs	r0, #0
     810:	e7ae      	b.n	770 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     812:	4823      	ldr	r0, [pc, #140]	; (8a0 <_sercom_get_default_pad+0x14c>)
     814:	e7ac      	b.n	770 <_sercom_get_default_pad+0x1c>
     816:	4823      	ldr	r0, [pc, #140]	; (8a4 <_sercom_get_default_pad+0x150>)
     818:	e7aa      	b.n	770 <_sercom_get_default_pad+0x1c>
     81a:	4823      	ldr	r0, [pc, #140]	; (8a8 <_sercom_get_default_pad+0x154>)
     81c:	e7a8      	b.n	770 <_sercom_get_default_pad+0x1c>
     81e:	2901      	cmp	r1, #1
     820:	d007      	beq.n	832 <_sercom_get_default_pad+0xde>
     822:	2900      	cmp	r1, #0
     824:	d015      	beq.n	852 <_sercom_get_default_pad+0xfe>
     826:	2902      	cmp	r1, #2
     828:	d005      	beq.n	836 <_sercom_get_default_pad+0xe2>
     82a:	2903      	cmp	r1, #3
     82c:	d005      	beq.n	83a <_sercom_get_default_pad+0xe6>
	return 0;
     82e:	2000      	movs	r0, #0
     830:	e79e      	b.n	770 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     832:	481e      	ldr	r0, [pc, #120]	; (8ac <_sercom_get_default_pad+0x158>)
     834:	e79c      	b.n	770 <_sercom_get_default_pad+0x1c>
     836:	481e      	ldr	r0, [pc, #120]	; (8b0 <_sercom_get_default_pad+0x15c>)
     838:	e79a      	b.n	770 <_sercom_get_default_pad+0x1c>
     83a:	481e      	ldr	r0, [pc, #120]	; (8b4 <_sercom_get_default_pad+0x160>)
     83c:	e798      	b.n	770 <_sercom_get_default_pad+0x1c>
     83e:	481e      	ldr	r0, [pc, #120]	; (8b8 <_sercom_get_default_pad+0x164>)
     840:	e796      	b.n	770 <_sercom_get_default_pad+0x1c>
     842:	2003      	movs	r0, #3
     844:	e794      	b.n	770 <_sercom_get_default_pad+0x1c>
     846:	481d      	ldr	r0, [pc, #116]	; (8bc <_sercom_get_default_pad+0x168>)
     848:	e792      	b.n	770 <_sercom_get_default_pad+0x1c>
     84a:	481d      	ldr	r0, [pc, #116]	; (8c0 <_sercom_get_default_pad+0x16c>)
     84c:	e790      	b.n	770 <_sercom_get_default_pad+0x1c>
     84e:	481d      	ldr	r0, [pc, #116]	; (8c4 <_sercom_get_default_pad+0x170>)
     850:	e78e      	b.n	770 <_sercom_get_default_pad+0x1c>
     852:	481d      	ldr	r0, [pc, #116]	; (8c8 <_sercom_get_default_pad+0x174>)
     854:	e78c      	b.n	770 <_sercom_get_default_pad+0x1c>
     856:	46c0      	nop			; (mov r8, r8)
     858:	42001000 	.word	0x42001000
     85c:	42001800 	.word	0x42001800
     860:	42001c00 	.word	0x42001c00
     864:	42001400 	.word	0x42001400
     868:	42000800 	.word	0x42000800
     86c:	42000c00 	.word	0x42000c00
     870:	00050003 	.word	0x00050003
     874:	00060003 	.word	0x00060003
     878:	00070003 	.word	0x00070003
     87c:	00010003 	.word	0x00010003
     880:	001e0003 	.word	0x001e0003
     884:	001f0003 	.word	0x001f0003
     888:	00090003 	.word	0x00090003
     88c:	000a0003 	.word	0x000a0003
     890:	000b0003 	.word	0x000b0003
     894:	00110003 	.word	0x00110003
     898:	00120003 	.word	0x00120003
     89c:	00130003 	.word	0x00130003
     8a0:	000d0003 	.word	0x000d0003
     8a4:	000e0003 	.word	0x000e0003
     8a8:	000f0003 	.word	0x000f0003
     8ac:	00170003 	.word	0x00170003
     8b0:	00180003 	.word	0x00180003
     8b4:	00190003 	.word	0x00190003
     8b8:	00040003 	.word	0x00040003
     8bc:	00080003 	.word	0x00080003
     8c0:	00100003 	.word	0x00100003
     8c4:	000c0003 	.word	0x000c0003
     8c8:	00160003 	.word	0x00160003

000008cc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     8cc:	b530      	push	{r4, r5, lr}
     8ce:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     8d0:	4b0b      	ldr	r3, [pc, #44]	; (900 <_sercom_get_sercom_inst_index+0x34>)
     8d2:	466a      	mov	r2, sp
     8d4:	cb32      	ldmia	r3!, {r1, r4, r5}
     8d6:	c232      	stmia	r2!, {r1, r4, r5}
     8d8:	cb32      	ldmia	r3!, {r1, r4, r5}
     8da:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8dc:	9b00      	ldr	r3, [sp, #0]
     8de:	4283      	cmp	r3, r0
     8e0:	d00b      	beq.n	8fa <_sercom_get_sercom_inst_index+0x2e>
     8e2:	2301      	movs	r3, #1
     8e4:	009a      	lsls	r2, r3, #2
     8e6:	4669      	mov	r1, sp
     8e8:	5852      	ldr	r2, [r2, r1]
     8ea:	4282      	cmp	r2, r0
     8ec:	d006      	beq.n	8fc <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8ee:	3301      	adds	r3, #1
     8f0:	2b06      	cmp	r3, #6
     8f2:	d1f7      	bne.n	8e4 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     8f4:	2000      	movs	r0, #0
}
     8f6:	b007      	add	sp, #28
     8f8:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8fa:	2300      	movs	r3, #0
			return i;
     8fc:	b2d8      	uxtb	r0, r3
     8fe:	e7fa      	b.n	8f6 <_sercom_get_sercom_inst_index+0x2a>
     900:	00001320 	.word	0x00001320

00000904 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     904:	4770      	bx	lr
	...

00000908 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     908:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     90a:	4b0a      	ldr	r3, [pc, #40]	; (934 <_sercom_set_handler+0x2c>)
     90c:	781b      	ldrb	r3, [r3, #0]
     90e:	2b00      	cmp	r3, #0
     910:	d10c      	bne.n	92c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     912:	4f09      	ldr	r7, [pc, #36]	; (938 <_sercom_set_handler+0x30>)
     914:	4e09      	ldr	r6, [pc, #36]	; (93c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     916:	4d0a      	ldr	r5, [pc, #40]	; (940 <_sercom_set_handler+0x38>)
     918:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     91a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     91c:	195a      	adds	r2, r3, r5
     91e:	6014      	str	r4, [r2, #0]
     920:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     922:	2b18      	cmp	r3, #24
     924:	d1f9      	bne.n	91a <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     926:	2201      	movs	r2, #1
     928:	4b02      	ldr	r3, [pc, #8]	; (934 <_sercom_set_handler+0x2c>)
     92a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     92c:	0080      	lsls	r0, r0, #2
     92e:	4b02      	ldr	r3, [pc, #8]	; (938 <_sercom_set_handler+0x30>)
     930:	50c1      	str	r1, [r0, r3]
}
     932:	bdf0      	pop	{r4, r5, r6, r7, pc}
     934:	2000002a 	.word	0x2000002a
     938:	2000002c 	.word	0x2000002c
     93c:	00000905 	.word	0x00000905
     940:	200000dc 	.word	0x200000dc

00000944 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     944:	b500      	push	{lr}
     946:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     948:	2307      	movs	r3, #7
     94a:	466a      	mov	r2, sp
     94c:	7013      	strb	r3, [r2, #0]
     94e:	3301      	adds	r3, #1
     950:	7053      	strb	r3, [r2, #1]
     952:	3301      	adds	r3, #1
     954:	7093      	strb	r3, [r2, #2]
     956:	3301      	adds	r3, #1
     958:	70d3      	strb	r3, [r2, #3]
     95a:	3301      	adds	r3, #1
     95c:	7113      	strb	r3, [r2, #4]
     95e:	3301      	adds	r3, #1
     960:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     962:	4b03      	ldr	r3, [pc, #12]	; (970 <_sercom_get_interrupt_vector+0x2c>)
     964:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     966:	466b      	mov	r3, sp
     968:	5618      	ldrsb	r0, [r3, r0]
}
     96a:	b003      	add	sp, #12
     96c:	bd00      	pop	{pc}
     96e:	46c0      	nop			; (mov r8, r8)
     970:	000008cd 	.word	0x000008cd

00000974 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     974:	b510      	push	{r4, lr}
     976:	4b02      	ldr	r3, [pc, #8]	; (980 <SERCOM0_Handler+0xc>)
     978:	681b      	ldr	r3, [r3, #0]
     97a:	2000      	movs	r0, #0
     97c:	4798      	blx	r3
     97e:	bd10      	pop	{r4, pc}
     980:	2000002c 	.word	0x2000002c

00000984 <SERCOM1_Handler>:
     984:	b510      	push	{r4, lr}
     986:	4b02      	ldr	r3, [pc, #8]	; (990 <SERCOM1_Handler+0xc>)
     988:	685b      	ldr	r3, [r3, #4]
     98a:	2001      	movs	r0, #1
     98c:	4798      	blx	r3
     98e:	bd10      	pop	{r4, pc}
     990:	2000002c 	.word	0x2000002c

00000994 <SERCOM2_Handler>:
     994:	b510      	push	{r4, lr}
     996:	4b02      	ldr	r3, [pc, #8]	; (9a0 <SERCOM2_Handler+0xc>)
     998:	689b      	ldr	r3, [r3, #8]
     99a:	2002      	movs	r0, #2
     99c:	4798      	blx	r3
     99e:	bd10      	pop	{r4, pc}
     9a0:	2000002c 	.word	0x2000002c

000009a4 <SERCOM3_Handler>:
     9a4:	b510      	push	{r4, lr}
     9a6:	4b02      	ldr	r3, [pc, #8]	; (9b0 <SERCOM3_Handler+0xc>)
     9a8:	68db      	ldr	r3, [r3, #12]
     9aa:	2003      	movs	r0, #3
     9ac:	4798      	blx	r3
     9ae:	bd10      	pop	{r4, pc}
     9b0:	2000002c 	.word	0x2000002c

000009b4 <SERCOM4_Handler>:
     9b4:	b510      	push	{r4, lr}
     9b6:	4b02      	ldr	r3, [pc, #8]	; (9c0 <SERCOM4_Handler+0xc>)
     9b8:	691b      	ldr	r3, [r3, #16]
     9ba:	2004      	movs	r0, #4
     9bc:	4798      	blx	r3
     9be:	bd10      	pop	{r4, pc}
     9c0:	2000002c 	.word	0x2000002c

000009c4 <SERCOM5_Handler>:
     9c4:	b510      	push	{r4, lr}
     9c6:	4b02      	ldr	r3, [pc, #8]	; (9d0 <SERCOM5_Handler+0xc>)
     9c8:	695b      	ldr	r3, [r3, #20]
     9ca:	2005      	movs	r0, #5
     9cc:	4798      	blx	r3
     9ce:	bd10      	pop	{r4, pc}
     9d0:	2000002c 	.word	0x2000002c

000009d4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     9d4:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     9d6:	2000      	movs	r0, #0
     9d8:	4b08      	ldr	r3, [pc, #32]	; (9fc <delay_init+0x28>)
     9da:	4798      	blx	r3
     9dc:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     9de:	4c08      	ldr	r4, [pc, #32]	; (a00 <delay_init+0x2c>)
     9e0:	21fa      	movs	r1, #250	; 0xfa
     9e2:	0089      	lsls	r1, r1, #2
     9e4:	47a0      	blx	r4
     9e6:	4b07      	ldr	r3, [pc, #28]	; (a04 <delay_init+0x30>)
     9e8:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     9ea:	4907      	ldr	r1, [pc, #28]	; (a08 <delay_init+0x34>)
     9ec:	0028      	movs	r0, r5
     9ee:	47a0      	blx	r4
     9f0:	4b06      	ldr	r3, [pc, #24]	; (a0c <delay_init+0x38>)
     9f2:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     9f4:	2205      	movs	r2, #5
     9f6:	4b06      	ldr	r3, [pc, #24]	; (a10 <delay_init+0x3c>)
     9f8:	601a      	str	r2, [r3, #0]
}
     9fa:	bd70      	pop	{r4, r5, r6, pc}
     9fc:	00000e79 	.word	0x00000e79
     a00:	000011c1 	.word	0x000011c1
     a04:	20000000 	.word	0x20000000
     a08:	000f4240 	.word	0x000f4240
     a0c:	20000004 	.word	0x20000004
     a10:	e000e010 	.word	0xe000e010

00000a14 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     a14:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     a16:	4b08      	ldr	r3, [pc, #32]	; (a38 <delay_cycles_ms+0x24>)
     a18:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     a1a:	4a08      	ldr	r2, [pc, #32]	; (a3c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     a1c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     a1e:	2180      	movs	r1, #128	; 0x80
     a20:	0249      	lsls	r1, r1, #9
	while (n--) {
     a22:	3801      	subs	r0, #1
     a24:	d307      	bcc.n	a36 <delay_cycles_ms+0x22>
	if (n > 0) {
     a26:	2c00      	cmp	r4, #0
     a28:	d0fb      	beq.n	a22 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     a2a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     a2c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     a2e:	6813      	ldr	r3, [r2, #0]
     a30:	420b      	tst	r3, r1
     a32:	d0fc      	beq.n	a2e <delay_cycles_ms+0x1a>
     a34:	e7f5      	b.n	a22 <delay_cycles_ms+0xe>
	}
}
     a36:	bd30      	pop	{r4, r5, pc}
     a38:	20000000 	.word	0x20000000
     a3c:	e000e010 	.word	0xe000e010

00000a40 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     a40:	b500      	push	{lr}
     a42:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     a44:	ab01      	add	r3, sp, #4
     a46:	2280      	movs	r2, #128	; 0x80
     a48:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     a4a:	780a      	ldrb	r2, [r1, #0]
     a4c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     a4e:	784a      	ldrb	r2, [r1, #1]
     a50:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     a52:	788a      	ldrb	r2, [r1, #2]
     a54:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     a56:	0019      	movs	r1, r3
     a58:	4b01      	ldr	r3, [pc, #4]	; (a60 <port_pin_set_config+0x20>)
     a5a:	4798      	blx	r3
}
     a5c:	b003      	add	sp, #12
     a5e:	bd00      	pop	{pc}
     a60:	00001089 	.word	0x00001089

00000a64 <config_led>:
 * @return				- void
 *
 * @note				- 
 ******************************************************************************************************/
 void config_led(void)
 {
     a64:	b500      	push	{lr}
     a66:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
     a68:	a901      	add	r1, sp, #4
     a6a:	2301      	movs	r3, #1
     a6c:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
     a6e:	2200      	movs	r2, #0
     a70:	708a      	strb	r2, [r1, #2]
	 struct port_config pin_conf;
	 port_get_config_defaults(&pin_conf);

	 pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     a72:	700b      	strb	r3, [r1, #0]
	 port_pin_set_config(LED_0_PIN, &pin_conf);
     a74:	200e      	movs	r0, #14
     a76:	4b04      	ldr	r3, [pc, #16]	; (a88 <config_led+0x24>)
     a78:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
     a7a:	2280      	movs	r2, #128	; 0x80
     a7c:	01d2      	lsls	r2, r2, #7
     a7e:	4b03      	ldr	r3, [pc, #12]	; (a8c <config_led+0x28>)
     a80:	619a      	str	r2, [r3, #24]
	 port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
 }
     a82:	b003      	add	sp, #12
     a84:	bd00      	pop	{pc}
     a86:	46c0      	nop			; (mov r8, r8)
     a88:	00000a41 	.word	0x00000a41
     a8c:	41004400 	.word	0x41004400

00000a90 <config_btn>:
 * @return				- void
 *
 * @note				- 
 ******************************************************************************************************/
 void config_btn(void)
 {
     a90:	b500      	push	{lr}
     a92:	b083      	sub	sp, #12
	config->direction  = PORT_PIN_DIR_INPUT;
     a94:	a901      	add	r1, sp, #4
     a96:	2300      	movs	r3, #0
     a98:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     a9a:	2201      	movs	r2, #1
     a9c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     a9e:	708b      	strb	r3, [r1, #2]
	 port_get_config_defaults(&pin_conf);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_UP;
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     aa0:	200f      	movs	r0, #15
     aa2:	4b02      	ldr	r3, [pc, #8]	; (aac <config_btn+0x1c>)
     aa4:	4798      	blx	r3
 }
     aa6:	b003      	add	sp, #12
     aa8:	bd00      	pop	{pc}
     aaa:	46c0      	nop			; (mov r8, r8)
     aac:	00000a41 	.word	0x00000a41

00000ab0 <system_board_init>:

void system_board_init(void)
{
     ab0:	b510      	push	{r4, lr}
 	/*Configure system tick to generate periodic interrupts */
 	SysTick_Config(system_gclk_gen_get_hz(GCLK_GENERATOR_0));
     ab2:	2000      	movs	r0, #0
     ab4:	4b0d      	ldr	r3, [pc, #52]	; (aec <system_board_init+0x3c>)
     ab6:	4798      	blx	r3
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
     ab8:	3801      	subs	r0, #1
     aba:	4b0d      	ldr	r3, [pc, #52]	; (af0 <system_board_init+0x40>)
     abc:	4298      	cmp	r0, r3
     abe:	d80d      	bhi.n	adc <system_board_init+0x2c>
  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
     ac0:	4a0c      	ldr	r2, [pc, #48]	; (af4 <system_board_init+0x44>)
     ac2:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
     ac4:	480c      	ldr	r0, [pc, #48]	; (af8 <system_board_init+0x48>)
     ac6:	6a03      	ldr	r3, [r0, #32]
     ac8:	021b      	lsls	r3, r3, #8
     aca:	0a1b      	lsrs	r3, r3, #8
     acc:	21c0      	movs	r1, #192	; 0xc0
     ace:	0609      	lsls	r1, r1, #24
     ad0:	430b      	orrs	r3, r1
     ad2:	6203      	str	r3, [r0, #32]
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
     ad4:	2300      	movs	r3, #0
     ad6:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
     ad8:	3307      	adds	r3, #7
     ada:	6013      	str	r3, [r2, #0]
 	delay_init();
     adc:	4b07      	ldr	r3, [pc, #28]	; (afc <system_board_init+0x4c>)
     ade:	4798      	blx	r3

	config_led();
     ae0:	4b07      	ldr	r3, [pc, #28]	; (b00 <system_board_init+0x50>)
     ae2:	4798      	blx	r3
	config_btn();
     ae4:	4b07      	ldr	r3, [pc, #28]	; (b04 <system_board_init+0x54>)
     ae6:	4798      	blx	r3

     ae8:	bd10      	pop	{r4, pc}
     aea:	46c0      	nop			; (mov r8, r8)
     aec:	00000e79 	.word	0x00000e79
     af0:	00ffffff 	.word	0x00ffffff
     af4:	e000e010 	.word	0xe000e010
     af8:	e000ed00 	.word	0xe000ed00
     afc:	000009d5 	.word	0x000009d5
     b00:	00000a65 	.word	0x00000a65
     b04:	00000a91 	.word	0x00000a91

00000b08 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     b08:	4b0c      	ldr	r3, [pc, #48]	; (b3c <cpu_irq_enter_critical+0x34>)
     b0a:	681b      	ldr	r3, [r3, #0]
     b0c:	2b00      	cmp	r3, #0
     b0e:	d106      	bne.n	b1e <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     b10:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     b14:	2b00      	cmp	r3, #0
     b16:	d007      	beq.n	b28 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     b18:	2200      	movs	r2, #0
     b1a:	4b09      	ldr	r3, [pc, #36]	; (b40 <cpu_irq_enter_critical+0x38>)
     b1c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     b1e:	4a07      	ldr	r2, [pc, #28]	; (b3c <cpu_irq_enter_critical+0x34>)
     b20:	6813      	ldr	r3, [r2, #0]
     b22:	3301      	adds	r3, #1
     b24:	6013      	str	r3, [r2, #0]
}
     b26:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     b28:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     b2a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     b2e:	2200      	movs	r2, #0
     b30:	4b04      	ldr	r3, [pc, #16]	; (b44 <cpu_irq_enter_critical+0x3c>)
     b32:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     b34:	3201      	adds	r2, #1
     b36:	4b02      	ldr	r3, [pc, #8]	; (b40 <cpu_irq_enter_critical+0x38>)
     b38:	701a      	strb	r2, [r3, #0]
     b3a:	e7f0      	b.n	b1e <cpu_irq_enter_critical+0x16>
     b3c:	20000044 	.word	0x20000044
     b40:	20000048 	.word	0x20000048
     b44:	20000008 	.word	0x20000008

00000b48 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     b48:	4b08      	ldr	r3, [pc, #32]	; (b6c <cpu_irq_leave_critical+0x24>)
     b4a:	681a      	ldr	r2, [r3, #0]
     b4c:	3a01      	subs	r2, #1
     b4e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     b50:	681b      	ldr	r3, [r3, #0]
     b52:	2b00      	cmp	r3, #0
     b54:	d109      	bne.n	b6a <cpu_irq_leave_critical+0x22>
     b56:	4b06      	ldr	r3, [pc, #24]	; (b70 <cpu_irq_leave_critical+0x28>)
     b58:	781b      	ldrb	r3, [r3, #0]
     b5a:	2b00      	cmp	r3, #0
     b5c:	d005      	beq.n	b6a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     b5e:	2201      	movs	r2, #1
     b60:	4b04      	ldr	r3, [pc, #16]	; (b74 <cpu_irq_leave_critical+0x2c>)
     b62:	701a      	strb	r2, [r3, #0]
     b64:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     b68:	b662      	cpsie	i
	}
}
     b6a:	4770      	bx	lr
     b6c:	20000044 	.word	0x20000044
     b70:	20000048 	.word	0x20000048
     b74:	20000008 	.word	0x20000008

00000b78 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     b78:	b510      	push	{r4, lr}
	switch (clock_source) {
     b7a:	2807      	cmp	r0, #7
     b7c:	d803      	bhi.n	b86 <system_clock_source_get_hz+0xe>
     b7e:	0080      	lsls	r0, r0, #2
     b80:	4b16      	ldr	r3, [pc, #88]	; (bdc <system_clock_source_get_hz+0x64>)
     b82:	581b      	ldr	r3, [r3, r0]
     b84:	469f      	mov	pc, r3
		}

		return 48000000UL;

	default:
		return 0;
     b86:	2000      	movs	r0, #0
     b88:	e027      	b.n	bda <system_clock_source_get_hz+0x62>
		return _system_clock_inst.xosc.frequency;
     b8a:	4b15      	ldr	r3, [pc, #84]	; (be0 <system_clock_source_get_hz+0x68>)
     b8c:	68d8      	ldr	r0, [r3, #12]
     b8e:	e024      	b.n	bda <system_clock_source_get_hz+0x62>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     b90:	4b14      	ldr	r3, [pc, #80]	; (be4 <system_clock_source_get_hz+0x6c>)
     b92:	6a1b      	ldr	r3, [r3, #32]
     b94:	059b      	lsls	r3, r3, #22
     b96:	0f9b      	lsrs	r3, r3, #30
     b98:	4813      	ldr	r0, [pc, #76]	; (be8 <system_clock_source_get_hz+0x70>)
     b9a:	40d8      	lsrs	r0, r3
     b9c:	e01d      	b.n	bda <system_clock_source_get_hz+0x62>
		return _system_clock_inst.xosc32k.frequency;
     b9e:	4b10      	ldr	r3, [pc, #64]	; (be0 <system_clock_source_get_hz+0x68>)
     ba0:	6918      	ldr	r0, [r3, #16]
     ba2:	e01a      	b.n	bda <system_clock_source_get_hz+0x62>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     ba4:	4b0e      	ldr	r3, [pc, #56]	; (be0 <system_clock_source_get_hz+0x68>)
     ba6:	681b      	ldr	r3, [r3, #0]
			return 0;
     ba8:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     baa:	079b      	lsls	r3, r3, #30
     bac:	d515      	bpl.n	bda <system_clock_source_get_hz+0x62>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     bae:	490d      	ldr	r1, [pc, #52]	; (be4 <system_clock_source_get_hz+0x6c>)
     bb0:	2210      	movs	r2, #16
     bb2:	68cb      	ldr	r3, [r1, #12]
     bb4:	421a      	tst	r2, r3
     bb6:	d0fc      	beq.n	bb2 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
     bb8:	4b09      	ldr	r3, [pc, #36]	; (be0 <system_clock_source_get_hz+0x68>)
     bba:	681b      	ldr	r3, [r3, #0]
     bbc:	075b      	lsls	r3, r3, #29
     bbe:	d401      	bmi.n	bc4 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
     bc0:	480a      	ldr	r0, [pc, #40]	; (bec <system_clock_source_get_hz+0x74>)
     bc2:	e00a      	b.n	bda <system_clock_source_get_hz+0x62>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     bc4:	2000      	movs	r0, #0
     bc6:	4b0a      	ldr	r3, [pc, #40]	; (bf0 <system_clock_source_get_hz+0x78>)
     bc8:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     bca:	4b05      	ldr	r3, [pc, #20]	; (be0 <system_clock_source_get_hz+0x68>)
     bcc:	689b      	ldr	r3, [r3, #8]
     bce:	041b      	lsls	r3, r3, #16
     bd0:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     bd2:	4358      	muls	r0, r3
     bd4:	e001      	b.n	bda <system_clock_source_get_hz+0x62>
		return 32768UL;
     bd6:	2080      	movs	r0, #128	; 0x80
     bd8:	0200      	lsls	r0, r0, #8
	}
}
     bda:	bd10      	pop	{r4, pc}
     bdc:	00001338 	.word	0x00001338
     be0:	2000004c 	.word	0x2000004c
     be4:	40000800 	.word	0x40000800
     be8:	007a1200 	.word	0x007a1200
     bec:	02dc6c00 	.word	0x02dc6c00
     bf0:	00000fad 	.word	0x00000fad

00000bf4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     bf4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     bf6:	490c      	ldr	r1, [pc, #48]	; (c28 <system_clock_source_osc8m_set_config+0x34>)
     bf8:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     bfa:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     bfc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     bfe:	7840      	ldrb	r0, [r0, #1]
     c00:	2201      	movs	r2, #1
     c02:	4010      	ands	r0, r2
     c04:	0180      	lsls	r0, r0, #6
     c06:	2640      	movs	r6, #64	; 0x40
     c08:	43b3      	bics	r3, r6
     c0a:	4303      	orrs	r3, r0
     c0c:	402a      	ands	r2, r5
     c0e:	01d2      	lsls	r2, r2, #7
     c10:	2080      	movs	r0, #128	; 0x80
     c12:	4383      	bics	r3, r0
     c14:	4313      	orrs	r3, r2
     c16:	2203      	movs	r2, #3
     c18:	4022      	ands	r2, r4
     c1a:	0212      	lsls	r2, r2, #8
     c1c:	4803      	ldr	r0, [pc, #12]	; (c2c <system_clock_source_osc8m_set_config+0x38>)
     c1e:	4003      	ands	r3, r0
     c20:	4313      	orrs	r3, r2
     c22:	620b      	str	r3, [r1, #32]
}
     c24:	bd70      	pop	{r4, r5, r6, pc}
     c26:	46c0      	nop			; (mov r8, r8)
     c28:	40000800 	.word	0x40000800
     c2c:	fffffcff 	.word	0xfffffcff

00000c30 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     c30:	2807      	cmp	r0, #7
     c32:	d803      	bhi.n	c3c <system_clock_source_enable+0xc>
     c34:	0080      	lsls	r0, r0, #2
     c36:	4b1e      	ldr	r3, [pc, #120]	; (cb0 <system_clock_source_enable+0x80>)
     c38:	581b      	ldr	r3, [r3, r0]
     c3a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     c3c:	2017      	movs	r0, #23
     c3e:	e036      	b.n	cae <system_clock_source_enable+0x7e>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     c40:	4a1c      	ldr	r2, [pc, #112]	; (cb4 <system_clock_source_enable+0x84>)
     c42:	6a13      	ldr	r3, [r2, #32]
     c44:	2102      	movs	r1, #2
     c46:	430b      	orrs	r3, r1
     c48:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     c4a:	2000      	movs	r0, #0
     c4c:	e02f      	b.n	cae <system_clock_source_enable+0x7e>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     c4e:	4a19      	ldr	r2, [pc, #100]	; (cb4 <system_clock_source_enable+0x84>)
     c50:	6993      	ldr	r3, [r2, #24]
     c52:	2102      	movs	r1, #2
     c54:	430b      	orrs	r3, r1
     c56:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     c58:	2000      	movs	r0, #0
		break;
     c5a:	e028      	b.n	cae <system_clock_source_enable+0x7e>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     c5c:	4a15      	ldr	r2, [pc, #84]	; (cb4 <system_clock_source_enable+0x84>)
     c5e:	8a13      	ldrh	r3, [r2, #16]
     c60:	2102      	movs	r1, #2
     c62:	430b      	orrs	r3, r1
     c64:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     c66:	2000      	movs	r0, #0
		break;
     c68:	e021      	b.n	cae <system_clock_source_enable+0x7e>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     c6a:	4a12      	ldr	r2, [pc, #72]	; (cb4 <system_clock_source_enable+0x84>)
     c6c:	8a93      	ldrh	r3, [r2, #20]
     c6e:	2102      	movs	r1, #2
     c70:	430b      	orrs	r3, r1
     c72:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     c74:	2000      	movs	r0, #0
		break;
     c76:	e01a      	b.n	cae <system_clock_source_enable+0x7e>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     c78:	4b0f      	ldr	r3, [pc, #60]	; (cb8 <system_clock_source_enable+0x88>)
     c7a:	681a      	ldr	r2, [r3, #0]
     c7c:	2102      	movs	r1, #2
     c7e:	430a      	orrs	r2, r1
     c80:	601a      	str	r2, [r3, #0]
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
     c82:	681b      	ldr	r3, [r3, #0]
     c84:	4a0d      	ldr	r2, [pc, #52]	; (cbc <system_clock_source_enable+0x8c>)
     c86:	4013      	ands	r3, r2
     c88:	4a0a      	ldr	r2, [pc, #40]	; (cb4 <system_clock_source_enable+0x84>)
     c8a:	8493      	strh	r3, [r2, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     c8c:	0011      	movs	r1, r2
     c8e:	2210      	movs	r2, #16
     c90:	68cb      	ldr	r3, [r1, #12]
     c92:	421a      	tst	r2, r3
     c94:	d0fc      	beq.n	c90 <system_clock_source_enable+0x60>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     c96:	4a08      	ldr	r2, [pc, #32]	; (cb8 <system_clock_source_enable+0x88>)
     c98:	6891      	ldr	r1, [r2, #8]
     c9a:	4b06      	ldr	r3, [pc, #24]	; (cb4 <system_clock_source_enable+0x84>)
     c9c:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     c9e:	6851      	ldr	r1, [r2, #4]
     ca0:	6299      	str	r1, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     ca2:	6812      	ldr	r2, [r2, #0]
     ca4:	b292      	uxth	r2, r2
     ca6:	849a      	strh	r2, [r3, #36]	; 0x24
	return STATUS_OK;
     ca8:	2000      	movs	r0, #0
     caa:	e000      	b.n	cae <system_clock_source_enable+0x7e>
		return STATUS_OK;
     cac:	2000      	movs	r0, #0
}
     cae:	4770      	bx	lr
     cb0:	00001358 	.word	0x00001358
     cb4:	40000800 	.word	0x40000800
     cb8:	2000004c 	.word	0x2000004c
     cbc:	0000ff7f 	.word	0x0000ff7f

00000cc0 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     cc0:	b530      	push	{r4, r5, lr}
     cc2:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     cc4:	22c2      	movs	r2, #194	; 0xc2
     cc6:	00d2      	lsls	r2, r2, #3
     cc8:	4b1a      	ldr	r3, [pc, #104]	; (d34 <system_clock_init+0x74>)
     cca:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     ccc:	4a1a      	ldr	r2, [pc, #104]	; (d38 <system_clock_init+0x78>)
     cce:	6853      	ldr	r3, [r2, #4]
     cd0:	211e      	movs	r1, #30
     cd2:	438b      	bics	r3, r1
     cd4:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
     cd6:	2301      	movs	r3, #1
     cd8:	466a      	mov	r2, sp
     cda:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     cdc:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     cde:	4d17      	ldr	r5, [pc, #92]	; (d3c <system_clock_init+0x7c>)
     ce0:	b2e0      	uxtb	r0, r4
     ce2:	4669      	mov	r1, sp
     ce4:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     ce6:	3401      	adds	r4, #1
     ce8:	2c1c      	cmp	r4, #28
     cea:	d1f9      	bne.n	ce0 <system_clock_init+0x20>
	config->run_in_standby  = false;
     cec:	a803      	add	r0, sp, #12
     cee:	2400      	movs	r4, #0
     cf0:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     cf2:	2501      	movs	r5, #1
     cf4:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     cf6:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     cf8:	4b11      	ldr	r3, [pc, #68]	; (d40 <system_clock_init+0x80>)
     cfa:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     cfc:	2006      	movs	r0, #6
     cfe:	4b11      	ldr	r3, [pc, #68]	; (d44 <system_clock_init+0x84>)
     d00:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     d02:	4b11      	ldr	r3, [pc, #68]	; (d48 <system_clock_init+0x88>)
     d04:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
     d06:	4b11      	ldr	r3, [pc, #68]	; (d4c <system_clock_init+0x8c>)
     d08:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     d0a:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     d0c:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     d0e:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     d10:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     d12:	466b      	mov	r3, sp
     d14:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
     d16:	2306      	movs	r3, #6
     d18:	466a      	mov	r2, sp
     d1a:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
     d1c:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     d1e:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     d20:	4669      	mov	r1, sp
     d22:	2000      	movs	r0, #0
     d24:	4b0a      	ldr	r3, [pc, #40]	; (d50 <system_clock_init+0x90>)
     d26:	4798      	blx	r3
     d28:	2000      	movs	r0, #0
     d2a:	4b0a      	ldr	r3, [pc, #40]	; (d54 <system_clock_init+0x94>)
     d2c:	4798      	blx	r3
#endif
}
     d2e:	b005      	add	sp, #20
     d30:	bd30      	pop	{r4, r5, pc}
     d32:	46c0      	nop			; (mov r8, r8)
     d34:	40000800 	.word	0x40000800
     d38:	41004000 	.word	0x41004000
     d3c:	00000f91 	.word	0x00000f91
     d40:	00000bf5 	.word	0x00000bf5
     d44:	00000c31 	.word	0x00000c31
     d48:	00000d59 	.word	0x00000d59
     d4c:	40000400 	.word	0x40000400
     d50:	00000d7d 	.word	0x00000d7d
     d54:	00000e35 	.word	0x00000e35

00000d58 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     d58:	4a06      	ldr	r2, [pc, #24]	; (d74 <system_gclk_init+0x1c>)
     d5a:	6993      	ldr	r3, [r2, #24]
     d5c:	2108      	movs	r1, #8
     d5e:	430b      	orrs	r3, r1
     d60:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     d62:	2201      	movs	r2, #1
     d64:	4b04      	ldr	r3, [pc, #16]	; (d78 <system_gclk_init+0x20>)
     d66:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     d68:	0019      	movs	r1, r3
     d6a:	780b      	ldrb	r3, [r1, #0]
     d6c:	4213      	tst	r3, r2
     d6e:	d1fc      	bne.n	d6a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     d70:	4770      	bx	lr
     d72:	46c0      	nop			; (mov r8, r8)
     d74:	40000400 	.word	0x40000400
     d78:	40000c00 	.word	0x40000c00

00000d7c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     d7c:	b570      	push	{r4, r5, r6, lr}
     d7e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     d80:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     d82:	780d      	ldrb	r5, [r1, #0]
     d84:	022d      	lsls	r5, r5, #8
     d86:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     d88:	784b      	ldrb	r3, [r1, #1]
     d8a:	2b00      	cmp	r3, #0
     d8c:	d002      	beq.n	d94 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     d8e:	2380      	movs	r3, #128	; 0x80
     d90:	02db      	lsls	r3, r3, #11
     d92:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     d94:	7a4b      	ldrb	r3, [r1, #9]
     d96:	2b00      	cmp	r3, #0
     d98:	d002      	beq.n	da0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     d9a:	2380      	movs	r3, #128	; 0x80
     d9c:	031b      	lsls	r3, r3, #12
     d9e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     da0:	6848      	ldr	r0, [r1, #4]
     da2:	2801      	cmp	r0, #1
     da4:	d910      	bls.n	dc8 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     da6:	1e43      	subs	r3, r0, #1
     da8:	4218      	tst	r0, r3
     daa:	d134      	bne.n	e16 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     dac:	2802      	cmp	r0, #2
     dae:	d930      	bls.n	e12 <system_gclk_gen_set_config+0x96>
     db0:	2302      	movs	r3, #2
     db2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
     db4:	3201      	adds	r2, #1
						mask <<= 1) {
     db6:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
     db8:	4298      	cmp	r0, r3
     dba:	d8fb      	bhi.n	db4 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
     dbc:	0212      	lsls	r2, r2, #8
     dbe:	4332      	orrs	r2, r6
     dc0:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     dc2:	2380      	movs	r3, #128	; 0x80
     dc4:	035b      	lsls	r3, r3, #13
     dc6:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     dc8:	7a0b      	ldrb	r3, [r1, #8]
     dca:	2b00      	cmp	r3, #0
     dcc:	d002      	beq.n	dd4 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     dce:	2380      	movs	r3, #128	; 0x80
     dd0:	039b      	lsls	r3, r3, #14
     dd2:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     dd4:	4a13      	ldr	r2, [pc, #76]	; (e24 <system_gclk_gen_set_config+0xa8>)
     dd6:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
     dd8:	b25b      	sxtb	r3, r3
     dda:	2b00      	cmp	r3, #0
     ddc:	dbfb      	blt.n	dd6 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
     dde:	4b12      	ldr	r3, [pc, #72]	; (e28 <system_gclk_gen_set_config+0xac>)
     de0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     de2:	4b12      	ldr	r3, [pc, #72]	; (e2c <system_gclk_gen_set_config+0xb0>)
     de4:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     de6:	4a0f      	ldr	r2, [pc, #60]	; (e24 <system_gclk_gen_set_config+0xa8>)
     de8:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
     dea:	b25b      	sxtb	r3, r3
     dec:	2b00      	cmp	r3, #0
     dee:	dbfb      	blt.n	de8 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
     df0:	4b0c      	ldr	r3, [pc, #48]	; (e24 <system_gclk_gen_set_config+0xa8>)
     df2:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     df4:	001a      	movs	r2, r3
     df6:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
     df8:	b25b      	sxtb	r3, r3
     dfa:	2b00      	cmp	r3, #0
     dfc:	dbfb      	blt.n	df6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
     dfe:	4a09      	ldr	r2, [pc, #36]	; (e24 <system_gclk_gen_set_config+0xa8>)
     e00:	6853      	ldr	r3, [r2, #4]
     e02:	2180      	movs	r1, #128	; 0x80
     e04:	0249      	lsls	r1, r1, #9
     e06:	400b      	ands	r3, r1
     e08:	431d      	orrs	r5, r3
     e0a:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
     e0c:	4b08      	ldr	r3, [pc, #32]	; (e30 <system_gclk_gen_set_config+0xb4>)
     e0e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     e10:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
     e12:	2200      	movs	r2, #0
     e14:	e7d2      	b.n	dbc <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
     e16:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
     e18:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     e1a:	2380      	movs	r3, #128	; 0x80
     e1c:	029b      	lsls	r3, r3, #10
     e1e:	431d      	orrs	r5, r3
     e20:	e7d2      	b.n	dc8 <system_gclk_gen_set_config+0x4c>
     e22:	46c0      	nop			; (mov r8, r8)
     e24:	40000c00 	.word	0x40000c00
     e28:	00000b09 	.word	0x00000b09
     e2c:	40000c08 	.word	0x40000c08
     e30:	00000b49 	.word	0x00000b49

00000e34 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     e34:	b510      	push	{r4, lr}
     e36:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     e38:	4a0b      	ldr	r2, [pc, #44]	; (e68 <system_gclk_gen_enable+0x34>)
     e3a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     e3c:	b25b      	sxtb	r3, r3
     e3e:	2b00      	cmp	r3, #0
     e40:	dbfb      	blt.n	e3a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
     e42:	4b0a      	ldr	r3, [pc, #40]	; (e6c <system_gclk_gen_enable+0x38>)
     e44:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     e46:	4b0a      	ldr	r3, [pc, #40]	; (e70 <system_gclk_gen_enable+0x3c>)
     e48:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     e4a:	4a07      	ldr	r2, [pc, #28]	; (e68 <system_gclk_gen_enable+0x34>)
     e4c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     e4e:	b25b      	sxtb	r3, r3
     e50:	2b00      	cmp	r3, #0
     e52:	dbfb      	blt.n	e4c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
     e54:	4a04      	ldr	r2, [pc, #16]	; (e68 <system_gclk_gen_enable+0x34>)
     e56:	6851      	ldr	r1, [r2, #4]
     e58:	2380      	movs	r3, #128	; 0x80
     e5a:	025b      	lsls	r3, r3, #9
     e5c:	430b      	orrs	r3, r1
     e5e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
     e60:	4b04      	ldr	r3, [pc, #16]	; (e74 <system_gclk_gen_enable+0x40>)
     e62:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     e64:	bd10      	pop	{r4, pc}
     e66:	46c0      	nop			; (mov r8, r8)
     e68:	40000c00 	.word	0x40000c00
     e6c:	00000b09 	.word	0x00000b09
     e70:	40000c04 	.word	0x40000c04
     e74:	00000b49 	.word	0x00000b49

00000e78 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
     e78:	b570      	push	{r4, r5, r6, lr}
     e7a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     e7c:	4a1a      	ldr	r2, [pc, #104]	; (ee8 <system_gclk_gen_get_hz+0x70>)
     e7e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     e80:	b25b      	sxtb	r3, r3
     e82:	2b00      	cmp	r3, #0
     e84:	dbfb      	blt.n	e7e <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
     e86:	4b19      	ldr	r3, [pc, #100]	; (eec <system_gclk_gen_get_hz+0x74>)
     e88:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     e8a:	4b19      	ldr	r3, [pc, #100]	; (ef0 <system_gclk_gen_get_hz+0x78>)
     e8c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     e8e:	4a16      	ldr	r2, [pc, #88]	; (ee8 <system_gclk_gen_get_hz+0x70>)
     e90:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     e92:	b25b      	sxtb	r3, r3
     e94:	2b00      	cmp	r3, #0
     e96:	dbfb      	blt.n	e90 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
     e98:	4e13      	ldr	r6, [pc, #76]	; (ee8 <system_gclk_gen_get_hz+0x70>)
     e9a:	6870      	ldr	r0, [r6, #4]
     e9c:	04c0      	lsls	r0, r0, #19
     e9e:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
     ea0:	4b14      	ldr	r3, [pc, #80]	; (ef4 <system_gclk_gen_get_hz+0x7c>)
     ea2:	4798      	blx	r3
     ea4:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     ea6:	4b12      	ldr	r3, [pc, #72]	; (ef0 <system_gclk_gen_get_hz+0x78>)
     ea8:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
     eaa:	6876      	ldr	r6, [r6, #4]
     eac:	02f6      	lsls	r6, r6, #11
     eae:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     eb0:	4b11      	ldr	r3, [pc, #68]	; (ef8 <system_gclk_gen_get_hz+0x80>)
     eb2:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     eb4:	4a0c      	ldr	r2, [pc, #48]	; (ee8 <system_gclk_gen_get_hz+0x70>)
     eb6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     eb8:	b25b      	sxtb	r3, r3
     eba:	2b00      	cmp	r3, #0
     ebc:	dbfb      	blt.n	eb6 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
     ebe:	4b0a      	ldr	r3, [pc, #40]	; (ee8 <system_gclk_gen_get_hz+0x70>)
     ec0:	689c      	ldr	r4, [r3, #8]
     ec2:	0224      	lsls	r4, r4, #8
     ec4:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
     ec6:	4b0d      	ldr	r3, [pc, #52]	; (efc <system_gclk_gen_get_hz+0x84>)
     ec8:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
     eca:	2e00      	cmp	r6, #0
     ecc:	d107      	bne.n	ede <system_gclk_gen_get_hz+0x66>
     ece:	2c01      	cmp	r4, #1
     ed0:	d907      	bls.n	ee2 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
     ed2:	0021      	movs	r1, r4
     ed4:	0028      	movs	r0, r5
     ed6:	4b0a      	ldr	r3, [pc, #40]	; (f00 <system_gclk_gen_get_hz+0x88>)
     ed8:	4798      	blx	r3
     eda:	0005      	movs	r5, r0
     edc:	e001      	b.n	ee2 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
     ede:	3401      	adds	r4, #1
     ee0:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
     ee2:	0028      	movs	r0, r5
     ee4:	bd70      	pop	{r4, r5, r6, pc}
     ee6:	46c0      	nop			; (mov r8, r8)
     ee8:	40000c00 	.word	0x40000c00
     eec:	00000b09 	.word	0x00000b09
     ef0:	40000c04 	.word	0x40000c04
     ef4:	00000b79 	.word	0x00000b79
     ef8:	40000c08 	.word	0x40000c08
     efc:	00000b49 	.word	0x00000b49
     f00:	000011c1 	.word	0x000011c1

00000f04 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
     f04:	b510      	push	{r4, lr}
     f06:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     f08:	4b06      	ldr	r3, [pc, #24]	; (f24 <system_gclk_chan_enable+0x20>)
     f0a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     f0c:	4b06      	ldr	r3, [pc, #24]	; (f28 <system_gclk_chan_enable+0x24>)
     f0e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
     f10:	4a06      	ldr	r2, [pc, #24]	; (f2c <system_gclk_chan_enable+0x28>)
     f12:	8853      	ldrh	r3, [r2, #2]
     f14:	2180      	movs	r1, #128	; 0x80
     f16:	01c9      	lsls	r1, r1, #7
     f18:	430b      	orrs	r3, r1
     f1a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
     f1c:	4b04      	ldr	r3, [pc, #16]	; (f30 <system_gclk_chan_enable+0x2c>)
     f1e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     f20:	bd10      	pop	{r4, pc}
     f22:	46c0      	nop			; (mov r8, r8)
     f24:	00000b09 	.word	0x00000b09
     f28:	40000c02 	.word	0x40000c02
     f2c:	40000c00 	.word	0x40000c00
     f30:	00000b49 	.word	0x00000b49

00000f34 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
     f34:	b510      	push	{r4, lr}
     f36:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     f38:	4b0f      	ldr	r3, [pc, #60]	; (f78 <system_gclk_chan_disable+0x44>)
     f3a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     f3c:	4b0f      	ldr	r3, [pc, #60]	; (f7c <system_gclk_chan_disable+0x48>)
     f3e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
     f40:	4a0f      	ldr	r2, [pc, #60]	; (f80 <system_gclk_chan_disable+0x4c>)
     f42:	8853      	ldrh	r3, [r2, #2]
     f44:	051b      	lsls	r3, r3, #20
     f46:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
     f48:	8853      	ldrh	r3, [r2, #2]
     f4a:	490e      	ldr	r1, [pc, #56]	; (f84 <system_gclk_chan_disable+0x50>)
     f4c:	400b      	ands	r3, r1
     f4e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
     f50:	8853      	ldrh	r3, [r2, #2]
     f52:	490d      	ldr	r1, [pc, #52]	; (f88 <system_gclk_chan_disable+0x54>)
     f54:	400b      	ands	r3, r1
     f56:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
     f58:	0011      	movs	r1, r2
     f5a:	2280      	movs	r2, #128	; 0x80
     f5c:	01d2      	lsls	r2, r2, #7
     f5e:	884b      	ldrh	r3, [r1, #2]
     f60:	4213      	tst	r3, r2
     f62:	d1fc      	bne.n	f5e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
     f64:	4906      	ldr	r1, [pc, #24]	; (f80 <system_gclk_chan_disable+0x4c>)
     f66:	884a      	ldrh	r2, [r1, #2]
     f68:	0203      	lsls	r3, r0, #8
     f6a:	4806      	ldr	r0, [pc, #24]	; (f84 <system_gclk_chan_disable+0x50>)
     f6c:	4002      	ands	r2, r0
     f6e:	4313      	orrs	r3, r2
     f70:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
     f72:	4b06      	ldr	r3, [pc, #24]	; (f8c <system_gclk_chan_disable+0x58>)
     f74:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     f76:	bd10      	pop	{r4, pc}
     f78:	00000b09 	.word	0x00000b09
     f7c:	40000c02 	.word	0x40000c02
     f80:	40000c00 	.word	0x40000c00
     f84:	fffff0ff 	.word	0xfffff0ff
     f88:	ffffbfff 	.word	0xffffbfff
     f8c:	00000b49 	.word	0x00000b49

00000f90 <system_gclk_chan_set_config>:
{
     f90:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
     f92:	780c      	ldrb	r4, [r1, #0]
     f94:	0224      	lsls	r4, r4, #8
     f96:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
     f98:	4b02      	ldr	r3, [pc, #8]	; (fa4 <system_gclk_chan_set_config+0x14>)
     f9a:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
     f9c:	b2a4      	uxth	r4, r4
     f9e:	4b02      	ldr	r3, [pc, #8]	; (fa8 <system_gclk_chan_set_config+0x18>)
     fa0:	805c      	strh	r4, [r3, #2]
}
     fa2:	bd10      	pop	{r4, pc}
     fa4:	00000f35 	.word	0x00000f35
     fa8:	40000c00 	.word	0x40000c00

00000fac <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
     fac:	b510      	push	{r4, lr}
     fae:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     fb0:	4b06      	ldr	r3, [pc, #24]	; (fcc <system_gclk_chan_get_hz+0x20>)
     fb2:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     fb4:	4b06      	ldr	r3, [pc, #24]	; (fd0 <system_gclk_chan_get_hz+0x24>)
     fb6:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
     fb8:	4b06      	ldr	r3, [pc, #24]	; (fd4 <system_gclk_chan_get_hz+0x28>)
     fba:	885c      	ldrh	r4, [r3, #2]
     fbc:	0524      	lsls	r4, r4, #20
     fbe:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
     fc0:	4b05      	ldr	r3, [pc, #20]	; (fd8 <system_gclk_chan_get_hz+0x2c>)
     fc2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
     fc4:	0020      	movs	r0, r4
     fc6:	4b05      	ldr	r3, [pc, #20]	; (fdc <system_gclk_chan_get_hz+0x30>)
     fc8:	4798      	blx	r3
}
     fca:	bd10      	pop	{r4, pc}
     fcc:	00000b09 	.word	0x00000b09
     fd0:	40000c02 	.word	0x40000c02
     fd4:	40000c00 	.word	0x40000c00
     fd8:	00000b49 	.word	0x00000b49
     fdc:	00000e79 	.word	0x00000e79

00000fe0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
     fe0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
     fe2:	78d3      	ldrb	r3, [r2, #3]
     fe4:	2b00      	cmp	r3, #0
     fe6:	d135      	bne.n	1054 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
     fe8:	7813      	ldrb	r3, [r2, #0]
     fea:	2b80      	cmp	r3, #128	; 0x80
     fec:	d029      	beq.n	1042 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
     fee:	061b      	lsls	r3, r3, #24
     ff0:	2480      	movs	r4, #128	; 0x80
     ff2:	0264      	lsls	r4, r4, #9
     ff4:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
     ff6:	7854      	ldrb	r4, [r2, #1]
     ff8:	2502      	movs	r5, #2
     ffa:	43ac      	bics	r4, r5
     ffc:	d106      	bne.n	100c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
     ffe:	7894      	ldrb	r4, [r2, #2]
    1000:	2c00      	cmp	r4, #0
    1002:	d120      	bne.n	1046 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1004:	2480      	movs	r4, #128	; 0x80
    1006:	02a4      	lsls	r4, r4, #10
    1008:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    100a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    100c:	7854      	ldrb	r4, [r2, #1]
    100e:	3c01      	subs	r4, #1
    1010:	2c01      	cmp	r4, #1
    1012:	d91c      	bls.n	104e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1014:	040d      	lsls	r5, r1, #16
    1016:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1018:	24a0      	movs	r4, #160	; 0xa0
    101a:	05e4      	lsls	r4, r4, #23
    101c:	432c      	orrs	r4, r5
    101e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1020:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1022:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1024:	24d0      	movs	r4, #208	; 0xd0
    1026:	0624      	lsls	r4, r4, #24
    1028:	432c      	orrs	r4, r5
    102a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    102c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    102e:	78d4      	ldrb	r4, [r2, #3]
    1030:	2c00      	cmp	r4, #0
    1032:	d122      	bne.n	107a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1034:	035b      	lsls	r3, r3, #13
    1036:	d51c      	bpl.n	1072 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1038:	7893      	ldrb	r3, [r2, #2]
    103a:	2b01      	cmp	r3, #1
    103c:	d01e      	beq.n	107c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    103e:	6141      	str	r1, [r0, #20]
    1040:	e017      	b.n	1072 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1042:	2300      	movs	r3, #0
    1044:	e7d7      	b.n	ff6 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1046:	24c0      	movs	r4, #192	; 0xc0
    1048:	02e4      	lsls	r4, r4, #11
    104a:	4323      	orrs	r3, r4
    104c:	e7dd      	b.n	100a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    104e:	4c0d      	ldr	r4, [pc, #52]	; (1084 <_system_pinmux_config+0xa4>)
    1050:	4023      	ands	r3, r4
    1052:	e7df      	b.n	1014 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1054:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1056:	040c      	lsls	r4, r1, #16
    1058:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    105a:	23a0      	movs	r3, #160	; 0xa0
    105c:	05db      	lsls	r3, r3, #23
    105e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1060:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1062:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1064:	23d0      	movs	r3, #208	; 0xd0
    1066:	061b      	lsls	r3, r3, #24
    1068:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    106a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    106c:	78d3      	ldrb	r3, [r2, #3]
    106e:	2b00      	cmp	r3, #0
    1070:	d103      	bne.n	107a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1072:	7853      	ldrb	r3, [r2, #1]
    1074:	3b01      	subs	r3, #1
    1076:	2b01      	cmp	r3, #1
    1078:	d902      	bls.n	1080 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    107a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    107c:	6181      	str	r1, [r0, #24]
    107e:	e7f8      	b.n	1072 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1080:	6081      	str	r1, [r0, #8]
}
    1082:	e7fa      	b.n	107a <_system_pinmux_config+0x9a>
    1084:	fffbffff 	.word	0xfffbffff

00001088 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1088:	b510      	push	{r4, lr}
    108a:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    108c:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    108e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1090:	2900      	cmp	r1, #0
    1092:	d104      	bne.n	109e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1094:	0943      	lsrs	r3, r0, #5
    1096:	01db      	lsls	r3, r3, #7
    1098:	4905      	ldr	r1, [pc, #20]	; (10b0 <system_pinmux_pin_set_config+0x28>)
    109a:	468c      	mov	ip, r1
    109c:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    109e:	241f      	movs	r4, #31
    10a0:	4020      	ands	r0, r4
    10a2:	2101      	movs	r1, #1
    10a4:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    10a6:	0018      	movs	r0, r3
    10a8:	4b02      	ldr	r3, [pc, #8]	; (10b4 <system_pinmux_pin_set_config+0x2c>)
    10aa:	4798      	blx	r3
}
    10ac:	bd10      	pop	{r4, pc}
    10ae:	46c0      	nop			; (mov r8, r8)
    10b0:	41004400 	.word	0x41004400
    10b4:	00000fe1 	.word	0x00000fe1

000010b8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    10b8:	4770      	bx	lr
	...

000010bc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    10bc:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    10be:	4b05      	ldr	r3, [pc, #20]	; (10d4 <system_init+0x18>)
    10c0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    10c2:	4b05      	ldr	r3, [pc, #20]	; (10d8 <system_init+0x1c>)
    10c4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    10c6:	4b05      	ldr	r3, [pc, #20]	; (10dc <system_init+0x20>)
    10c8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    10ca:	4b05      	ldr	r3, [pc, #20]	; (10e0 <system_init+0x24>)
    10cc:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    10ce:	4b05      	ldr	r3, [pc, #20]	; (10e4 <system_init+0x28>)
    10d0:	4798      	blx	r3
}
    10d2:	bd10      	pop	{r4, pc}
    10d4:	00000cc1 	.word	0x00000cc1
    10d8:	00000ab1 	.word	0x00000ab1
    10dc:	000010b9 	.word	0x000010b9
    10e0:	000010b9 	.word	0x000010b9
    10e4:	000010b9 	.word	0x000010b9

000010e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    10e8:	e7fe      	b.n	10e8 <Dummy_Handler>
	...

000010ec <Reset_Handler>:
{
    10ec:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    10ee:	4a1a      	ldr	r2, [pc, #104]	; (1158 <Reset_Handler+0x6c>)
    10f0:	4b1a      	ldr	r3, [pc, #104]	; (115c <Reset_Handler+0x70>)
    10f2:	429a      	cmp	r2, r3
    10f4:	d011      	beq.n	111a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    10f6:	001a      	movs	r2, r3
    10f8:	4b19      	ldr	r3, [pc, #100]	; (1160 <Reset_Handler+0x74>)
    10fa:	429a      	cmp	r2, r3
    10fc:	d20d      	bcs.n	111a <Reset_Handler+0x2e>
    10fe:	4a19      	ldr	r2, [pc, #100]	; (1164 <Reset_Handler+0x78>)
    1100:	3303      	adds	r3, #3
    1102:	1a9b      	subs	r3, r3, r2
    1104:	089b      	lsrs	r3, r3, #2
    1106:	3301      	adds	r3, #1
    1108:	009b      	lsls	r3, r3, #2
    110a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    110c:	4813      	ldr	r0, [pc, #76]	; (115c <Reset_Handler+0x70>)
    110e:	4912      	ldr	r1, [pc, #72]	; (1158 <Reset_Handler+0x6c>)
    1110:	588c      	ldr	r4, [r1, r2]
    1112:	5084      	str	r4, [r0, r2]
    1114:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1116:	429a      	cmp	r2, r3
    1118:	d1fa      	bne.n	1110 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    111a:	4a13      	ldr	r2, [pc, #76]	; (1168 <Reset_Handler+0x7c>)
    111c:	4b13      	ldr	r3, [pc, #76]	; (116c <Reset_Handler+0x80>)
    111e:	429a      	cmp	r2, r3
    1120:	d20a      	bcs.n	1138 <Reset_Handler+0x4c>
    1122:	43d3      	mvns	r3, r2
    1124:	4911      	ldr	r1, [pc, #68]	; (116c <Reset_Handler+0x80>)
    1126:	185b      	adds	r3, r3, r1
    1128:	2103      	movs	r1, #3
    112a:	438b      	bics	r3, r1
    112c:	3304      	adds	r3, #4
    112e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1130:	2100      	movs	r1, #0
    1132:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1134:	4293      	cmp	r3, r2
    1136:	d1fc      	bne.n	1132 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1138:	4a0d      	ldr	r2, [pc, #52]	; (1170 <Reset_Handler+0x84>)
    113a:	21ff      	movs	r1, #255	; 0xff
    113c:	4b0d      	ldr	r3, [pc, #52]	; (1174 <Reset_Handler+0x88>)
    113e:	438b      	bics	r3, r1
    1140:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1142:	4a0d      	ldr	r2, [pc, #52]	; (1178 <Reset_Handler+0x8c>)
    1144:	6853      	ldr	r3, [r2, #4]
    1146:	397f      	subs	r1, #127	; 0x7f
    1148:	430b      	orrs	r3, r1
    114a:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    114c:	4b0b      	ldr	r3, [pc, #44]	; (117c <Reset_Handler+0x90>)
    114e:	4798      	blx	r3
        main();
    1150:	4b0b      	ldr	r3, [pc, #44]	; (1180 <Reset_Handler+0x94>)
    1152:	4798      	blx	r3
    1154:	e7fe      	b.n	1154 <Reset_Handler+0x68>
    1156:	46c0      	nop			; (mov r8, r8)
    1158:	00001398 	.word	0x00001398
    115c:	20000000 	.word	0x20000000
    1160:	2000000c 	.word	0x2000000c
    1164:	20000004 	.word	0x20000004
    1168:	2000000c 	.word	0x2000000c
    116c:	200000f4 	.word	0x200000f4
    1170:	e000ed00 	.word	0xe000ed00
    1174:	00000000 	.word	0x00000000
    1178:	41004000 	.word	0x41004000
    117c:	000012d9 	.word	0x000012d9
    1180:	00001185 	.word	0x00001185

00001184 <main>:
*
***************************************************************************************************************************/
#include <main.h>

int main (void)
{
    1184:	b570      	push	{r4, r5, r6, lr}
	system_init();
    1186:	4b0a      	ldr	r3, [pc, #40]	; (11b0 <main+0x2c>)
    1188:	4798      	blx	r3
	sys_config();
    118a:	4b0a      	ldr	r3, [pc, #40]	; (11b4 <main+0x30>)
    118c:	4798      	blx	r3
	return (port_base->IN.reg & pin_mask);
    118e:	4c0a      	ldr	r4, [pc, #40]	; (11b8 <main+0x34>)
    1190:	2580      	movs	r5, #128	; 0x80
    1192:	022d      	lsls	r5, r5, #8
	{

		if( port_pin_get_input_level(BUTTON_0_PIN) == SW0_ACTIVE )
		{
			port_pin_toggle_output_level(LED0);
			delay_ms(100);
    1194:	4e09      	ldr	r6, [pc, #36]	; (11bc <main+0x38>)
    1196:	e004      	b.n	11a2 <main+0x1e>
	port_base->OUTTGL.reg = pin_mask;
    1198:	2380      	movs	r3, #128	; 0x80
    119a:	01db      	lsls	r3, r3, #7
    119c:	61e3      	str	r3, [r4, #28]
    119e:	2064      	movs	r0, #100	; 0x64
    11a0:	47b0      	blx	r6
	return (port_base->IN.reg & pin_mask);
    11a2:	6a23      	ldr	r3, [r4, #32]
		if( port_pin_get_input_level(BUTTON_0_PIN) == SW0_ACTIVE )
    11a4:	422b      	tst	r3, r5
    11a6:	d0f7      	beq.n	1198 <main+0x14>
		port_base->OUTSET.reg = pin_mask;
    11a8:	2380      	movs	r3, #128	; 0x80
    11aa:	01db      	lsls	r3, r3, #7
    11ac:	61a3      	str	r3, [r4, #24]
    11ae:	e7f8      	b.n	11a2 <main+0x1e>
    11b0:	000010bd 	.word	0x000010bd
    11b4:	00000695 	.word	0x00000695
    11b8:	41004400 	.word	0x41004400
    11bc:	00000a15 	.word	0x00000a15

000011c0 <__udivsi3>:
    11c0:	2200      	movs	r2, #0
    11c2:	0843      	lsrs	r3, r0, #1
    11c4:	428b      	cmp	r3, r1
    11c6:	d374      	bcc.n	12b2 <__udivsi3+0xf2>
    11c8:	0903      	lsrs	r3, r0, #4
    11ca:	428b      	cmp	r3, r1
    11cc:	d35f      	bcc.n	128e <__udivsi3+0xce>
    11ce:	0a03      	lsrs	r3, r0, #8
    11d0:	428b      	cmp	r3, r1
    11d2:	d344      	bcc.n	125e <__udivsi3+0x9e>
    11d4:	0b03      	lsrs	r3, r0, #12
    11d6:	428b      	cmp	r3, r1
    11d8:	d328      	bcc.n	122c <__udivsi3+0x6c>
    11da:	0c03      	lsrs	r3, r0, #16
    11dc:	428b      	cmp	r3, r1
    11de:	d30d      	bcc.n	11fc <__udivsi3+0x3c>
    11e0:	22ff      	movs	r2, #255	; 0xff
    11e2:	0209      	lsls	r1, r1, #8
    11e4:	ba12      	rev	r2, r2
    11e6:	0c03      	lsrs	r3, r0, #16
    11e8:	428b      	cmp	r3, r1
    11ea:	d302      	bcc.n	11f2 <__udivsi3+0x32>
    11ec:	1212      	asrs	r2, r2, #8
    11ee:	0209      	lsls	r1, r1, #8
    11f0:	d065      	beq.n	12be <__udivsi3+0xfe>
    11f2:	0b03      	lsrs	r3, r0, #12
    11f4:	428b      	cmp	r3, r1
    11f6:	d319      	bcc.n	122c <__udivsi3+0x6c>
    11f8:	e000      	b.n	11fc <__udivsi3+0x3c>
    11fa:	0a09      	lsrs	r1, r1, #8
    11fc:	0bc3      	lsrs	r3, r0, #15
    11fe:	428b      	cmp	r3, r1
    1200:	d301      	bcc.n	1206 <__udivsi3+0x46>
    1202:	03cb      	lsls	r3, r1, #15
    1204:	1ac0      	subs	r0, r0, r3
    1206:	4152      	adcs	r2, r2
    1208:	0b83      	lsrs	r3, r0, #14
    120a:	428b      	cmp	r3, r1
    120c:	d301      	bcc.n	1212 <__udivsi3+0x52>
    120e:	038b      	lsls	r3, r1, #14
    1210:	1ac0      	subs	r0, r0, r3
    1212:	4152      	adcs	r2, r2
    1214:	0b43      	lsrs	r3, r0, #13
    1216:	428b      	cmp	r3, r1
    1218:	d301      	bcc.n	121e <__udivsi3+0x5e>
    121a:	034b      	lsls	r3, r1, #13
    121c:	1ac0      	subs	r0, r0, r3
    121e:	4152      	adcs	r2, r2
    1220:	0b03      	lsrs	r3, r0, #12
    1222:	428b      	cmp	r3, r1
    1224:	d301      	bcc.n	122a <__udivsi3+0x6a>
    1226:	030b      	lsls	r3, r1, #12
    1228:	1ac0      	subs	r0, r0, r3
    122a:	4152      	adcs	r2, r2
    122c:	0ac3      	lsrs	r3, r0, #11
    122e:	428b      	cmp	r3, r1
    1230:	d301      	bcc.n	1236 <__udivsi3+0x76>
    1232:	02cb      	lsls	r3, r1, #11
    1234:	1ac0      	subs	r0, r0, r3
    1236:	4152      	adcs	r2, r2
    1238:	0a83      	lsrs	r3, r0, #10
    123a:	428b      	cmp	r3, r1
    123c:	d301      	bcc.n	1242 <__udivsi3+0x82>
    123e:	028b      	lsls	r3, r1, #10
    1240:	1ac0      	subs	r0, r0, r3
    1242:	4152      	adcs	r2, r2
    1244:	0a43      	lsrs	r3, r0, #9
    1246:	428b      	cmp	r3, r1
    1248:	d301      	bcc.n	124e <__udivsi3+0x8e>
    124a:	024b      	lsls	r3, r1, #9
    124c:	1ac0      	subs	r0, r0, r3
    124e:	4152      	adcs	r2, r2
    1250:	0a03      	lsrs	r3, r0, #8
    1252:	428b      	cmp	r3, r1
    1254:	d301      	bcc.n	125a <__udivsi3+0x9a>
    1256:	020b      	lsls	r3, r1, #8
    1258:	1ac0      	subs	r0, r0, r3
    125a:	4152      	adcs	r2, r2
    125c:	d2cd      	bcs.n	11fa <__udivsi3+0x3a>
    125e:	09c3      	lsrs	r3, r0, #7
    1260:	428b      	cmp	r3, r1
    1262:	d301      	bcc.n	1268 <__udivsi3+0xa8>
    1264:	01cb      	lsls	r3, r1, #7
    1266:	1ac0      	subs	r0, r0, r3
    1268:	4152      	adcs	r2, r2
    126a:	0983      	lsrs	r3, r0, #6
    126c:	428b      	cmp	r3, r1
    126e:	d301      	bcc.n	1274 <__udivsi3+0xb4>
    1270:	018b      	lsls	r3, r1, #6
    1272:	1ac0      	subs	r0, r0, r3
    1274:	4152      	adcs	r2, r2
    1276:	0943      	lsrs	r3, r0, #5
    1278:	428b      	cmp	r3, r1
    127a:	d301      	bcc.n	1280 <__udivsi3+0xc0>
    127c:	014b      	lsls	r3, r1, #5
    127e:	1ac0      	subs	r0, r0, r3
    1280:	4152      	adcs	r2, r2
    1282:	0903      	lsrs	r3, r0, #4
    1284:	428b      	cmp	r3, r1
    1286:	d301      	bcc.n	128c <__udivsi3+0xcc>
    1288:	010b      	lsls	r3, r1, #4
    128a:	1ac0      	subs	r0, r0, r3
    128c:	4152      	adcs	r2, r2
    128e:	08c3      	lsrs	r3, r0, #3
    1290:	428b      	cmp	r3, r1
    1292:	d301      	bcc.n	1298 <__udivsi3+0xd8>
    1294:	00cb      	lsls	r3, r1, #3
    1296:	1ac0      	subs	r0, r0, r3
    1298:	4152      	adcs	r2, r2
    129a:	0883      	lsrs	r3, r0, #2
    129c:	428b      	cmp	r3, r1
    129e:	d301      	bcc.n	12a4 <__udivsi3+0xe4>
    12a0:	008b      	lsls	r3, r1, #2
    12a2:	1ac0      	subs	r0, r0, r3
    12a4:	4152      	adcs	r2, r2
    12a6:	0843      	lsrs	r3, r0, #1
    12a8:	428b      	cmp	r3, r1
    12aa:	d301      	bcc.n	12b0 <__udivsi3+0xf0>
    12ac:	004b      	lsls	r3, r1, #1
    12ae:	1ac0      	subs	r0, r0, r3
    12b0:	4152      	adcs	r2, r2
    12b2:	1a41      	subs	r1, r0, r1
    12b4:	d200      	bcs.n	12b8 <__udivsi3+0xf8>
    12b6:	4601      	mov	r1, r0
    12b8:	4152      	adcs	r2, r2
    12ba:	4610      	mov	r0, r2
    12bc:	4770      	bx	lr
    12be:	e7ff      	b.n	12c0 <__udivsi3+0x100>
    12c0:	b501      	push	{r0, lr}
    12c2:	2000      	movs	r0, #0
    12c4:	f000 f806 	bl	12d4 <__aeabi_idiv0>
    12c8:	bd02      	pop	{r1, pc}
    12ca:	46c0      	nop			; (mov r8, r8)

000012cc <__aeabi_uidivmod>:
    12cc:	2900      	cmp	r1, #0
    12ce:	d0f7      	beq.n	12c0 <__udivsi3+0x100>
    12d0:	e776      	b.n	11c0 <__udivsi3>
    12d2:	4770      	bx	lr

000012d4 <__aeabi_idiv0>:
    12d4:	4770      	bx	lr
    12d6:	46c0      	nop			; (mov r8, r8)

000012d8 <__libc_init_array>:
    12d8:	b570      	push	{r4, r5, r6, lr}
    12da:	2600      	movs	r6, #0
    12dc:	4d0c      	ldr	r5, [pc, #48]	; (1310 <__libc_init_array+0x38>)
    12de:	4c0d      	ldr	r4, [pc, #52]	; (1314 <__libc_init_array+0x3c>)
    12e0:	1b64      	subs	r4, r4, r5
    12e2:	10a4      	asrs	r4, r4, #2
    12e4:	42a6      	cmp	r6, r4
    12e6:	d109      	bne.n	12fc <__libc_init_array+0x24>
    12e8:	2600      	movs	r6, #0
    12ea:	f000 f845 	bl	1378 <_init>
    12ee:	4d0a      	ldr	r5, [pc, #40]	; (1318 <__libc_init_array+0x40>)
    12f0:	4c0a      	ldr	r4, [pc, #40]	; (131c <__libc_init_array+0x44>)
    12f2:	1b64      	subs	r4, r4, r5
    12f4:	10a4      	asrs	r4, r4, #2
    12f6:	42a6      	cmp	r6, r4
    12f8:	d105      	bne.n	1306 <__libc_init_array+0x2e>
    12fa:	bd70      	pop	{r4, r5, r6, pc}
    12fc:	00b3      	lsls	r3, r6, #2
    12fe:	58eb      	ldr	r3, [r5, r3]
    1300:	4798      	blx	r3
    1302:	3601      	adds	r6, #1
    1304:	e7ee      	b.n	12e4 <__libc_init_array+0xc>
    1306:	00b3      	lsls	r3, r6, #2
    1308:	58eb      	ldr	r3, [r5, r3]
    130a:	4798      	blx	r3
    130c:	3601      	adds	r6, #1
    130e:	e7f2      	b.n	12f6 <__libc_init_array+0x1e>
    1310:	00001384 	.word	0x00001384
    1314:	00001384 	.word	0x00001384
    1318:	00001384 	.word	0x00001384
    131c:	00001388 	.word	0x00001388
    1320:	42000800 	.word	0x42000800
    1324:	42000c00 	.word	0x42000c00
    1328:	42001000 	.word	0x42001000
    132c:	42001400 	.word	0x42001400
    1330:	42001800 	.word	0x42001800
    1334:	42001c00 	.word	0x42001c00
    1338:	00000b8a 	.word	0x00000b8a
    133c:	00000b86 	.word	0x00000b86
    1340:	00000b86 	.word	0x00000b86
    1344:	00000bd6 	.word	0x00000bd6
    1348:	00000bd6 	.word	0x00000bd6
    134c:	00000b9e 	.word	0x00000b9e
    1350:	00000b90 	.word	0x00000b90
    1354:	00000ba4 	.word	0x00000ba4
    1358:	00000c5c 	.word	0x00000c5c
    135c:	00000c3c 	.word	0x00000c3c
    1360:	00000c3c 	.word	0x00000c3c
    1364:	00000cac 	.word	0x00000cac
    1368:	00000c4e 	.word	0x00000c4e
    136c:	00000c6a 	.word	0x00000c6a
    1370:	00000c40 	.word	0x00000c40
    1374:	00000c78 	.word	0x00000c78

00001378 <_init>:
    1378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    137a:	46c0      	nop			; (mov r8, r8)
    137c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    137e:	bc08      	pop	{r3}
    1380:	469e      	mov	lr, r3
    1382:	4770      	bx	lr

00001384 <__init_array_start>:
    1384:	000000cd 	.word	0x000000cd

00001388 <_fini>:
    1388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    138a:	46c0      	nop			; (mov r8, r8)
    138c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    138e:	bc08      	pop	{r3}
    1390:	469e      	mov	lr, r3
    1392:	4770      	bx	lr

00001394 <__fini_array_start>:
    1394:	000000a5 	.word	0x000000a5
