Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Sat Sep 01 14:32:17 2018
| Host         : DESKTOP-RORPLTQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_timing_summary_routed.rpt -rpx system_top_timing_summary_routed.rpx
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.574    -2624.905                    582                40527       -0.955       -1.579                      2                40450        0.005        0.000                       0                 20198  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
adc_clk_in                                               {0.000 2.000}        4.000           250.000         
clk_fpga_0                                               {0.000 5.000}        10.000          100.000         
clk_fpga_1                                               {0.000 2.500}        5.000           200.000         
  mmcm_clk_0_s_1                                         {0.000 3.367}        6.735           148.485         
  mmcm_fb_clk_s_1                                        {0.000 27.500}       55.000          18.182          
dac_clk_in                                               {0.000 1.080}        2.160           462.963         
  mmcm_clk_0_s                                           {0.000 1.080}        2.160           462.963         
  mmcm_clk_1_s                                           {0.000 4.320}        8.640           115.741         
  mmcm_fb_clk_s                                          {0.000 6.480}        12.960          77.160          
i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1     {0.000 2.500}        5.000           200.000         
  clk_out1_system_refclk_clkgen_0_1                      {0.000 16.667}       33.333          30.000          
  clkfbout_system_refclk_clkgen_0_1                      {0.000 25.000}       50.000          20.000          
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_system_sys_audio_clkgen_0                     {0.000 40.690}       81.380          12.288          
  clkfbout_system_sys_audio_clkgen_0                     {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_in                                                     0.435        0.000                      0                 1794        0.071        0.000                      0                 1794        1.020        0.000                       0                  1192  
clk_fpga_0                                                     1.423        0.000                      0                16581        0.055        0.000                      0                16581        2.500        0.000                       0                  7832  
clk_fpga_1                                                    -0.495       -1.817                      7                 3573        0.054        0.000                      0                 3573        0.264        0.000                       0                  1695  
  mmcm_clk_0_s_1                                               0.279        0.000                      0                 1448        0.069        0.000                      0                 1448        2.387        0.000                       0                  1087  
  mmcm_fb_clk_s_1                                                                                                                                                                                         45.000        0.000                       0                     3  
dac_clk_in                                                                                                                                                                                                 0.280        0.000                       0                     1  
  mmcm_clk_0_s                                                                                                                                                                                             0.005        0.000                       0                    20  
  mmcm_clk_1_s                                                -0.009       -0.009                      1                12109        0.053        0.000                      0                12109        3.340        0.000                       0                  8318  
  mmcm_fb_clk_s                                                                                                                                                                                           10.805        0.000                       0                     3  
i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_system_refclk_clkgen_0_1                                                                                                                                                                       31.178        0.000                       0                     3  
  clkfbout_system_refclk_clkgen_0_1                                                                                                                                                                       48.751        0.000                       0                     2  
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_system_sys_audio_clkgen_0                          78.369        0.000                      0                   61        0.076        0.000                      0                   61       39.440        0.000                       0                    37  
  clkfbout_system_sys_audio_clkgen_0                                                                                                                                                                      42.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                          clk_fpga_0                                3.345        0.000                      0                   10                                                                        
mmcm_clk_0_s_1                      clk_fpga_0                               -3.457     -112.330                     37                   37        0.073        0.000                      0                   37  
mmcm_clk_1_s                        clk_fpga_0                               -7.574     -246.252                     40                   48       -0.955       -1.579                      2                   40  
clk_out1_system_sys_audio_clkgen_0  clk_fpga_0                                7.765        0.000                      0                    4                                                                        
adc_clk_in                          clk_fpga_1                                6.605        0.000                      0                    4                                                                        
clk_fpga_0                          clk_fpga_1                               -0.823       -4.112                      8                  242        0.166        0.000                      0                   72  
mmcm_clk_1_s                        clk_fpga_1                                7.058        0.000                      0                    8                                                                        
clk_fpga_0                          mmcm_clk_0_s_1                           -3.291     -613.264                    208                  208        0.058        0.000                      0                  208  
clk_fpga_0                          mmcm_clk_1_s                             -6.346    -1646.962                    273                  292        1.798        0.000                      0                  273  
clk_fpga_1                          mmcm_clk_1_s                              3.202        0.000                      0                   13                                                                        
clk_fpga_0                          clk_out1_system_sys_audio_clkgen_0       79.082        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk_in         adc_clk_in               1.039        0.000                      0                  213        0.357        0.000                      0                  213  
**async_default**  clk_fpga_0         clk_fpga_0               1.004        0.000                      0                 3578        0.328        0.000                      0                 3578  
**async_default**  clk_fpga_0         clk_fpga_1               1.386        0.000                      0                   12        0.587        0.000                      0                   12  
**async_default**  mmcm_clk_0_s_1     mmcm_clk_0_s_1          -0.234       -1.977                     15                  228        0.479        0.000                      0                  228  
**async_default**  mmcm_clk_1_s       mmcm_clk_1_s             3.148        0.000                      0                  298        0.448        0.000                      0                  298  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 2.215ns (69.917%)  route 0.953ns (30.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 9.035 - 4.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.892     5.495    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X4Y16          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      2.215     7.710 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[19]
                         net (fo=2, routed)           0.953     8.663    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[19]
    DSP48_X4Y16          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.714     9.035    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X4Y16          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.495    
                         clock uncertainty           -0.035     9.460    
    DSP48_X4Y16          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     9.098    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 2.215ns (70.634%)  route 0.921ns (29.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 9.036 - 4.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.893     5.496    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X4Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     7.711 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[18]
                         net (fo=2, routed)           0.921     8.632    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[18]
    DSP48_X4Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.715     9.036    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X4Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.496    
                         clock uncertainty           -0.035     9.461    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     9.099    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 2.215ns (70.635%)  route 0.921ns (29.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 9.035 - 4.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.892     5.495    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X4Y16          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     7.710 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[18]
                         net (fo=2, routed)           0.921     8.631    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[18]
    DSP48_X4Y16          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.714     9.035    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X4Y16          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.495    
                         clock uncertainty           -0.035     9.460    
    DSP48_X4Y16          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     9.098    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 2.215ns (71.263%)  route 0.893ns (28.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 9.036 - 4.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.893     5.496    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X4Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.215     7.711 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[17]
                         net (fo=2, routed)           0.893     8.604    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[17]
    DSP48_X4Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.715     9.036    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X4Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.496    
                         clock uncertainty           -0.035     9.461    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     9.099    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 2.215ns (71.264%)  route 0.893ns (28.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 9.035 - 4.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.892     5.495    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X4Y16          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.215     7.710 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[17]
                         net (fo=2, routed)           0.893     8.603    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[17]
    DSP48_X4Y16          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.714     9.035    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X4Y16          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.495    
                         clock uncertainty           -0.035     9.460    
    DSP48_X4Y16          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     9.098    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[22]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.518ns (29.238%)  route 1.254ns (70.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 9.035 - 4.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.786     5.390    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X100Y52        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y52        FDRE (Prop_fdre_C_Q)         0.518     5.908 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/Q
                         net (fo=12, routed)          1.254     7.161    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[15]
    DSP48_X4Y16          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[22]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.714     9.035    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X4Y16          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.283     9.317    
                         clock uncertainty           -0.035     9.282    
    DSP48_X4Y16          DSP48E1 (Setup_dsp48e1_CLK_D[22])
                                                     -1.626     7.656    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 2.215ns (71.448%)  route 0.885ns (28.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 9.036 - 4.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.893     5.496    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X4Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      2.215     7.711 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[19]
                         net (fo=2, routed)           0.885     8.596    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[19]
    DSP48_X4Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.715     9.036    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X4Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.496    
                         clock uncertainty           -0.035     9.461    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     9.099    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/adc_pn_oos_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/adc_pn_data_pn_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.937ns (27.623%)  route 2.455ns (72.377%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 9.024 - 4.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.785     5.389    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/adc_clk
    SLICE_X99Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/adc_pn_oos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y53         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/adc_pn_oos_reg/Q
                         net (fo=43, routed)          1.399     7.244    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/adc_pn_data_pn_reg[20]
    SLICE_X106Y47        LUT3 (Prop_lut3_I2_O)        0.149     7.393 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/adc_pn_data_pn[26]_i_3/O
                         net (fo=11, routed)          1.056     8.449    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/p_3_in
    SLICE_X110Y48        LUT5 (Prop_lut5_I3_O)        0.332     8.781 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/adc_pn_data_pn[26]_i_1/O
                         net (fo=1, routed)           0.000     8.781    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon_n_5
    SLICE_X110Y48        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/adc_pn_data_pn_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     9.024    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/adc_clk
    SLICE_X110Y48        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/adc_pn_data_pn_reg[26]/C
                         clock pessimism              0.283     9.307    
                         clock uncertainty           -0.035     9.272    
    SLICE_X110Y48        FDRE (Setup_fdre_C_D)        0.031     9.303    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/adc_pn_data_pn_reg[26]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/adc_pn_data_pn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.133ns (34.621%)  route 2.140ns (65.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 9.024 - 4.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.863     5.467    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/adc_clk
    SLICE_X108Y53        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDRE (Prop_fdre_C_Q)         0.478     5.945 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/data_out_reg[7]/Q
                         net (fo=8, routed)           1.238     7.183    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/adc_pn_data_in_reg[13][7]
    SLICE_X109Y46        LUT3 (Prop_lut3_I0_O)        0.323     7.506 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/adc_pn_data_pn[28]_i_4/O
                         net (fo=10, routed)          0.902     8.407    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/p_12_in
    SLICE_X110Y47        LUT6 (Prop_lut6_I3_O)        0.332     8.739 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon/adc_pn_data_pn[3]_i_1/O
                         net (fo=1, routed)           0.000     8.739    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/i_pnmon_n_28
    SLICE_X110Y47        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/adc_pn_data_pn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     9.024    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/adc_clk
    SLICE_X110Y47        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/adc_pn_data_pn_reg[3]/C
                         clock pessimism              0.283     9.307    
                         clock uncertainty           -0.035     9.272    
    SLICE_X110Y47        FDRE (Setup_fdre_C_D)        0.031     9.303    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_pnmon/adc_pn_data_pn_reg[3]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 2.215ns (69.419%)  route 0.976ns (30.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 8.947 - 4.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.893     5.496    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X4Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_CLK_P[44])
                                                      2.215     7.711 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[44]
                         net (fo=1, routed)           0.976     8.687    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[44]
    SLICE_X101Y49        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.626     8.947    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    SLICE_X101Y49        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_reg[44]/C
                         clock pessimism              0.397     9.345    
                         clock uncertainty           -0.035     9.309    
    SLICE_X101Y49        FDRE (Setup_fdre_C_D)       -0.058     9.251    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_reg[44]
  -------------------------------------------------------------------
                         required time                          9.251    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  0.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.737%)  route 0.224ns (60.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.611     1.886    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_clk
    SLICE_X90Y41         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y41         FDRE (Prop_fdre_C_Q)         0.148     2.034 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[42]/Q
                         net (fo=1, routed)           0.224     2.259    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_wdata[42]
    RAMB36_X4Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.922     2.302    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_clk
    RAMB36_X4Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.357     1.945    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.243     2.188    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.713%)  route 0.225ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.611     1.886    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_clk
    SLICE_X90Y41         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y41         FDRE (Prop_fdre_C_Q)         0.148     2.034 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[44]/Q
                         net (fo=1, routed)           0.225     2.259    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_wdata[44]
    RAMB36_X4Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.922     2.302    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_clk
    RAMB36_X4Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.357     1.945    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.243     2.188    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.275ns (56.657%)  route 0.210ns (43.343%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.615     1.890    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X98Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDCE (Prop_fdce_C_Q)         0.164     2.054 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[61]/Q
                         net (fo=1, routed)           0.210     2.265    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/Q[21]
    SLICE_X100Y50        LUT2 (Prop_lut2_I1_O)        0.045     2.310 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[7]_i_4/O
                         net (fo=1, routed)           0.000     2.310    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[7]_i_4_n_0
    SLICE_X100Y50        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.376 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.376    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d0[5]
    SLICE_X100Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.879     2.258    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X100Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[5]/C
                         clock pessimism             -0.103     2.155    
    SLICE_X100Y50        FDRE (Hold_fdre_C_D)         0.134     2.289    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.208ns (42.383%)  route 0.283ns (57.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.614     1.889    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X96Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y49         FDCE (Prop_fdce_C_Q)         0.164     2.053 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[75]/Q
                         net (fo=1, routed)           0.283     2.336    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_dfmt_se_s
    SLICE_X98Y50         LUT4 (Prop_lut4_I0_O)        0.044     2.380 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/data_out[15]_i_1/O
                         net (fo=1, routed)           0.000     2.380    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/D[1]
    SLICE_X98Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.879     2.258    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/adc_clk
    SLICE_X98Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/data_out_reg[15]/C
                         clock pessimism             -0.103     2.155    
    SLICE_X98Y50         FDRE (Hold_fdre_C_D)         0.131     2.286    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[0].din_wdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.480%)  route 0.269ns (64.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.612     1.887    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_clk
    SLICE_X92Y43         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[0].din_wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDRE (Prop_fdre_C_Q)         0.148     2.035 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[0].din_wdata_reg[31]/Q
                         net (fo=2, routed)           0.269     2.305    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_wdata[31]
    RAMB36_X4Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.922     2.302    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_clk
    RAMB36_X4Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.337     1.965    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.243     2.208    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.311ns (62.492%)  route 0.187ns (37.508%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.615     1.890    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X98Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDCE (Prop_fdce_C_Q)         0.148     2.038 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[63]/Q
                         net (fo=1, routed)           0.187     2.225    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/Q[23]
    SLICE_X100Y50        LUT2 (Prop_lut2_I1_O)        0.099     2.324 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[7]_i_2/O
                         net (fo=1, routed)           0.000     2.324    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[7]_i_2_n_0
    SLICE_X100Y50        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.388 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.388    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d0[7]
    SLICE_X100Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.879     2.258    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X100Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[7]/C
                         clock pessimism             -0.103     2.155    
    SLICE_X100Y50        FDRE (Hold_fdre_C_D)         0.134     2.289    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.450%)  route 0.274ns (62.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.609     1.884    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X100Y51        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        FDRE (Prop_fdre_C_Q)         0.164     2.048 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[11]/Q
                         net (fo=4, routed)           0.274     2.322    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[11]
    SLICE_X100Y43        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.883     2.262    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X100Y43        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[11]/C
                         clock pessimism             -0.103     2.159    
    SLICE_X100Y43        FDRE (Hold_fdre_C_D)         0.063     2.222    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.802%)  route 0.321ns (66.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.609     1.884    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_clk
    SLICE_X92Y37         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y37         FDRE (Prop_fdre_C_Q)         0.164     2.048 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[51]/Q
                         net (fo=2, routed)           0.321     2.370    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_wdata[51]
    RAMB36_X4Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.922     2.302    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_clk
    RAMB36_X4Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.337     1.965    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.296     2.261    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.275ns (55.462%)  route 0.221ns (44.538%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.609     1.884    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X98Y51         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDCE (Prop_fdce_C_Q)         0.164     2.048 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/Q
                         net (fo=1, routed)           0.221     2.269    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/Q[30]
    SLICE_X99Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.314 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d[15]_i_3/O
                         net (fo=1, routed)           0.000     2.314    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d[15]_i_3_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.380 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.380    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d0[14]
    SLICE_X99Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.884     2.263    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    SLICE_X99Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d_reg[14]/C
                         clock pessimism             -0.103     2.160    
    SLICE_X99Y49         FDRE (Hold_fdre_C_D)         0.105     2.265    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.600%)  route 0.284ns (63.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.609     1.884    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X100Y51        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        FDRE (Prop_fdre_C_Q)         0.164     2.048 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[10]/Q
                         net (fo=4, routed)           0.284     2.333    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[10]
    SLICE_X100Y43        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.883     2.262    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X100Y43        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[10]/C
                         clock pessimism             -0.103     2.159    
    SLICE_X100Y43        FDRE (Hold_fdre_C_D)         0.052     2.211    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { adc_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y8     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X3Y17     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X4Y16     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X3Y14     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X3Y15     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X4Y18     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X3Y16     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     IDDR/C              n/a            1.474         4.000       2.526      ILOGIC_X1Y122   i_system_wrapper/system_i/axi_ad9643/inst/i_if/g_adc_if[0].i_adc_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.474         4.000       2.526      ILOGIC_X1Y66    i_system_wrapper/system_i/axi_ad9643/inst/i_if/g_adc_if[10].i_adc_data/i_rx_data_iddr/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y40    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y40    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y40    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y40    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y40    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y40    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[6]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y38    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y40    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y40    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[11]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 1.698ns (20.573%)  route 6.555ns (79.427%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=46, routed)          6.053    10.534    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond_d1_i_1/O
                         net (fo=2, routed)           0.503    11.160    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.124    11.284 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_trig_i_1/O
                         net (fo=1, routed)           0.000    11.284    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig0
    SLICE_X57Y71         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.525    12.704    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aclk
    SLICE_X57Y71         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)        0.029    12.708    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 1.574ns (19.734%)  route 6.402ns (80.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=46, routed)          6.053    10.534    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond_d1_i_1/O
                         net (fo=2, routed)           0.349    11.007    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond
    SLICE_X57Y71         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.525    12.704    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aclk
    SLICE_X57Y71         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)       -0.043    12.636    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 1.574ns (19.956%)  route 6.313ns (80.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=46, routed)          5.688    10.169    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.293 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rresp_i[1]_i_1/O
                         net (fo=2, routed)           0.625    10.918    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Error
    SLICE_X55Y71         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.524    12.703    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y71         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)       -0.067    12.611    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 1.698ns (21.638%)  route 6.149ns (78.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=46, routed)          5.688    10.169    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.293 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rresp_i[1]_i_1/O
                         net (fo=2, routed)           0.461    10.754    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_Error
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.124    10.878 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bresp_i[1]_i_1/O
                         net (fo=1, routed)           0.000    10.878    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_45
    SLICE_X55Y72         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.522    12.701    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y72         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.031    12.707    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 1.450ns (19.135%)  route 6.128ns (80.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=46, routed)          6.128    10.608    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[2]
    SLICE_X63Y66         FDSE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.533    12.712    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X63Y66         FDSE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[2]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X63Y66         FDSE (Setup_fdse_C_D)       -0.101    12.586    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 1.450ns (19.188%)  route 6.107ns (80.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=46, routed)          6.107    10.587    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[2]
    SLICE_X64Y69         FDSE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.530    12.709    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X64Y69         FDSE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X64Y69         FDSE (Setup_fdse_C_D)       -0.067    12.617    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_wdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 1.450ns (19.096%)  route 6.143ns (80.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=45, routed)          6.143    10.624    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/s_axi_wdata[3]
    SLICE_X82Y64         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.541    12.720    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/s_axi_aclk
    SLICE_X82Y64         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_wdata_reg[3]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X82Y64         FDCE (Setup_fdce_C_D)       -0.028    12.667    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.582ns (21.650%)  route 5.725ns (78.350%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=15, routed)          3.698     8.063    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.124     8.187 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.583     8.770    i_system_wrapper/system_i/axi_spdif_tx_core/inst/ctrlif/S_AXI_WVALID
    SLICE_X53Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  i_system_wrapper/system_i/axi_spdif_tx_core/inst/ctrlif/config_reg[31]_i_2/O
                         net (fo=32, routed)          1.444    10.338    i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg
    SLICE_X53Y55         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.466    12.645    i_system_wrapper/system_i/axi_spdif_tx_core/inst/S_AXI_ACLK
    SLICE_X53Y55         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[19]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X53Y55         FDRE (Setup_fdre_C_CE)      -0.205    12.415    i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.582ns (21.650%)  route 5.725ns (78.350%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=15, routed)          3.698     8.063    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.124     8.187 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.583     8.770    i_system_wrapper/system_i/axi_spdif_tx_core/inst/ctrlif/S_AXI_WVALID
    SLICE_X53Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  i_system_wrapper/system_i/axi_spdif_tx_core/inst/ctrlif/config_reg[31]_i_2/O
                         net (fo=32, routed)          1.444    10.338    i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg
    SLICE_X53Y55         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.466    12.645    i_system_wrapper/system_i/axi_spdif_tx_core/inst/S_AXI_ACLK
    SLICE_X53Y55         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[24]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X53Y55         FDRE (Setup_fdre_C_CE)      -0.205    12.415    i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.582ns (21.650%)  route 5.725ns (78.350%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=15, routed)          3.698     8.063    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.124     8.187 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.583     8.770    i_system_wrapper/system_i/axi_spdif_tx_core/inst/ctrlif/S_AXI_WVALID
    SLICE_X53Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  i_system_wrapper/system_i/axi_spdif_tx_core/inst/ctrlif/config_reg[31]_i_2/O
                         net (fo=32, routed)          1.444    10.338    i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg
    SLICE_X53Y55         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.466    12.645    i_system_wrapper/system_i/axi_spdif_tx_core/inst/S_AXI_ACLK
    SLICE_X53Y55         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[27]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X53Y55         FDRE (Setup_fdre_C_CE)      -0.205    12.415    i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  2.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.577%)  route 0.222ns (54.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.590     0.926    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X84Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[14]/Q
                         net (fo=1, routed)           0.222     1.289    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_rdata_reg[31]_1[14]
    SLICE_X84Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.334 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.334    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1_n_111
    SLICE_X84Y53         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.852     1.218    i_system_wrapper/system_i/axi_ad9643/inst/s_axi_aclk
    SLICE_X84Y53         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[14]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X84Y53         FDCE (Hold_fdce_C_D)         0.091     1.279    i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_he_max_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[148]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.437%)  route 0.246ns (63.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.558     0.894    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/s_axi_aclk
    SLICE_X43Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_he_max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_he_max_reg[4]/Q
                         net (fo=2, routed)           0.246     1.280    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/D[132]
    SLICE_X51Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.818     1.184    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X51Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[148]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y33         FDCE (Hold_fdce_C_D)         0.075     1.224    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[148]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rdata_d_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.751%)  route 0.239ns (56.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.556     0.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aclk
    SLICE_X48Y51         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rdata_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rdata_d_reg[2]/Q
                         net (fo=1, routed)           0.239     1.272    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rdata_d[2]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.317 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.317    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata[2]_i_1_n_0
    SLICE_X51Y52         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.821     1.187    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aclk
    SLICE_X51Y52         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata_reg[2]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y52         FDCE (Hold_fdce_C_D)         0.107     1.259    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_hl_width_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.557     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/s_axi_aclk
    SLICE_X47Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_hl_width_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_hl_width_reg[14]/Q
                         net (fo=2, routed)           0.239     1.273    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/D[174]
    SLICE_X51Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.817     1.183    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X51Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[190]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X51Y32         FDCE (Hold_fdce_C_D)         0.066     1.214    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[190]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.505%)  route 0.166ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.659     0.995    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.166     1.289    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.844     1.210    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.950%)  route 0.228ns (55.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.591     0.927    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X89Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y49         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[11]/Q
                         net (fo=1, routed)           0.228     1.295    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_rdata_reg[31]_1[11]
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.045     1.340 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.340    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1_n_114
    SLICE_X88Y52         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.854     1.220    i_system_wrapper/system_i/axi_ad9643/inst/s_axi_aclk
    SLICE_X88Y52         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[11]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X88Y52         FDCE (Hold_fdce_C_D)         0.091     1.281    i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_tc_2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.834%)  route 0.219ns (51.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.607     0.943    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/s_axi_aclk
    SLICE_X90Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y50         FDCE (Prop_fdce_C_Q)         0.164     1.107 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_2_reg[10]/Q
                         net (fo=3, routed)           0.219     1.326    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[8]_0[9]
    SLICE_X91Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.371 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_tc_2[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.371    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/sm2tc7_return[10]
    SLICE_X91Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_tc_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.882     1.248    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/s_axi_aclk
    SLICE_X91Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_tc_2_reg[10]/C
                         clock pessimism             -0.030     1.218    
    SLICE_X91Y47         FDCE (Hold_fdce_C_D)         0.091     1.309    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_tc_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_dcfilt_offset_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.094%)  route 0.245ns (59.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.584     0.920    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X82Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_dcfilt_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_dcfilt_offset_reg[4]/Q
                         net (fo=2, routed)           0.245     1.329    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/D[56]
    SLICE_X83Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.859     1.225    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X83Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[60]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X83Y49         FDCE (Hold_fdce_C_D)         0.070     1.265    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.187ns (43.317%)  route 0.245ns (56.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.545     0.881    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X48Y72         FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q
                         net (fo=16, routed)          0.245     1.266    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_0[2]
    SLICE_X51Y72         LUT4 (Prop_lut4_I1_O)        0.046     1.312 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.312    i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_awvalid
    SLICE_X51Y72         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.807     1.173    i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y72         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_reg/C
                         clock pessimism             -0.035     1.138    
    SLICE_X51Y72         FDRE (Hold_fdre_C_D)         0.105     1.243    i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_dcfilt_coeff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.916%)  route 0.257ns (61.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.607     0.943    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/s_axi_aclk
    SLICE_X92Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_dcfilt_coeff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDCE (Prop_fdce_C_Q)         0.164     1.107 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_dcfilt_coeff_reg[1]/Q
                         net (fo=2, routed)           0.257     1.364    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/D[37]
    SLICE_X92Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.883     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X92Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[41]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y47         FDCE (Hold_fdce_C_D)         0.075     1.294    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8      i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8      i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11     i_system_wrapper/system_i/stepGen_0/inst/stepGen_AXILiteS_s_axi_U/int_out_vec/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11     i_system_wrapper/system_i/stepGen_0/inst/stepGen_AXILiteS_s_axi_U/int_out_vec/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y122    i_system_wrapper/system_i/axi_ad9643/inst/i_if/g_adc_if[0].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y66     i_system_wrapper/system_i/axi_ad9643/inst/i_if/g_adc_if[10].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y84     i_system_wrapper/system_i/axi_ad9643/inst/i_if/g_adc_if[11].i_adc_data/i_rx_data_idelay/C
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y59     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y59     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y59     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y59     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y59     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y59     i_system_wrapper/system_i/axi_i2s_adi/inst/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            7  Failing Endpoints,  Worst Slack       -0.495ns,  Total Violation       -1.817ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.495ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.331ns (28.274%)  route 3.376ns (71.726%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.693     2.987    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X27Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.709     4.152    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.276 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.276    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     4.488 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     5.492    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.791 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.281    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.405 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.642     7.047    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT3 (Prop_lut3_I0_O)        0.116     7.163 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[6]_INST_0/O
                         net (fo=1, routed)           0.532     7.694    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[6]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[6])
                                                     -0.803     7.199    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.199    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 -0.495    

Slack (VIOLATED) :        -0.338ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.332ns (29.398%)  route 3.199ns (70.602%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.693     2.987    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X27Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.709     4.152    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.276 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.276    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     4.488 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     5.492    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.791 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.281    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.405 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.603     7.008    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT4 (Prop_lut4_I2_O)        0.117     7.125 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[1]_INST_0/O
                         net (fo=1, routed)           0.393     7.518    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[1]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[1])
                                                     -0.823     7.179    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.339ns (28.356%)  route 3.383ns (71.644%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.693     2.987    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X27Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.709     4.152    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.276 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.276    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     4.488 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     5.492    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.791 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.281    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.405 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.603     7.008    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.132 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[3]_INST_0/O
                         net (fo=1, routed)           0.577     7.709    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[3]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[3])
                                                     -0.599     7.403    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.339ns (28.409%)  route 3.374ns (71.591%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.693     2.987    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X27Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.709     4.152    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.276 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.276    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     4.488 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     5.492    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.791 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.281    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.405 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.642     7.047    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.171 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[2]_INST_0/O
                         net (fo=1, routed)           0.530     7.700    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[2]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[2])
                                                     -0.599     7.403    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.332ns (30.214%)  route 3.077ns (69.786%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.693     2.987    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X27Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.709     4.152    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.276 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.276    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     4.488 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     5.492    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.791 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.281    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.405 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     6.873    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.117     6.990 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[7]_INST_0/O
                         net (fo=1, routed)           0.405     7.396    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[7]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[7])
                                                     -0.806     7.196    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.339ns (29.159%)  route 3.253ns (70.841%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.693     2.987    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X27Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.709     4.152    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.276 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.276    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     4.488 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     5.492    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.791 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.281    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.405 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.472     6.877    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.001 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[4]_INST_0/O
                         net (fo=1, routed)           0.578     7.579    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[4]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[4])
                                                     -0.599     7.403    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.339ns (30.277%)  route 3.084ns (69.723%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.693     2.987    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X27Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.709     4.152    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.276 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.276    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     4.488 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     5.492    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.791 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.281    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.405 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     6.873    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.997 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5]_INST_0/O
                         net (fo=1, routed)           0.412     7.410    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[5]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[5])
                                                     -0.599     7.403    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.474ns (33.051%)  route 2.986ns (66.949%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 7.705 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.699     2.993    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X31Y55         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=18, routed)          1.144     4.593    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]_0[1]
    SLICE_X30Y60         LUT6 (Prop_lut6_I2_O)        0.124     4.717 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_16/O
                         net (fo=1, routed)           0.000     4.717    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_16_n_0
    SLICE_X30Y60         MUXF7 (Prop_muxf7_I1_O)      0.214     4.931 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_8/O
                         net (fo=1, routed)           0.000     4.931    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_8_n_0
    SLICE_X30Y60         MUXF8 (Prop_muxf8_I1_O)      0.088     5.019 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4/O
                         net (fo=2, routed)           0.669     5.688    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I2_O)        0.319     6.007 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0/O
                         net (fo=2, routed)           0.316     6.323    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0_n_0
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.447 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_2/O
                         net (fo=12, routed)          0.530     6.976    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_ready
    SLICE_X29Y52         LUT5 (Prop_lut5_I3_O)        0.149     7.125 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_i_1__0/O
                         net (fo=1, routed)           0.327     7.453    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_i_1__0_n_0
    SLICE_X31Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.526     7.705    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X31Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg/C
                         clock pessimism              0.264     7.969    
                         clock uncertainty           -0.083     7.886    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)       -0.248     7.638    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1BREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.478%)  route 3.027ns (78.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.693     2.987    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X27Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[2]/Q
                         net (fo=16, routed)          1.148     4.591    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]_0[2]
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/m_dest_axi_bready_INST_0_i_2/O
                         net (fo=1, routed)           0.526     5.241    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/m_dest_axi_bready_INST_0_i_2_n_0
    SLICE_X30Y58         LUT5 (Prop_lut5_I2_O)        0.124     5.365 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/m_dest_axi_bready_INST_0_i_1/O
                         net (fo=4, routed)           0.604     5.969    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/id_reg[3]
    SLICE_X30Y57         LUT4 (Prop_lut4_I3_O)        0.124     6.093 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/m_dest_axi_bready_INST_0/O
                         net (fo=1, routed)           0.749     6.842    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_BREADY
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1BREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1BREADY)
                                                     -0.959     7.043    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.215ns (28.764%)  route 3.009ns (71.236%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.685     2.979    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/m_src_axi_aclk
    SLICE_X28Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          1.164     4.599    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/cdc_sync_stage1_reg[4][1]
    SLICE_X27Y75         LUT6 (Prop_lut6_I2_O)        0.124     4.723 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length[3]_i_11/O
                         net (fo=1, routed)           0.000     4.723    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length[3]_i_11_n_0
    SLICE_X27Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     4.935 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length_reg[3]_i_5/O
                         net (fo=2, routed)           0.627     5.563    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length_reg[3]_i_5_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.299     5.862 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length[3]_i_2/O
                         net (fo=3, routed)           0.599     6.461    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length[3]_i_2_n_0
    SLICE_X29Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.585 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=13, routed)          0.618     7.203    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]_0
    SLICE_X28Y69         FDSE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.514     7.693    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/m_src_axi_aclk
    SLICE_X28Y69         FDSE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]/C
                         clock pessimism              0.229     7.922    
                         clock uncertainty           -0.083     7.839    
    SLICE_X28Y69         FDSE (Setup_fdse_C_S)       -0.429     7.410    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.410    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  0.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.985%)  route 0.228ns (64.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.557     0.893    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/m_src_axi_aclk
    SLICE_X33Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[52]/Q
                         net (fo=1, routed)           0.228     1.248    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/data_reg[127][52]
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.867     1.233    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/m_src_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.242     1.194    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_data_int_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.238%)  route 0.248ns (63.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.586     0.922    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X67Y48         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[29]/Q
                         net (fo=3, routed)           0.248     1.311    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_mux_data_reg[31][29]
    SLICE_X59Y51         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_data_int_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.848     1.214    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X59Y51         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_data_int_reg[253]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.070     1.254    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_data_int_reg[253]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.576%)  route 0.232ns (64.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.558     0.894    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/m_src_axi_aclk
    SLICE_X33Y94         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[57]/Q
                         net (fo=1, routed)           0.232     1.253    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/data_reg[127][57]
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.867     1.233    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/m_src_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                      0.243     1.195    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.585%)  route 0.232ns (64.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.558     0.894    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/m_src_axi_aclk
    SLICE_X33Y94         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[55]/Q
                         net (fo=1, routed)           0.232     1.253    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/data_reg[127][55]
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.867     1.233    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/m_src_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.242     1.194    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.279ns (62.485%)  route 0.168ns (37.515%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.592     0.928    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/m_dest_axi_aclk
    SLICE_X26Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level_reg[7]/Q
                         net (fo=4, routed)           0.168     1.259    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level_reg__0[7]
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level[8]_i_2/O
                         net (fo=1, routed)           0.000     1.304    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level[8]_i_2_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.374 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.374    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level_next__0[8]
    SLICE_X26Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.844     1.210    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/m_dest_axi_aclk
    SLICE_X26Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level_reg[8]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.314    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/i_address_sync/level_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.363%)  route 0.253ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.557     0.893    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/m_src_axi_aclk
    SLICE_X32Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[14]/Q
                         net (fo=1, routed)           0.253     1.309    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/data_reg[127][14]
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.867     1.233    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/m_src_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.296     1.248    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.920%)  route 0.275ns (66.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.558     0.894    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/m_src_axi_aclk
    SLICE_X33Y94         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[51]/Q
                         net (fo=1, routed)           0.275     1.309    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/data_reg[127][51]
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.867     1.233    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/m_src_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.296     1.248    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.225%)  route 0.283ns (66.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.552     0.888    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/m_src_axi_aclk
    SLICE_X33Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[117]/Q
                         net (fo=2, routed)           0.283     1.312    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/data_reg[127][117]
    RAMB36_X2Y18         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.866     1.232    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/m_src_axi_aclk
    RAMB36_X2Y18         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.281     0.951    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     1.247    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.449%)  route 0.263ns (61.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.554     0.890    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/m_src_axi_aclk
    SLICE_X32Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[84]/Q
                         net (fo=2, routed)           0.263     1.316    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/data_reg[127][84]
    RAMB36_X2Y18         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.866     1.232    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/m_src_axi_aclk
    RAMB36_X2Y18         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.281     0.951    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.296     1.247    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.457%)  route 0.262ns (61.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.556     0.892    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/m_src_axi_aclk
    SLICE_X32Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_repack/data_reg[58]/Q
                         net (fo=1, routed)           0.262     1.318    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/data_reg[127][58]
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.867     1.233    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/m_src_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.296     1.248    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y19     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y18     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y9      i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y9      i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y8      i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X113Y77    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y70     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/active_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X28Y69     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y69     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y69     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y69     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y69     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y69     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y69     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y60     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y60     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y60     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y60     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y61     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y61     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y61     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y61     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 2.409ns (41.967%)  route 3.331ns (58.033%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.636     2.930    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.419     3.349 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/Q
                         net (fo=2, routed)           0.976     4.325    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[6]
    SLICE_X48Y26         LUT1 (Prop_lut1_I0_O)        0.299     4.624 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37/O
                         net (fo=1, routed)           0.000     4.624    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.022 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.022    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.356 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.814     6.171    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.474    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.711     7.717    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.829     8.670    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.482     9.396    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X45Y28         FDRE (Setup_fdre_C_R)       -0.429     8.949    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 2.409ns (41.967%)  route 3.331ns (58.033%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.636     2.930    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.419     3.349 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/Q
                         net (fo=2, routed)           0.976     4.325    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[6]
    SLICE_X48Y26         LUT1 (Prop_lut1_I0_O)        0.299     4.624 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37/O
                         net (fo=1, routed)           0.000     4.624    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.022 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.022    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.356 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.814     6.171    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.474    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.711     7.717    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.829     8.670    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.482     9.396    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X45Y28         FDRE (Setup_fdre_C_R)       -0.429     8.949    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 2.409ns (41.967%)  route 3.331ns (58.033%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.636     2.930    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.419     3.349 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/Q
                         net (fo=2, routed)           0.976     4.325    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[6]
    SLICE_X48Y26         LUT1 (Prop_lut1_I0_O)        0.299     4.624 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37/O
                         net (fo=1, routed)           0.000     4.624    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.022 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.022    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.356 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.814     6.171    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.474    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.711     7.717    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.829     8.670    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.482     9.396    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[2]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X45Y28         FDRE (Setup_fdre_C_R)       -0.429     8.949    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 2.409ns (41.967%)  route 3.331ns (58.033%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.636     2.930    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.419     3.349 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/Q
                         net (fo=2, routed)           0.976     4.325    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[6]
    SLICE_X48Y26         LUT1 (Prop_lut1_I0_O)        0.299     4.624 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37/O
                         net (fo=1, routed)           0.000     4.624    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.022 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.022    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.356 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.814     6.171    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.474    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.711     7.717    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.829     8.670    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.482     9.396    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[3]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X45Y28         FDRE (Setup_fdre_C_R)       -0.429     8.949    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 2.409ns (42.567%)  route 3.250ns (57.433%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.398 - 6.735 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.636     2.930    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.419     3.349 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/Q
                         net (fo=2, routed)           0.976     4.325    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[6]
    SLICE_X48Y26         LUT1 (Prop_lut1_I0_O)        0.299     4.624 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37/O
                         net (fo=1, routed)           0.000     4.624    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.022 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.022    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.356 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.814     6.171    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.474    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.711     7.717    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.748     8.589    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X45Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.484     9.398    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X45Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/C
                         clock pessimism              0.129     9.527    
                         clock uncertainty           -0.147     9.380    
    SLICE_X45Y31         FDRE (Setup_fdre_C_R)       -0.429     8.951    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 2.409ns (42.567%)  route 3.250ns (57.433%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.398 - 6.735 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.636     2.930    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.419     3.349 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/Q
                         net (fo=2, routed)           0.976     4.325    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[6]
    SLICE_X48Y26         LUT1 (Prop_lut1_I0_O)        0.299     4.624 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37/O
                         net (fo=1, routed)           0.000     4.624    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.022 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.022    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.356 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.814     6.171    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.474    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.711     7.717    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.748     8.589    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X45Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.484     9.398    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X45Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/C
                         clock pessimism              0.129     9.527    
                         clock uncertainty           -0.147     9.380    
    SLICE_X45Y31         FDRE (Setup_fdre_C_R)       -0.429     8.951    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 2.409ns (42.567%)  route 3.250ns (57.433%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.398 - 6.735 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.636     2.930    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.419     3.349 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/Q
                         net (fo=2, routed)           0.976     4.325    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[6]
    SLICE_X48Y26         LUT1 (Prop_lut1_I0_O)        0.299     4.624 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37/O
                         net (fo=1, routed)           0.000     4.624    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.022 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.022    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.356 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.814     6.171    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.474    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.711     7.717    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.748     8.589    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X45Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.484     9.398    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X45Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/C
                         clock pessimism              0.129     9.527    
                         clock uncertainty           -0.147     9.380    
    SLICE_X45Y31         FDRE (Setup_fdre_C_R)       -0.429     8.951    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 2.409ns (42.567%)  route 3.250ns (57.433%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.398 - 6.735 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.636     2.930    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.419     3.349 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/Q
                         net (fo=2, routed)           0.976     4.325    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[6]
    SLICE_X48Y26         LUT1 (Prop_lut1_I0_O)        0.299     4.624 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37/O
                         net (fo=1, routed)           0.000     4.624    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.022 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.022    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.356 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.814     6.171    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.474    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.711     7.717    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.748     8.589    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X45Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.484     9.398    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X45Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/C
                         clock pessimism              0.129     9.527    
                         clock uncertainty           -0.147     9.380    
    SLICE_X45Y31         FDRE (Setup_fdre_C_R)       -0.429     8.951    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.409ns (43.002%)  route 3.193ns (56.998%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.397 - 6.735 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.636     2.930    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.419     3.349 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/Q
                         net (fo=2, routed)           0.976     4.325    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[6]
    SLICE_X48Y26         LUT1 (Prop_lut1_I0_O)        0.299     4.624 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37/O
                         net (fo=1, routed)           0.000     4.624    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.022 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.022    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.356 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.814     6.171    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.474    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.711     7.717    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.691     8.532    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X45Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.483     9.397    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X45Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/C
                         clock pessimism              0.129     9.526    
                         clock uncertainty           -0.147     9.379    
    SLICE_X45Y30         FDRE (Setup_fdre_C_R)       -0.429     8.950    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.409ns (43.002%)  route 3.193ns (56.998%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.397 - 6.735 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.636     2.930    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.419     3.349 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[182]/Q
                         net (fo=2, routed)           0.976     4.325    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[6]
    SLICE_X48Y26         LUT1 (Prop_lut1_I0_O)        0.299     4.624 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37/O
                         net (fo=1, routed)           0.000     4.624    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.022 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.022    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.356 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.814     6.171    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.474    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.711     7.717    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.691     8.532    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X45Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.483     9.397    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X45Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/C
                         clock pessimism              0.129     9.526    
                         clock uncertainty           -0.147     9.379    
    SLICE_X45Y30         FDRE (Setup_fdre_C_R)       -0.429     8.950    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  0.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.907%)  route 0.263ns (65.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.546     0.882    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X51Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.263     1.285    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X45Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.814     1.180    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X45Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.035     1.145    
    SLICE_X45Y23         FDCE (Hold_fdce_C_D)         0.072     1.217    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.787%)  route 0.317ns (69.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.548     0.884    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X51Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_reg/Q
                         net (fo=1, routed)           0.317     1.341    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs
    SLICE_X42Y26         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.814     1.180    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X42Y26         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
                         clock pessimism             -0.035     1.145    
    SLICE_X42Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.247    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.001%)  route 0.248ns (65.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.550     0.886    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X45Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.128     1.014 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m3_reg/Q
                         net (fo=2, routed)           0.248     1.262    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m3
    SLICE_X53Y22         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.812     1.178    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y22         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.035     1.143    
    SLICE_X53Y22         FDCE (Hold_fdce_C_D)         0.012     1.155    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.758%)  route 0.253ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.588     0.924    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X21Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[5]/Q
                         net (fo=5, routed)           0.253     1.318    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/Q[4]
    RAMB36_X1Y6          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.898     1.264    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/hdmi_clk
    RAMB36_X1Y6          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
                         clock pessimism             -0.263     1.001    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.184    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.460%)  route 0.246ns (63.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.587     0.923    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X23Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[3]/Q
                         net (fo=6, routed)           0.246     1.309    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/Q[2]
    RAMB36_X1Y6          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.898     1.264    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/hdmi_clk
    RAMB36_X1Y6          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
                         clock pessimism             -0.282     0.982    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.165    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.894%)  route 0.302ns (59.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.550     0.886    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X50Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164     1.050 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[6]/Q
                         net (fo=10, routed)          0.302     1.352    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]_0[6]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.397 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_i_1/O
                         net (fo=1, routed)           0.000     1.397    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.818     1.184    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X49Y29         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_reg/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.091     1.240    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_reg
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X21Y21         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg[2]/Q
                         net (fo=1, routed)           0.054     1.116    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg_n_0_[2]
    SLICE_X20Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.161 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0[3]_i_3/O
                         net (fo=1, routed)           0.000     1.161    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0[3]_i_3_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.226 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.226    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[3]_i_1_n_5
    SLICE_X20Y21         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X20Y21         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[2]/C
                         clock pessimism             -0.284     0.934    
    SLICE_X20Y21         FDRE (Hold_fdre_C_D)         0.134     1.068    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X21Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg[14]/Q
                         net (fo=1, routed)           0.054     1.113    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg_n_0_[14]
    SLICE_X20Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.158 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0[15]_i_3/O
                         net (fo=1, routed)           0.000     1.158    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0[15]_i_3_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.223 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.223    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[15]_i_1_n_5
    SLICE_X20Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.848     1.214    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X20Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[14]/C
                         clock pessimism             -0.283     0.931    
    SLICE_X20Y24         FDRE (Hold_fdre_C_D)         0.134     1.065    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.583     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X21Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg[22]/Q
                         net (fo=1, routed)           0.054     1.114    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_2_reg_n_0_[22]
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.159 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0[23]_i_3/O
                         net (fo=1, routed)           0.000     1.159    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0[23]_i_3_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.224 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.224    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[23]_i_1_n_5
    SLICE_X20Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.849     1.215    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X20Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[22]/C
                         clock pessimism             -0.283     0.932    
    SLICE_X20Y26         FDRE (Hold_fdre_C_D)         0.134     1.066    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_0_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.588     0.924    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X23Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr_reg[1]/Q
                         net (fo=1, routed)           0.108     1.173    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr[1]
    SLICE_X22Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.218 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/p_2_in__0[2]
    SLICE_X22Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.853     1.219    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X22Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[2]/C
                         clock pessimism             -0.282     0.937    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.121     1.058    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.735       4.159      RAMB36_X1Y6      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.735       4.579      BUFGCTRL_X0Y20   i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y11      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X2Y8       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X2Y9       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X2Y6       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y11      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y10      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y13      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y9       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y21     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X32Y25     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X32Y25     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X32Y26     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y21     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X26Y26     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X26Y26     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X18Y15     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y26     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X32Y26     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y21     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y24     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y24     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y24     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y24     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X32Y25     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X32Y25     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X18Y15     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y21     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X26Y26     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_1
  To Clock:  mmcm_fb_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_1
Waveform(ns):       { 0.000 27.500 }
Period(ns):         55.000
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         55.000      52.845     BUFGCTRL_X0Y23   i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         55.000      53.751     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         55.000      53.751     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       55.000      45.000     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       55.000      158.360    MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_in
  To Clock:  dac_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_in
Waveform(ns):       { 0.000 1.080 }
Period(ns):         2.160
Sources:            { dac_clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2.160       0.911      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.160       97.840     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 1.080 }
Period(ns):         2.160
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.160       0.005      BUFGCTRL_X0Y21   i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_0_bufg/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y108    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_clk/g_data[0].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y120    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[0].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y140    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[10].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y144    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[11].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y142    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[12].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y106    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[13].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y96     i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[14].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y82     i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[15].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[1].i_serdes/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.160       211.200    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            1  Failing Endpoint ,  Worst Slack       -0.009ns,  Total Violation       -0.009ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.692ns (19.580%)  route 6.950ns (80.420%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 6.584 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714    -1.501    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.950     5.904    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X97Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.028 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.028    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.578 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.140 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.140    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_111
    SLICE_X97Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.594     6.584    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X97Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[13]/C
                         clock pessimism              0.548     7.133    
                         clock uncertainty           -0.064     7.069    
    SLICE_X97Y72         FDRE (Setup_fdre_C_D)        0.062     7.131    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 1.671ns (19.384%)  route 6.950ns (80.616%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 6.584 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714    -1.501    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.950     5.904    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X97Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.028 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.028    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.578 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.119 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.119    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_109
    SLICE_X97Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.594     6.584    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X97Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[15]/C
                         clock pessimism              0.548     7.133    
                         clock uncertainty           -0.064     7.069    
    SLICE_X97Y72         FDRE (Setup_fdre_C_D)        0.062     7.131    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.589ns  (logic 1.674ns (19.490%)  route 6.915ns (80.510%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 6.581 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714    -1.501    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.915     5.870    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X93Y70         LUT4 (Prop_lut4_I2_O)        0.124     5.994 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1[3]_i_9__0/O
                         net (fo=1, routed)           0.000     5.994    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1[3]_i_9__0_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.526 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.526    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[3]_i_1__0_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[6]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.640    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[6]_i_1__0_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[10]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.754    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[10]_i_1__0_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[14]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.088    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_47
    SLICE_X93Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.591     6.581    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X93Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[15]/C
                         clock pessimism              0.548     7.130    
                         clock uncertainty           -0.064     7.066    
    SLICE_X93Y73         FDRE (Setup_fdre_C_D)        0.062     7.128    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.128    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 1.597ns (18.686%)  route 6.950ns (81.314%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 6.584 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714    -1.501    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.950     5.904    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X97Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.028 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.028    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.578 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.045    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_110
    SLICE_X97Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.594     6.584    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X97Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[14]/C
                         clock pessimism              0.548     7.133    
                         clock uncertainty           -0.064     7.069    
    SLICE_X97Y72         FDRE (Setup_fdre_C_D)        0.062     7.131    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 1.581ns (18.533%)  route 6.950ns (81.467%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 6.584 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714    -1.501    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.950     5.904    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X97Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.028 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.028    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.578 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.029 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.029    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_112
    SLICE_X97Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.594     6.584    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X97Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[12]/C
                         clock pessimism              0.548     7.133    
                         clock uncertainty           -0.064     7.069    
    SLICE_X97Y72         FDRE (Setup_fdre_C_D)        0.062     7.131    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.528ns  (logic 1.578ns (18.505%)  route 6.950ns (81.495%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 6.586 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714    -1.501    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.950     5.904    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X97Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.028 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.028    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.578 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.026 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.026    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_107
    SLICE_X97Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.596     6.586    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X97Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[9]/C
                         clock pessimism              0.548     7.135    
                         clock uncertainty           -0.064     7.071    
    SLICE_X97Y71         FDRE (Setup_fdre_C_D)        0.062     7.133    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 1.557ns (18.304%)  route 6.950ns (81.696%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 6.586 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714    -1.501    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.950     5.904    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X97Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.028 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.028    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8__0_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.578 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.005 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.005    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_105
    SLICE_X97Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.596     6.586    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X97Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[11]/C
                         clock pessimism              0.548     7.135    
                         clock uncertainty           -0.064     7.071    
    SLICE_X97Y71         FDRE (Setup_fdre_C_D)        0.062     7.133    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_2_1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 1.563ns (18.436%)  route 6.915ns (81.564%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 6.581 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714    -1.501    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.915     5.870    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X93Y70         LUT4 (Prop_lut4_I2_O)        0.124     5.994 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1[3]_i_9__0/O
                         net (fo=1, routed)           0.000     5.994    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1[3]_i_9__0_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.526 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.526    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[3]_i_1__0_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[6]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.640    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[6]_i_1__0_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[10]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.754    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[10]_i_1__0_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.977 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[14]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.977    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_48
    SLICE_X93Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.591     6.581    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X93Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[14]/C
                         clock pessimism              0.548     7.130    
                         clock uncertainty           -0.064     7.066    
    SLICE_X93Y73         FDRE (Setup_fdre_C_D)        0.062     7.128    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.128    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 1.560ns (18.407%)  route 6.915ns (81.593%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 6.582 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714    -1.501    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.915     5.870    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X93Y70         LUT4 (Prop_lut4_I2_O)        0.124     5.994 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1[3]_i_9__0/O
                         net (fo=1, routed)           0.000     5.994    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1[3]_i_9__0_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.526 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.526    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[3]_i_1__0_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[6]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.640    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[6]_i_1__0_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.974 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[10]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.974    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_45
    SLICE_X93Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.592     6.582    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X93Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[11]/C
                         clock pessimism              0.548     7.131    
                         clock uncertainty           -0.064     7.067    
    SLICE_X93Y72         FDRE (Setup_fdre_C_D)        0.062     7.129    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 1.539ns (18.204%)  route 6.915ns (81.796%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 6.582 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714    -1.501    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.915     5.870    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X93Y70         LUT4 (Prop_lut4_I2_O)        0.124     5.994 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1[3]_i_9__0/O
                         net (fo=1, routed)           0.000     5.994    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1[3]_i_9__0_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.526 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.526    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[3]_i_1__0_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[6]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.640    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[6]_i_1__0_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.953 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1_reg[10]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.953    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_43
    SLICE_X93Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.592     6.582    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X93Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[13]/C
                         clock pessimism              0.548     7.131    
                         clock uncertainty           -0.064     7.067    
    SLICE_X93Y72         FDRE (Setup_fdre_C_D)        0.062     7.129    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  0.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data2_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s6_data2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.369ns (72.502%)  route 0.140ns (27.498%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.607    -0.498    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X92Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data2_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data2_0_reg[15]/Q
                         net (fo=2, routed)           0.139    -0.211    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data2_0_reg_n_0_[15]
    SLICE_X91Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.167    -0.044 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s6_data2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.043    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s6_data2_reg[15]_i_1_n_0
    SLICE_X91Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.011 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s6_data2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.011    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s6_data2_reg[16]_i_1_n_7
    SLICE_X91Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s6_data2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.963    -0.805    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X91Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s6_data2_reg[16]/C
                         clock pessimism              0.658    -0.147    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.105    -0.042    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s6_data2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.514%)  route 0.262ns (61.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.608    -0.497    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/up_drp_sel_reg
    SLICE_X102Y55        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[3]/Q
                         net (fo=2, routed)           0.262    -0.071    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2_n_13
    SLICE_X104Y49        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.885    -0.883    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X104Y49        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2/CLK
                         clock pessimism              0.663    -0.220    
    SLICE_X104Y49        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.126    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.034%)  route 0.316ns (62.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.578    -0.527    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X63Y92         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[15]/Q
                         net (fo=2, routed)           0.316    -0.070    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_pat_data_2_s[11]
    SLICE_X64Y102        LUT5 (Prop_lut5_I2_O)        0.045    -0.025 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_data[59]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.025    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_356
    SLICE_X64Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.935    -0.833    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X64Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_data_reg[59]/C
                         clock pessimism              0.658    -0.175    
    SLICE_X64Y102        FDRE (Hold_fdre_C_D)         0.092    -0.083    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_data_reg[59]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_slice/fwd_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_data_int_reg[416]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.810%)  route 0.253ns (64.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.556    -0.549    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_slice/fifo_rd_clk
    SLICE_X43Y94         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_slice/fwd_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_slice/fwd_data_reg[32]/Q
                         net (fo=3, routed)           0.253    -0.155    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_data[32]
    SLICE_X52Y94         FDRE                                         r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_data_int_reg[416]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.820    -0.948    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_clk
    SLICE_X52Y94         FDRE                                         r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_data_int_reg[416]/C
                         clock pessimism              0.658    -0.290    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.075    -0.215    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_data_int_reg[416]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s7_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/sine_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.071%)  route 0.344ns (70.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.608    -0.497    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X103Y93        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s7_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s7_data_reg[25]/Q
                         net (fo=1, routed)           0.344    -0.012    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s7_data_reg_n_0_[25]
    SLICE_X97Y103        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/sine_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.963    -0.805    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X97Y103        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/sine_reg[10]/C
                         clock pessimism              0.658    -0.147    
    SLICE_X97Y103        FDRE (Hold_fdre_C_D)         0.075    -0.072    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/sine_reg[10]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_incr_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.096%)  route 0.226ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.629    -0.476    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X50Y116        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.312 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[95]/Q
                         net (fo=7, routed)           0.226    -0.086    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_incr_1_s[11]
    SLICE_X46Y115        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_incr_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.904    -0.864    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X46Y115        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_incr_0_reg[13]/C
                         clock pessimism              0.654    -0.209    
    SLICE_X46Y115        FDRE (Hold_fdre_C_D)         0.063    -0.146    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_incr_0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_upack_ad9122/inst/g_dmx[2].i_dmx/dac_dmx_data_1_0_0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/util_upack_ad9122/inst/g_dmx[2].i_dmx/dac_dmx_data_1_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.237%)  route 0.178ns (55.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.660    -0.445    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dmx[2].i_dmx/dac_clk
    SLICE_X59Y100        FDRE                                         r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dmx[2].i_dmx/dac_dmx_data_1_0_0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dmx[2].i_dmx/dac_dmx_data_1_0_0_reg[14]/Q
                         net (fo=1, routed)           0.178    -0.126    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dmx[2].i_dmx/dac_dmx_data_1_0_0_reg_n_0_[14]
    SLICE_X59Y98         FDRE                                         r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dmx[2].i_dmx/dac_dmx_data_1_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.848    -0.920    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dmx[2].i_dmx/dac_clk
    SLICE_X59Y98         FDRE                                         r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dmx[2].i_dmx/dac_dmx_data_1_0_reg[14]/C
                         clock pessimism              0.658    -0.262    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.075    -0.187    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dmx[2].i_dmx/dac_dmx_data_1_0_reg[14]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[1].i_dsf/dac_dsf_data_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/util_upack_ad9122/inst/dac_dsf_data_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.972%)  route 0.218ns (57.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.637    -0.468    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[1].i_dsf/dac_clk
    SLICE_X46Y108        FDRE                                         r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[1].i_dsf/dac_dsf_data_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[1].i_dsf/dac_dsf_data_reg[147]/Q
                         net (fo=1, routed)           0.218    -0.086    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[1].i_dsf_n_45
    SLICE_X50Y108        FDRE                                         r  i_system_wrapper/system_i/util_upack_ad9122/inst/dac_dsf_data_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.905    -0.863    i_system_wrapper/system_i/util_upack_ad9122/inst/dac_clk
    SLICE_X50Y108        FDRE                                         r  i_system_wrapper/system_i/util_upack_ad9122/inst/dac_dsf_data_reg[147]/C
                         clock pessimism              0.654    -0.208    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.060    -0.148    i_system_wrapper/system_i/util_upack_ad9122/inst/dac_dsf_data_reg[147]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_incr_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_0_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.198%)  route 0.151ns (44.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.690    -0.415    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X97Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_incr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_incr_1_reg[2]/Q
                         net (fo=9, routed)           0.151    -0.123    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_incr_1_reg[15][0]
    SLICE_X95Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.078 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_215
    SLICE_X95Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_0_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.878    -0.890    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X95Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_0_1_reg[2]/C
                         clock pessimism              0.658    -0.232    
    SLICE_X95Y99         FDRE (Hold_fdre_C_D)         0.091    -0.141    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_0_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_1_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.120%)  route 0.192ns (53.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.691    -0.414    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X98Y101        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_1_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_1_1_reg[11]/Q
                         net (fo=5, routed)           0.192    -0.058    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/dac_dds_phase_1_1_reg[11]
    SLICE_X98Y98         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.879    -0.889    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X98Y98         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4/CLK
                         clock pessimism              0.658    -0.231    
    SLICE_X98Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.123    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s
Waveform(ns):       { 0.000 4.320 }
Period(ns):         8.640
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.640       6.064      RAMB36_X2Y19     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.640       6.064      RAMB36_X2Y18     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.640       6.485      BUFGCTRL_X0Y16   i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X2Y24      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X2Y30      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X2Y43      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X4Y48      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X3Y37      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X3Y24      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X2Y53      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.640       204.720    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y47     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y48     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y48     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y48     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y48     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y48     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y47     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y47     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y47     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y47     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X32Y73     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X100Y78    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y119    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y119    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y119    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y119    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y119    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y119    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y119    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X38Y119    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 6.480 }
Period(ns):         12.960
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         12.960      10.805     BUFGCTRL_X0Y22   i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         12.960      11.711     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         12.960      11.711     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.960      87.040     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.960      200.400    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_refclk_clkgen_0_1
  To Clock:  clk_out1_system_refclk_clkgen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_refclk_clkgen_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1    i_system_wrapper/system_i/refclk_clkgen/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         33.333      31.859     OLOGIC_X1Y124    i_oddr_ref_clk/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_refclk_clkgen_0_1
  To Clock:  clkfbout_system_refclk_clkgen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_refclk_clkgen_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       78.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.369ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.718ns (27.468%)  route 1.896ns (72.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 82.863 - 81.380 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.653     1.656    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X45Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           1.305     3.380    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.299     3.679 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.591     4.270    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480    82.863    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.148    83.011    
                         clock uncertainty           -0.168    82.844    
    SLICE_X47Y57         FDRE (Setup_fdre_C_CE)      -0.205    82.639    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.639    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 78.369    

Slack (MET) :             78.369ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.718ns (27.468%)  route 1.896ns (72.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 82.863 - 81.380 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.653     1.656    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X45Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           1.305     3.380    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.299     3.679 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.591     4.270    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480    82.863    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.148    83.011    
                         clock uncertainty           -0.168    82.844    
    SLICE_X47Y57         FDRE (Setup_fdre_C_CE)      -0.205    82.639    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         82.639    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 78.369    

Slack (MET) :             78.369ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.718ns (27.468%)  route 1.896ns (72.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 82.863 - 81.380 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.653     1.656    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X45Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           1.305     3.380    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.299     3.679 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.591     4.270    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480    82.863    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.148    83.011    
                         clock uncertainty           -0.168    82.844    
    SLICE_X47Y57         FDRE (Setup_fdre_C_CE)      -0.205    82.639    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         82.639    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 78.369    

Slack (MET) :             78.369ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.718ns (27.468%)  route 1.896ns (72.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 82.863 - 81.380 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.653     1.656    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X45Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           1.305     3.380    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.299     3.679 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.591     4.270    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480    82.863    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.148    83.011    
                         clock uncertainty           -0.168    82.844    
    SLICE_X47Y57         FDRE (Setup_fdre_C_CE)      -0.205    82.639    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         82.639    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 78.369    

Slack (MET) :             78.369ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.718ns (27.468%)  route 1.896ns (72.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 82.863 - 81.380 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.653     1.656    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X45Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           1.305     3.380    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.299     3.679 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.591     4.270    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480    82.863    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.148    83.011    
                         clock uncertainty           -0.168    82.844    
    SLICE_X47Y57         FDRE (Setup_fdre_C_CE)      -0.205    82.639    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         82.639    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 78.369    

Slack (MET) :             78.495ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.606ns (25.413%)  route 1.779ns (74.587%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 82.863 - 81.380 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.654     1.657    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y55         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           1.132     3.245    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA0
    SLICE_X46Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.395 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.647     4.042    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[0]
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480    82.863    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.148    83.011    
                         clock uncertainty           -0.168    82.844    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)       -0.307    82.537    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.536    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                 78.495    

Slack (MET) :             78.555ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.608ns (25.906%)  route 1.739ns (74.094%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 82.863 - 81.380 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.654     1.657    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y55         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           1.122     3.235    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB0
    SLICE_X46Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.387 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.617     4.004    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[2]
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480    82.863    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.148    83.011    
                         clock uncertainty           -0.168    82.844    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)       -0.285    82.559    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         82.559    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                 78.555    

Slack (MET) :             78.777ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.580ns (24.911%)  route 1.748ns (75.089%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 82.863 - 81.380 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.654     1.657    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y55         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           1.132     3.245    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA0
    SLICE_X46Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.369 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.616     3.985    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[1]
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480    82.863    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.148    83.011    
                         clock uncertainty           -0.168    82.844    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)       -0.081    82.763    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         82.762    
                         arrival time                          -3.985    
  -------------------------------------------------------------------
                         slack                                 78.777    

Slack (MET) :             78.892ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.192%)  route 1.477ns (71.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 82.864 - 81.380 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.653     1.656    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X48Y56         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           0.831     2.943    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.067 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.647     3.713    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X47Y56         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.481    82.864    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X47Y56         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/C
                         clock pessimism              0.114    82.978    
                         clock uncertainty           -0.168    82.811    
    SLICE_X47Y56         FDRE (Setup_fdre_C_CE)      -0.205    82.606    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]
  -------------------------------------------------------------------
                         required time                         82.605    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                 78.892    

Slack (MET) :             78.892ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.192%)  route 1.477ns (71.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 82.864 - 81.380 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.653     1.656    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X48Y56         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           0.831     2.943    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.067 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.647     3.713    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X47Y56         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.481    82.864    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X47Y56         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/C
                         clock pessimism              0.114    82.978    
                         clock uncertainty           -0.168    82.811    
    SLICE_X47Y56         FDRE (Setup_fdre_C_CE)      -0.205    82.606    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]
  -------------------------------------------------------------------
                         required time                         82.605    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                 78.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.051%)  route 0.261ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.558     0.560    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X47Y55         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.261     0.962    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.826     0.828    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.252     0.576    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.051%)  route 0.261ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.558     0.560    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X47Y55         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.261     0.962    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.826     0.828    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.252     0.576    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.051%)  route 0.261ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.558     0.560    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X47Y55         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.261     0.962    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.826     0.828    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.252     0.576    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.051%)  route 0.261ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.558     0.560    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X47Y55         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.261     0.962    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.826     0.828    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.252     0.576    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.051%)  route 0.261ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.558     0.560    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X47Y55         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.261     0.962    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.826     0.828    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.252     0.576    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.051%)  route 0.261ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.558     0.560    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X47Y55         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.261     0.962    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.826     0.828    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism             -0.252     0.576    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.051%)  route 0.261ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.558     0.560    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X47Y55         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.261     0.962    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y56         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.826     0.828    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y56         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
                         clock pessimism             -0.252     0.576    
    SLICE_X46Y56         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.051%)  route 0.261ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.558     0.560    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X47Y55         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.261     0.962    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y56         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.826     0.828    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y56         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
                         clock pessimism             -0.252     0.576    
    SLICE_X46Y56         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.558     0.560    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X47Y56         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[4]/Q
                         net (fo=1, routed)           0.059     0.747    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIC0
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.826     0.828    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     0.663    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.558     0.560    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X47Y56         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[3]/Q
                         net (fo=1, routed)           0.112     0.813    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIB1
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.826     0.828    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y56         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.697    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X47Y55     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/BCLK_O_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X47Y55     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/LRCLK_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X47Y55     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/SDATA_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X45Y57     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/cdc_sync_stage0_tick_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X48Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X48Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X48Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X46Y54     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/cdc_sync_stage0_tick_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y56     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_sys_audio_clkgen_0
  To Clock:  clkfbout_system_sys_audio_clkgen_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       42.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         45.000      42.845     BUFGCTRL_X0Y2    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       45.000      168.360    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.345ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.608ns  (logic 0.456ns (28.359%)  route 1.152ns (71.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/C
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/Q
                         net (fo=6, routed)           1.152     1.608    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/m_axis_raddr_reg
    SLICE_X30Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y56         FDRE (Setup_fdre_C_D)       -0.047     4.953    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.403ns  (logic 0.518ns (36.912%)  route 0.885ns (63.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=5, routed)           0.885     1.403    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/m_axis_raddr_reg
    SLICE_X33Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y70         FDRE (Setup_fdre_C_D)       -0.081     4.919    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.228ns  (logic 0.419ns (34.125%)  route 0.809ns (65.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/Q
                         net (fo=15, routed)          0.809     1.228    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][0]
    SLICE_X30Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y56         FDRE (Setup_fdre_C_D)       -0.216     4.784    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.784    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.132ns  (logic 0.419ns (37.030%)  route 0.713ns (62.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/Q
                         net (fo=8, routed)           0.713     1.132    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][4]
    SLICE_X32Y57         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)       -0.217     4.783    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.883%)  route 0.581ns (58.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/Q
                         net (fo=9, routed)           0.581     1.000    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][3]
    SLICE_X30Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y56         FDRE (Setup_fdre_C_D)       -0.220     4.780    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.780    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.570%)  route 0.483ns (51.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=4, routed)           0.483     0.939    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/m_axis_raddr_reg
    SLICE_X27Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)       -0.095     4.905    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.953ns  (logic 0.456ns (47.873%)  route 0.497ns (52.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/Q
                         net (fo=16, routed)          0.497     0.953    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][1]
    SLICE_X30Y55         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y55         FDRE (Setup_fdre_C_D)       -0.047     4.953    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.933ns  (logic 0.518ns (55.518%)  route 0.415ns (44.482%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/s_axis_waddr_reg/C
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/s_axis_waddr_reg/Q
                         net (fo=6, routed)           0.415     0.933    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/s_axis_waddr_reg
    SLICE_X32Y57         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)       -0.047     4.953    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.819ns  (logic 0.456ns (55.692%)  route 0.363ns (44.308%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/Q
                         net (fo=12, routed)          0.363     0.819    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][2]
    SLICE_X30Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y56         FDRE (Setup_fdre_C_D)       -0.045     4.955    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/cdc_sync_fifo_ram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.638ns  (logic 0.580ns (35.419%)  route 1.058ns (64.581%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/cdc_sync_fifo_ram_reg[0]/C
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/cdc_sync_fifo_ram_reg[0]/Q
                         net (fo=2, routed)           1.058     1.514    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/response_dest_resp_eot
    SLICE_X32Y57         LUT3 (Prop_lut3_I2_O)        0.124     1.638 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/eot_i_1/O
                         net (fo=1, routed)           0.000     1.638    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot0
    SLICE_X32Y57         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)        0.081    10.081    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_reg
  -------------------------------------------------------------------
                         required time                         10.081    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                  8.443    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  clk_fpga_0

Setup :           37  Failing Endpoints,  Worst Slack       -3.457ns,  Total Violation     -112.330ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.457ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.823ns  (logic 0.456ns (16.155%)  route 2.367ns (83.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 312.669 - 310.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 312.755 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.665   312.755    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X43Y38         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456   313.211 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[26]/Q
                         net (fo=1, routed)           2.367   315.578    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[26]
    SLICE_X43Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.490   312.669    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X43Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[26]/C
                         clock pessimism              0.000   312.669    
                         clock uncertainty           -0.491   312.179    
    SLICE_X43Y36         FDCE (Setup_fdce_C_D)       -0.058   312.121    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[26]
  -------------------------------------------------------------------
                         required time                        312.121    
                         arrival time                        -315.578    
  -------------------------------------------------------------------
                         slack                                 -3.457    

Slack (VIOLATED) :        -3.346ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.727ns  (logic 0.456ns (16.724%)  route 2.271ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 312.669 - 310.000 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 312.753 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.663   312.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X41Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456   313.209 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[20]/Q
                         net (fo=1, routed)           2.271   315.480    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[20]
    SLICE_X42Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.490   312.669    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X42Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[20]/C
                         clock pessimism              0.000   312.669    
                         clock uncertainty           -0.491   312.179    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)       -0.045   312.134    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[20]
  -------------------------------------------------------------------
                         required time                        312.134    
                         arrival time                        -315.480    
  -------------------------------------------------------------------
                         slack                                 -3.346    

Slack (VIOLATED) :        -3.325ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.509ns  (logic 0.419ns (16.700%)  route 2.090ns (83.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 312.745 - 310.000 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 312.830 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.740   312.830    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X28Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.419   313.249 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg/Q
                         net (fo=6, routed)           2.090   315.339    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.565   312.745    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/s_axi_aclk
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg/C
                         clock pessimism              0.000   312.745    
                         clock uncertainty           -0.491   312.254    
    SLICE_X29Y34         FDCE (Setup_fdce_C_D)       -0.240   312.014    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                        312.014    
                         arrival time                        -315.339    
  -------------------------------------------------------------------
                         slack                                 -3.325    

Slack (VIOLATED) :        -3.242ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.600ns  (logic 0.456ns (17.537%)  route 2.144ns (82.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 312.671 - 310.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 312.755 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.665   312.755    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X43Y38         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456   313.211 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_reg/Q
                         net (fo=2, routed)           2.144   315.355    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle
    SLICE_X43Y37         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.491   312.671    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X43Y37         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m1_reg/C
                         clock pessimism              0.000   312.671    
                         clock uncertainty           -0.491   312.180    
    SLICE_X43Y37         FDCE (Setup_fdce_C_D)       -0.067   312.113    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                        312.113    
                         arrival time                        -315.355    
  -------------------------------------------------------------------
                         slack                                 -3.242    

Slack (VIOLATED) :        -3.238ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.617ns  (logic 0.456ns (17.428%)  route 2.161ns (82.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 312.669 - 310.000 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 312.753 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.663   312.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X41Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456   313.209 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[27]/Q
                         net (fo=1, routed)           2.161   315.369    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[27]
    SLICE_X43Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.490   312.669    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X43Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[27]/C
                         clock pessimism              0.000   312.669    
                         clock uncertainty           -0.491   312.179    
    SLICE_X43Y36         FDCE (Setup_fdce_C_D)       -0.047   312.132    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[27]
  -------------------------------------------------------------------
                         required time                        312.132    
                         arrival time                        -315.369    
  -------------------------------------------------------------------
                         slack                                 -3.238    

Slack (VIOLATED) :        -3.202ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.565ns  (logic 0.456ns (17.775%)  route 2.109ns (82.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 312.669 - 310.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 312.754 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.664   312.754    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X41Y37         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.456   313.210 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[28]/Q
                         net (fo=1, routed)           2.109   315.319    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[28]
    SLICE_X41Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.490   312.669    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X41Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[28]/C
                         clock pessimism              0.000   312.669    
                         clock uncertainty           -0.491   312.179    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)       -0.061   312.118    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[28]
  -------------------------------------------------------------------
                         required time                        312.118    
                         arrival time                        -315.319    
  -------------------------------------------------------------------
                         slack                                 -3.202    

Slack (VIOLATED) :        -3.150ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.493ns  (logic 0.456ns (18.289%)  route 2.037ns (81.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 312.669 - 310.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 312.755 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.665   312.755    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X43Y38         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456   313.211 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/Q
                         net (fo=1, routed)           2.037   315.248    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[24]
    SLICE_X43Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.490   312.669    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X43Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/C
                         clock pessimism              0.000   312.669    
                         clock uncertainty           -0.491   312.179    
    SLICE_X43Y36         FDCE (Setup_fdce_C_D)       -0.081   312.098    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]
  -------------------------------------------------------------------
                         required time                        312.098    
                         arrival time                        -315.248    
  -------------------------------------------------------------------
                         slack                                 -3.150    

Slack (VIOLATED) :        -3.118ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.482ns  (logic 0.456ns (18.372%)  route 2.026ns (81.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 312.669 - 310.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 312.754 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.664   312.754    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X39Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456   313.210 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[25]/Q
                         net (fo=1, routed)           2.026   315.236    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[25]
    SLICE_X43Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.490   312.669    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X43Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[25]/C
                         clock pessimism              0.000   312.669    
                         clock uncertainty           -0.491   312.179    
    SLICE_X43Y36         FDCE (Setup_fdce_C_D)       -0.061   312.118    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[25]
  -------------------------------------------------------------------
                         required time                        312.118    
                         arrival time                        -315.236    
  -------------------------------------------------------------------
                         slack                                 -3.118    

Slack (VIOLATED) :        -3.098ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.495ns  (logic 0.456ns (18.273%)  route 2.039ns (81.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 312.668 - 310.000 ) 
    Source Clock Delay      (SCD):    2.956ns = ( 312.752 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.662   312.752    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X37Y34         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456   313.208 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[19]/Q
                         net (fo=1, routed)           2.039   315.247    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[19]
    SLICE_X38Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.489   312.669    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X38Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[19]/C
                         clock pessimism              0.000   312.669    
                         clock uncertainty           -0.491   312.178    
    SLICE_X38Y34         FDCE (Setup_fdce_C_D)       -0.028   312.150    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[19]
  -------------------------------------------------------------------
                         required time                        312.150    
                         arrival time                        -315.247    
  -------------------------------------------------------------------
                         slack                                 -3.098    

Slack (VIOLATED) :        -3.089ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.469ns  (logic 0.456ns (18.465%)  route 2.013ns (81.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 312.668 - 310.000 ) 
    Source Clock Delay      (SCD):    2.956ns = ( 312.752 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.662   312.752    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X37Y34         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456   313.208 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[17]/Q
                         net (fo=1, routed)           2.013   315.221    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[17]
    SLICE_X38Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.489   312.669    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X38Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]/C
                         clock pessimism              0.000   312.669    
                         clock uncertainty           -0.491   312.178    
    SLICE_X38Y34         FDCE (Setup_fdce_C_D)       -0.045   312.133    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]
  -------------------------------------------------------------------
                         required time                        312.133    
                         arrival time                        -315.221    
  -------------------------------------------------------------------
                         slack                                 -3.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.141ns (15.165%)  route 0.789ns (84.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.554     0.890    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X39Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[7]/Q
                         net (fo=1, routed)           0.789     1.819    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[7]
    SLICE_X37Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.818     1.184    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X37Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.491     1.675    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.072     1.747    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.719%)  route 0.817ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.558     0.894    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X41Y34         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/Q
                         net (fo=1, routed)           0.817     1.851    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[16]
    SLICE_X41Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.822     1.188    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X41Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.491     1.679    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.072     1.751    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.624%)  route 0.823ns (85.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.559     0.895    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X41Y37         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[29]/Q
                         net (fo=1, routed)           0.823     1.859    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[29]
    SLICE_X41Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.824     1.190    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X41Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[29]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.491     1.681    
    SLICE_X41Y36         FDCE (Hold_fdce_C_D)         0.072     1.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.264%)  route 0.832ns (81.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.584     0.920    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X31Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/Q
                         net (fo=2, routed)           0.832     1.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data[1]
    SLICE_X28Y33         LUT4 (Prop_lut4_I0_O)        0.045     1.938 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[1]_i_1/O
                         net (fo=1, routed)           0.000     1.938    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[1]_i_1_n_0
    SLICE_X28Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.851     1.217    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/s_axi_aclk
    SLICE_X28Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.491     1.708    
    SLICE_X28Y33         FDCE (Hold_fdce_C_D)         0.092     1.800    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (18.005%)  route 0.847ns (81.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X31Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/Q
                         net (fo=2, routed)           0.847     1.909    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data[0]
    SLICE_X28Y33         LUT4 (Prop_lut4_I0_O)        0.045     1.954 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[0]_i_1/O
                         net (fo=1, routed)           0.000     1.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[0]_i_1_n_0
    SLICE_X28Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.851     1.217    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/s_axi_aclk
    SLICE_X28Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.491     1.708    
    SLICE_X28Y33         FDCE (Hold_fdce_C_D)         0.091     1.799    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.255%)  route 0.848ns (85.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.560     0.896    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X43Y38         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[22]/Q
                         net (fo=1, routed)           0.848     1.885    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[22]
    SLICE_X43Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.824     1.190    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X43Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[22]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.491     1.681    
    SLICE_X43Y36         FDCE (Hold_fdce_C_D)         0.046     1.727    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.868%)  route 0.876ns (86.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.558     0.894    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X41Y34         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[11]/Q
                         net (fo=1, routed)           0.876     1.910    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[11]
    SLICE_X41Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.821     1.187    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X41Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[11]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.491     1.678    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.070     1.748    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.164ns (16.129%)  route 0.853ns (83.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.556     0.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X42Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[10]/Q
                         net (fo=1, routed)           0.853     1.908    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[10]
    SLICE_X41Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.821     1.187    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X41Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.491     1.678    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.066     1.744    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.141ns (13.938%)  route 0.871ns (86.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.559     0.895    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X39Y37         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[30]/Q
                         net (fo=1, routed)           0.871     1.906    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[30]
    SLICE_X38Y37         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.825     1.191    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X38Y37         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[30]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.491     1.682    
    SLICE_X38Y37         FDCE (Hold_fdce_C_D)         0.059     1.741    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.925%)  route 0.872ns (86.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.558     0.894    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X39Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/Q
                         net (fo=1, routed)           0.872     1.906    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[18]
    SLICE_X42Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.824     1.190    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X42Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.491     1.681    
    SLICE_X42Y35         FDCE (Hold_fdce_C_D)         0.059     1.740    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  clk_fpga_0

Setup :           40  Failing Endpoints,  Worst Slack       -7.574ns,  Total Violation     -246.252ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.955ns,  Total Violation       -1.579ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.574ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.631ns  (logic 0.456ns (3.921%)  route 11.175ns (96.079%))
  Logic Levels:           0  
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 892.718 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 888.417 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.712   888.417    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X85Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.456   888.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[13]/Q
                         net (fo=1, routed)          11.175   900.047    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[13]
    SLICE_X85Y83         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.539   892.718    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X85Y83         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[13]/C
                         clock pessimism              0.000   892.718    
                         clock uncertainty           -0.151   892.567    
    SLICE_X85Y83         FDCE (Setup_fdce_C_D)       -0.093   892.474    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[13]
  -------------------------------------------------------------------
                         required time                        892.474    
                         arrival time                        -900.048    
  -------------------------------------------------------------------
                         slack                                 -7.574    

Slack (VIOLATED) :        -7.542ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.624ns  (logic 0.456ns (3.923%)  route 11.168ns (96.077%))
  Logic Levels:           0  
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 892.715 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 888.415 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.710   888.415    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X84Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.456   888.871 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[30]/Q
                         net (fo=1, routed)          11.168   900.039    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[30]
    SLICE_X83Y81         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.536   892.715    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X83Y81         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]/C
                         clock pessimism              0.000   892.715    
                         clock uncertainty           -0.151   892.564    
    SLICE_X83Y81         FDCE (Setup_fdce_C_D)       -0.067   892.497    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]
  -------------------------------------------------------------------
                         required time                        892.497    
                         arrival time                        -900.039    
  -------------------------------------------------------------------
                         slack                                 -7.542    

Slack (VIOLATED) :        -7.276ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.344ns  (logic 0.456ns (4.020%)  route 10.888ns (95.980%))
  Logic Levels:           0  
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 892.717 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 888.417 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.712   888.417    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X84Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDRE (Prop_fdre_C_Q)         0.456   888.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[6]/Q
                         net (fo=1, routed)          10.888   899.760    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[6]
    SLICE_X83Y82         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.538   892.717    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X83Y82         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[6]/C
                         clock pessimism              0.000   892.717    
                         clock uncertainty           -0.151   892.566    
    SLICE_X83Y82         FDCE (Setup_fdce_C_D)       -0.081   892.485    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[6]
  -------------------------------------------------------------------
                         required time                        892.485    
                         arrival time                        -899.760    
  -------------------------------------------------------------------
                         slack                                 -7.276    

Slack (VIOLATED) :        -7.201ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.293ns  (logic 0.456ns (4.038%)  route 10.837ns (95.962%))
  Logic Levels:           0  
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 892.718 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 888.417 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.712   888.417    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X85Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.456   888.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[14]/Q
                         net (fo=1, routed)          10.837   899.709    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[14]
    SLICE_X85Y83         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.539   892.718    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X85Y83         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[14]/C
                         clock pessimism              0.000   892.718    
                         clock uncertainty           -0.151   892.567    
    SLICE_X85Y83         FDCE (Setup_fdce_C_D)       -0.058   892.509    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[14]
  -------------------------------------------------------------------
                         required time                        892.509    
                         arrival time                        -899.710    
  -------------------------------------------------------------------
                         slack                                 -7.201    

Slack (VIOLATED) :        -7.147ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.066ns  (logic 0.419ns (3.786%)  route 10.647ns (96.214%))
  Logic Levels:           0  
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 892.715 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 888.415 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.710   888.415    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X84Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.419   888.834 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[8]/Q
                         net (fo=1, routed)          10.647   899.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[8]
    SLICE_X85Y81         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.536   892.715    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X85Y81         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]/C
                         clock pessimism              0.000   892.715    
                         clock uncertainty           -0.151   892.564    
    SLICE_X85Y81         FDCE (Setup_fdce_C_D)       -0.231   892.333    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]
  -------------------------------------------------------------------
                         required time                        892.333    
                         arrival time                        -899.480    
  -------------------------------------------------------------------
                         slack                                 -7.147    

Slack (VIOLATED) :        -7.077ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        10.982ns  (logic 0.419ns (3.815%)  route 10.563ns (96.185%))
  Logic Levels:           0  
  Clock Path Skew:        4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 892.720 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.498ns = ( 888.422 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.717   888.422    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X81Y87         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.419   888.841 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[28]/Q
                         net (fo=1, routed)          10.563   899.404    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[28]
    SLICE_X80Y87         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.541   892.720    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X80Y87         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[28]/C
                         clock pessimism              0.000   892.720    
                         clock uncertainty           -0.151   892.569    
    SLICE_X80Y87         FDCE (Setup_fdce_C_D)       -0.242   892.327    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[28]
  -------------------------------------------------------------------
                         required time                        892.327    
                         arrival time                        -899.404    
  -------------------------------------------------------------------
                         slack                                 -7.077    

Slack (VIOLATED) :        -7.014ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        10.907ns  (logic 0.419ns (3.842%)  route 10.488ns (96.159%))
  Logic Levels:           0  
  Clock Path Skew:        4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 892.715 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 888.417 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.712   888.417    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X85Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.419   888.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[4]/Q
                         net (fo=1, routed)          10.488   899.324    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[4]
    SLICE_X85Y81         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.536   892.715    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X85Y81         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[4]/C
                         clock pessimism              0.000   892.715    
                         clock uncertainty           -0.151   892.564    
    SLICE_X85Y81         FDCE (Setup_fdce_C_D)       -0.254   892.310    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[4]
  -------------------------------------------------------------------
                         required time                        892.310    
                         arrival time                        -899.324    
  -------------------------------------------------------------------
                         slack                                 -7.014    

Slack (VIOLATED) :        -6.911ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        10.969ns  (logic 0.456ns (4.157%)  route 10.513ns (95.843%))
  Logic Levels:           0  
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 892.718 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 888.417 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.712   888.417    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X85Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.456   888.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[12]/Q
                         net (fo=1, routed)          10.513   899.385    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[12]
    SLICE_X85Y83         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.539   892.718    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X85Y83         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[12]/C
                         clock pessimism              0.000   892.718    
                         clock uncertainty           -0.151   892.567    
    SLICE_X85Y83         FDCE (Setup_fdce_C_D)       -0.093   892.474    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[12]
  -------------------------------------------------------------------
                         required time                        892.474    
                         arrival time                        -899.385    
  -------------------------------------------------------------------
                         slack                                 -6.911    

Slack (VIOLATED) :        -6.890ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        10.993ns  (logic 0.456ns (4.148%)  route 10.537ns (95.852%))
  Logic Levels:           0  
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 892.718 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 888.417 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.712   888.417    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X85Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.456   888.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[15]/Q
                         net (fo=1, routed)          10.537   899.410    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[15]
    SLICE_X85Y83         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.539   892.718    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X85Y83         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[15]/C
                         clock pessimism              0.000   892.718    
                         clock uncertainty           -0.151   892.567    
    SLICE_X85Y83         FDCE (Setup_fdce_C_D)       -0.047   892.520    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[15]
  -------------------------------------------------------------------
                         required time                        892.520    
                         arrival time                        -899.410    
  -------------------------------------------------------------------
                         slack                                 -6.890    

Slack (VIOLATED) :        -6.882ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        10.937ns  (logic 0.456ns (4.169%)  route 10.481ns (95.831%))
  Logic Levels:           0  
  Clock Path Skew:        4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 892.719 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.499ns = ( 888.421 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.716   888.421    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X81Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.456   888.877 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[21]/Q
                         net (fo=1, routed)          10.481   899.358    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[21]
    SLICE_X80Y86         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.540   892.719    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X80Y86         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[21]/C
                         clock pessimism              0.000   892.719    
                         clock uncertainty           -0.151   892.568    
    SLICE_X80Y86         FDCE (Setup_fdce_C_D)       -0.092   892.476    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[21]
  -------------------------------------------------------------------
                         required time                        892.476    
                         arrival time                        -899.358    
  -------------------------------------------------------------------
                         slack                                 -6.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.955ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.337ns (7.717%)  route 4.030ns (92.283%))
  Logic Levels:           0  
  Clock Path Skew:        5.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.536    -2.114    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X84Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.337    -1.777 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[3]/Q
                         net (fo=1, routed)           4.030     2.254    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[3]
    SLICE_X84Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.709     3.003    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X84Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]/C
                         clock pessimism              0.000     3.003    
                         clock uncertainty            0.151     3.154    
    SLICE_X84Y80         FDCE (Hold_fdce_C_D)         0.055     3.209    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                 -0.955    

Slack (VIOLATED) :        -0.623ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.337ns (7.195%)  route 4.347ns (92.805%))
  Logic Levels:           0  
  Clock Path Skew:        5.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -2.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.538    -2.112    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X85Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.337    -1.775 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[16]/Q
                         net (fo=1, routed)           4.347     2.572    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[16]
    SLICE_X85Y83         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.713     3.007    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X85Y83         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[16]/C
                         clock pessimism              0.000     3.007    
                         clock uncertainty            0.151     3.158    
    SLICE_X85Y83         FDCE (Hold_fdce_C_D)         0.038     3.196    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                 -0.623    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.141ns (3.722%)  route 3.647ns (96.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.569    -0.536    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X61Y77         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/Q
                         net (fo=6, routed)           3.647     3.252    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle
    SLICE_X61Y78         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.836     1.202    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.151     1.353    
    SLICE_X61Y78         FDCE (Hold_fdce_C_D)         0.070     1.423    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             2.096ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.186ns (4.531%)  route 3.919ns (95.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.569    -0.536    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X63Y78         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/Q
                         net (fo=1, routed)           3.919     3.524    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I0_O)        0.045     3.569 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[0]_i_1/O
                         net (fo=1, routed)           0.000     3.569    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[0]_i_1_n_0
    SLICE_X62Y78         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.836     1.202    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/s_axi_aclk
    SLICE_X62Y78         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.151     1.353    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.121     1.474    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.128ns (3.053%)  route 4.064ns (96.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.579    -0.526    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X81Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[29]/Q
                         net (fo=1, routed)           4.064     3.666    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[29]
    SLICE_X81Y85         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.847     1.213    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X81Y85         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[29]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.151     1.364    
    SLICE_X81Y85         FDCE (Hold_fdce_C_D)         0.017     1.381    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.315ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.141ns (3.317%)  route 4.110ns (96.683%))
  Logic Levels:           0  
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.580    -0.525    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X81Y87         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[20]/Q
                         net (fo=1, routed)           4.110     3.726    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[20]
    SLICE_X80Y86         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.847     1.213    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X80Y86         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[20]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.151     1.364    
    SLICE_X80Y86         FDCE (Hold_fdce_C_D)         0.047     1.411    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.141ns (3.300%)  route 4.132ns (96.700%))
  Logic Levels:           0  
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.576    -0.529    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X84Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[0]/Q
                         net (fo=1, routed)           4.132     3.744    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[0]
    SLICE_X84Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.842     1.208    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X84Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[0]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.151     1.359    
    SLICE_X84Y80         FDCE (Hold_fdce_C_D)         0.070     1.429    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.318ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.164ns (3.842%)  route 4.105ns (96.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.577    -0.528    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X66Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)           4.105     3.741    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle
    SLICE_X66Y90         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.847     1.213    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/s_axi_aclk
    SLICE_X66Y90         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.151     1.364    
    SLICE_X66Y90         FDCE (Hold_fdce_C_D)         0.059     1.423    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.345ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.141ns (3.271%)  route 4.169ns (96.729%))
  Logic Levels:           0  
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.579    -0.526    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X81Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[22]/Q
                         net (fo=1, routed)           4.169     3.784    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[22]
    SLICE_X80Y86         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.847     1.213    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X80Y86         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[22]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.151     1.364    
    SLICE_X80Y86         FDCE (Hold_fdce_C_D)         0.075     1.439    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           3.784    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.458ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.128ns (2.929%)  route 4.241ns (97.071%))
  Logic Levels:           0  
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.579    -0.526    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X81Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[24]/Q
                         net (fo=1, routed)           4.241     3.844    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[24]
    SLICE_X80Y86         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.847     1.213    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X80Y86         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.151     1.364    
    SLICE_X80Y86         FDCE (Hold_fdce_C_D)         0.022     1.386    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  2.458    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.970ns  (logic 1.336ns (67.806%)  route 0.634ns (32.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
    SLICE_X46Y56         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     1.336 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.634     1.970    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[4]
    SLICE_X44Y56         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y56         FDRE (Setup_fdre_C_D)       -0.265     9.735    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.970    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.957ns  (logic 1.344ns (68.674%)  route 0.613ns (31.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
    SLICE_X46Y56         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     1.344 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.613     1.957    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[0]
    SLICE_X44Y56         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y56         FDRE (Setup_fdre_C_D)       -0.271     9.729    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.729    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.671ns  (logic 1.343ns (80.371%)  route 0.328ns (19.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
    SLICE_X46Y56         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     1.343 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.328     1.671    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[2]
    SLICE_X44Y56         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y56         FDRE (Setup_fdre_C_D)       -0.285     9.715    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.715    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                  8.044    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.633ns  (logic 1.309ns (80.144%)  route 0.324ns (19.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
    SLICE_X46Y56         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.324     1.633    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[1]
    SLICE_X44Y56         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y56         FDRE (Setup_fdre_C_D)       -0.081     9.919    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -1.633    
  -------------------------------------------------------------------
                         slack                                  8.286    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.605ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.421%)  route 0.796ns (60.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y40                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[1]/C
    SLICE_X86Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[1]/Q
                         net (fo=1, routed)           0.796     1.314    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[1]
    SLICE_X83Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X83Y40         FDCE (Setup_fdce_C_D)       -0.081     7.919    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.309ns  (logic 0.518ns (39.572%)  route 0.791ns (60.428%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y40                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/C
    SLICE_X86Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/Q
                         net (fo=1, routed)           0.791     1.309    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[3]
    SLICE_X83Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X83Y40         FDCE (Setup_fdce_C_D)       -0.058     7.942    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.277%)  route 0.768ns (59.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y40                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[2]/C
    SLICE_X86Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[2]/Q
                         net (fo=1, routed)           0.768     1.286    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[2]
    SLICE_X83Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X83Y40         FDCE (Setup_fdce_C_D)       -0.061     7.939    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.259%)  route 0.627ns (54.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y40                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[0]/C
    SLICE_X86Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[0]/Q
                         net (fo=1, routed)           0.627     1.145    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[0]
    SLICE_X83Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X83Y40         FDCE (Setup_fdce_C_D)       -0.047     7.953    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  6.808    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            8  Failing Endpoints,  Worst Slack       -0.823ns,  Total Violation       -4.112ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.823ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.020ns  (logic 1.336ns (26.615%)  route 3.684ns (73.385%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/Q
                         net (fo=5, routed)           1.016     1.472    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[28]
    SLICE_X27Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.596 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.596    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     1.813 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     2.817    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     3.116 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.606    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.730 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.642     4.372    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT3 (Prop_lut3_I0_O)        0.116     4.488 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[6]_INST_0/O
                         net (fo=1, routed)           0.532     5.020    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[6]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[6])
                                                     -0.803     4.197    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.197    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                 -0.823    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.843ns  (logic 1.337ns (27.606%)  route 3.506ns (72.394%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/Q
                         net (fo=5, routed)           1.016     1.472    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[28]
    SLICE_X27Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.596 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.596    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     1.813 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     2.817    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     3.116 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.606    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.730 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.603     4.333    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT4 (Prop_lut4_I2_O)        0.117     4.450 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[1]_INST_0/O
                         net (fo=1, routed)           0.393     4.843    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[1]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[1])
                                                     -0.823     4.177    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.177    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.633ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.034ns  (logic 1.344ns (26.697%)  route 3.690ns (73.303%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/Q
                         net (fo=5, routed)           1.016     1.472    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[28]
    SLICE_X27Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.596 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.596    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     1.813 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     2.817    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     3.116 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.606    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.730 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.603     4.333    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.457 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[3]_INST_0/O
                         net (fo=1, routed)           0.577     5.034    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[3]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[3])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                 -0.633    

Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.026ns  (logic 1.344ns (26.743%)  route 3.682ns (73.257%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/Q
                         net (fo=5, routed)           1.016     1.472    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[28]
    SLICE_X27Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.596 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.596    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     1.813 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     2.817    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     3.116 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.606    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.730 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.642     4.372    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT3 (Prop_lut3_I1_O)        0.124     4.496 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[2]_INST_0/O
                         net (fo=1, routed)           0.530     5.026    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[2]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[2])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.721ns  (logic 1.337ns (28.322%)  route 3.384ns (71.678%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/Q
                         net (fo=5, routed)           1.016     1.472    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[28]
    SLICE_X27Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.596 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.596    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     1.813 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     2.817    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     3.116 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.606    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.730 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.198    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.117     4.315 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[7]_INST_0/O
                         net (fo=1, routed)           0.405     4.721    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[7]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[7])
                                                     -0.806     4.194    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.194    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.503ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.904ns  (logic 1.344ns (27.405%)  route 3.560ns (72.596%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/Q
                         net (fo=5, routed)           1.016     1.472    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[28]
    SLICE_X27Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.596 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.596    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     1.813 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     2.817    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     3.116 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.606    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.730 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.472     4.202    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.326 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[4]_INST_0/O
                         net (fo=1, routed)           0.578     4.904    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[4]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[4])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.735ns  (logic 1.344ns (28.386%)  route 3.391ns (71.614%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/Q
                         net (fo=5, routed)           1.016     1.472    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[28]
    SLICE_X27Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.596 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.596    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     1.813 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     2.817    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     3.116 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.606    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.730 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.198    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.322 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5]_INST_0/O
                         net (fo=1, routed)           0.412     4.735    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[5]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[5])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.002ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.754ns  (logic 1.469ns (30.901%)  route 3.285ns (69.099%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/Q
                         net (fo=5, routed)           1.443     1.899    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[26]
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.023 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_15/O
                         net (fo=1, routed)           0.000     2.023    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_15_n_0
    SLICE_X30Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     2.232 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_8/O
                         net (fo=1, routed)           0.000     2.232    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_8_n_0
    SLICE_X30Y60         MUXF8 (Prop_muxf8_I1_O)      0.088     2.320 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4/O
                         net (fo=2, routed)           0.669     2.989    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I2_O)        0.319     3.308 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0/O
                         net (fo=2, routed)           0.316     3.624    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0_n_0
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.748 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_2/O
                         net (fo=12, routed)          0.530     4.278    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_ready
    SLICE_X29Y52         LUT5 (Prop_lut5_I3_O)        0.149     4.427 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_i_1__0/O
                         net (fo=1, routed)           0.327     4.754    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_i_1__0_n_0
    SLICE_X31Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)       -0.248     4.752    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WLAST
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.271ns  (logic 1.220ns (28.565%)  route 3.051ns (71.435%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]/Q
                         net (fo=5, routed)           1.016     1.472    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[28]
    SLICE_X27Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.596    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_0
    SLICE_X27Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     1.813 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.004     2.817    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.299     3.116 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.434     3.550    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X29Y60         LUT3 (Prop_lut3_I1_O)        0.124     3.674 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0/O
                         net (fo=1, routed)           0.597     4.271    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WLAST
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WLAST
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WLAST)
                                                     -0.589     4.411    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.411    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.393ns  (logic 1.305ns (29.707%)  route 3.088ns (70.293%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[19]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[19]/Q
                         net (fo=5, routed)           1.034     1.552    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/eot_mem[19]
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124     1.676 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length[3]_i_9/O
                         net (fo=1, routed)           0.000     1.676    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length[3]_i_9_n_0
    SLICE_X30Y77         MUXF7 (Prop_muxf7_I0_O)      0.241     1.917 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length_reg[3]_i_4/O
                         net (fo=2, routed)           0.836     2.753    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length_reg[3]_i_4_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.298     3.051 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length[3]_i_2/O
                         net (fo=3, routed)           0.599     3.651    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length[3]_i_2_n_0
    SLICE_X29Y69         LUT6 (Prop_lut6_I1_O)        0.124     3.775 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=13, routed)          0.618     4.393    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]_0
    SLICE_X28Y69         FDSE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X28Y69         FDSE (Setup_fdse_C_S)       -0.429     4.571    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  0.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.164ns (23.194%)  route 0.543ns (76.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.626     0.962    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X112Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164     1.126 r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_preset_reg/Q
                         net (fo=1, routed)           0.543     1.669    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X113Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.895     1.261    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X113Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.171     1.432    
    SLICE_X113Y77        FDRE (Hold_fdre_C_D)         0.070     1.502    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.859%)  route 0.533ns (74.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.290     1.347    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X72Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.392 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1/O
                         net (fo=32, routed)          0.243     1.635    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1_n_0
    SLICE_X74Y45         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.855     1.221    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X74Y45         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[29]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.171     1.392    
    SLICE_X74Y45         FDRE (Hold_fdre_C_R)        -0.018     1.374    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.859%)  route 0.533ns (74.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.290     1.347    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X72Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.392 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1/O
                         net (fo=32, routed)          0.243     1.635    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1_n_0
    SLICE_X74Y45         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.855     1.221    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X74Y45         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[9]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.171     1.392    
    SLICE_X74Y45         FDRE (Hold_fdre_C_R)        -0.018     1.374    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.753%)  route 0.536ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.292     1.348    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X72Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.393 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.245     1.638    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_0
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.855     1.221    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[35]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.171     1.392    
    SLICE_X75Y43         FDRE (Hold_fdre_C_R)        -0.018     1.374    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.753%)  route 0.536ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.292     1.348    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X72Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.393 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.245     1.638    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_0
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.855     1.221    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[37]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.171     1.392    
    SLICE_X75Y43         FDRE (Hold_fdre_C_R)        -0.018     1.374    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.753%)  route 0.536ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.292     1.348    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X72Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.393 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.245     1.638    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_0
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.855     1.221    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[39]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.171     1.392    
    SLICE_X75Y43         FDRE (Hold_fdre_C_R)        -0.018     1.374    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.753%)  route 0.536ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.292     1.348    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X72Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.393 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.245     1.638    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_0
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.855     1.221    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[46]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.171     1.392    
    SLICE_X75Y43         FDRE (Hold_fdre_C_R)        -0.018     1.374    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.753%)  route 0.536ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.292     1.348    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X72Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.393 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.245     1.638    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_0
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.855     1.221    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[51]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.171     1.392    
    SLICE_X75Y43         FDRE (Hold_fdre_C_R)        -0.018     1.374    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.753%)  route 0.536ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.292     1.348    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X72Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.393 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.245     1.638    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_0
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.855     1.221    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[55]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.171     1.392    
    SLICE_X75Y43         FDRE (Hold_fdre_C_R)        -0.018     1.374    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.753%)  route 0.536ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.292     1.348    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X72Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.393 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.245     1.638    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_0
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.855     1.221    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X75Y43         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[62]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.171     1.392    
    SLICE_X75Y43         FDRE (Hold_fdre_C_R)        -0.018     1.374    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.263    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.058ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.360ns  (logic 0.478ns (35.148%)  route 0.882ns (64.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[4]/C
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[4]/Q
                         net (fo=1, routed)           0.882     1.360    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[4]
    SLICE_X42Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X42Y91         FDRE (Setup_fdre_C_D)       -0.222     8.418    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.225ns  (logic 0.478ns (39.012%)  route 0.747ns (60.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/C
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/Q
                         net (fo=1, routed)           0.747     1.225    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[1]
    SLICE_X42Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X42Y91         FDRE (Setup_fdre_C_D)       -0.215     8.425    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.325ns  (logic 0.456ns (34.409%)  route 0.869ns (65.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/C
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/Q
                         net (fo=1, routed)           0.869     1.325    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[5]
    SLICE_X44Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.093     8.547    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.547    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.250ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.343ns  (logic 0.518ns (38.581%)  route 0.825ns (61.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/C
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/Q
                         net (fo=1, routed)           0.825     1.343    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[0]
    SLICE_X42Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X42Y91         FDRE (Setup_fdre_C_D)       -0.047     8.593    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.593    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                  7.250    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.265ns  (logic 0.518ns (40.939%)  route 0.747ns (59.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[3]/C
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[3]/Q
                         net (fo=1, routed)           0.747     1.265    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[3]
    SLICE_X45Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X45Y91         FDRE (Setup_fdre_C_D)       -0.095     8.545    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.333%)  route 0.571ns (57.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/C
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/Q
                         net (fo=1, routed)           0.571     0.990    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[6]
    SLICE_X44Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.268     8.372    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.576ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        0.969ns  (logic 0.456ns (47.067%)  route 0.513ns (52.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[2]/C
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[2]/Q
                         net (fo=1, routed)           0.513     0.969    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[2]
    SLICE_X44Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.095     8.545    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  7.576    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.311%)  route 0.488ns (51.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[7]/C
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[7]/Q
                         net (fo=1, routed)           0.488     0.944    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[7]
    SLICE_X44Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.092     8.548    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  7.604    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  mmcm_clk_0_s_1

Setup :          208  Failing Endpoints,  Worst Slack       -3.291ns,  Total Violation     -613.264ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.291ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[87]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.502ns  (logic 0.419ns (16.749%)  route 2.083ns (83.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.864 - 20.204 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.650    22.944    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X41Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.419    23.363 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[87]/Q
                         net (fo=1, routed)           2.083    25.446    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[87]
    SLICE_X40Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.480    22.864    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X40Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[87]/C
                         clock pessimism              0.000    22.864    
                         clock uncertainty           -0.491    22.373    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)       -0.218    22.155    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[87]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -25.446    
  -------------------------------------------------------------------
                         slack                                 -3.291    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.389ns  (logic 0.478ns (20.006%)  route 1.911ns (79.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.864 - 20.204 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 22.945 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.651    22.945    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X36Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.478    23.423 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[9]/Q
                         net (fo=1, routed)           1.911    25.334    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[9]
    SLICE_X37Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.480    22.864    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X37Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[9]/C
                         clock pessimism              0.000    22.864    
                         clock uncertainty           -0.491    22.373    
    SLICE_X37Y26         FDCE (Setup_fdce_C_D)       -0.214    22.159    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[9]
  -------------------------------------------------------------------
                         required time                         22.159    
                         arrival time                         -25.334    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -3.160ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[99]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.376ns  (logic 0.419ns (17.631%)  route 1.957ns (82.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.864 - 20.204 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.650    22.944    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X41Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.419    23.363 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[99]/Q
                         net (fo=1, routed)           1.957    25.320    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[99]
    SLICE_X40Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.480    22.864    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X40Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[99]/C
                         clock pessimism              0.000    22.864    
                         clock uncertainty           -0.491    22.373    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)       -0.212    22.161    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[99]
  -------------------------------------------------------------------
                         required time                         22.161    
                         arrival time                         -25.320    
  -------------------------------------------------------------------
                         slack                                 -3.160    

Slack (VIOLATED) :        -3.142ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.520ns  (logic 0.456ns (18.092%)  route 2.064ns (81.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 22.870 - 20.204 ) 
    Source Clock Delay      (SCD):    2.953ns = ( 22.953 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.659    22.953    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X44Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDCE (Prop_fdce_C_Q)         0.456    23.409 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[69]/Q
                         net (fo=1, routed)           2.064    25.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[69]
    SLICE_X45Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.486    22.870    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X45Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[69]/C
                         clock pessimism              0.000    22.870    
                         clock uncertainty           -0.491    22.379    
    SLICE_X45Y32         FDCE (Setup_fdce_C_D)       -0.047    22.332    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[69]
  -------------------------------------------------------------------
                         required time                         22.332    
                         arrival time                         -25.473    
  -------------------------------------------------------------------
                         slack                                 -3.142    

Slack (VIOLATED) :        -3.127ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.509ns  (logic 0.456ns (18.175%)  route 2.053ns (81.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.873 - 20.204 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 22.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.663    22.957    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X44Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.456    23.413 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[111]/Q
                         net (fo=1, routed)           2.053    25.466    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[111]
    SLICE_X45Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.489    22.873    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X45Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[111]/C
                         clock pessimism              0.000    22.873    
                         clock uncertainty           -0.491    22.382    
    SLICE_X45Y35         FDCE (Setup_fdce_C_D)       -0.043    22.339    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[111]
  -------------------------------------------------------------------
                         required time                         22.339    
                         arrival time                         -25.466    
  -------------------------------------------------------------------
                         slack                                 -3.127    

Slack (VIOLATED) :        -3.124ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[148]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[148]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.335ns  (logic 0.419ns (17.945%)  route 1.916ns (82.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.859 - 20.204 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 22.942 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.648    22.942    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X51Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDCE (Prop_fdce_C_Q)         0.419    23.361 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[148]/Q
                         net (fo=1, routed)           1.916    25.277    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[148]
    SLICE_X53Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.475    22.859    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[148]/C
                         clock pessimism              0.000    22.859    
                         clock uncertainty           -0.491    22.368    
    SLICE_X53Y33         FDCE (Setup_fdce_C_D)       -0.215    22.153    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[148]
  -------------------------------------------------------------------
                         required time                         22.153    
                         arrival time                         -25.277    
  -------------------------------------------------------------------
                         slack                                 -3.124    

Slack (VIOLATED) :        -3.120ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[105]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.507ns  (logic 0.518ns (20.659%)  route 1.989ns (79.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.864 - 20.204 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 22.945 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.651    22.945    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X46Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDCE (Prop_fdce_C_Q)         0.518    23.463 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[105]/Q
                         net (fo=1, routed)           1.989    25.452    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[105]
    SLICE_X47Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.480    22.864    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X47Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[105]/C
                         clock pessimism              0.000    22.864    
                         clock uncertainty           -0.491    22.373    
    SLICE_X47Y27         FDCE (Setup_fdce_C_D)       -0.040    22.333    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[105]
  -------------------------------------------------------------------
                         required time                         22.333    
                         arrival time                         -25.452    
  -------------------------------------------------------------------
                         slack                                 -3.120    

Slack (VIOLATED) :        -3.119ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.503ns  (logic 0.456ns (18.215%)  route 2.047ns (81.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.867 - 20.204 ) 
    Source Clock Delay      (SCD):    2.949ns = ( 22.949 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.655    22.949    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X44Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_fdce_C_Q)         0.456    23.405 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[58]/Q
                         net (fo=1, routed)           2.047    25.452    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[58]
    SLICE_X47Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.483    22.867    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X47Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[58]/C
                         clock pessimism              0.000    22.867    
                         clock uncertainty           -0.491    22.376    
    SLICE_X47Y29         FDCE (Setup_fdce_C_D)       -0.043    22.333    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[58]
  -------------------------------------------------------------------
                         required time                         22.333    
                         arrival time                         -25.452    
  -------------------------------------------------------------------
                         slack                                 -3.119    

Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.482ns  (logic 0.456ns (18.370%)  route 2.026ns (81.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.865 - 20.204 ) 
    Source Clock Delay      (SCD):    2.948ns = ( 22.948 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.654    22.948    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X43Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.456    23.404 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[88]/Q
                         net (fo=1, routed)           2.026    25.430    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[88]
    SLICE_X43Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.481    22.865    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X43Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[88]/C
                         clock pessimism              0.000    22.865    
                         clock uncertainty           -0.491    22.374    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.058    22.316    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[88]
  -------------------------------------------------------------------
                         required time                         22.316    
                         arrival time                         -25.430    
  -------------------------------------------------------------------
                         slack                                 -3.114    

Slack (VIOLATED) :        -3.103ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.448ns  (logic 0.456ns (18.625%)  route 1.992ns (81.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.865 - 20.204 ) 
    Source Clock Delay      (SCD):    2.948ns = ( 22.948 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.654    22.948    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X43Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.456    23.404 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[51]/Q
                         net (fo=1, routed)           1.992    25.396    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[51]
    SLICE_X43Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.481    22.865    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X43Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[51]/C
                         clock pessimism              0.000    22.865    
                         clock uncertainty           -0.491    22.374    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.081    22.293    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[51]
  -------------------------------------------------------------------
                         required time                         22.293    
                         arrival time                         -25.396    
  -------------------------------------------------------------------
                         slack                                 -3.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.379%)  route 0.776ns (84.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.558     0.894    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X44Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[95]/Q
                         net (fo=1, routed)           0.776     1.810    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[95]
    SLICE_X45Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.824     1.190    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X45Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[95]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.491     1.681    
    SLICE_X45Y35         FDCE (Hold_fdce_C_D)         0.072     1.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.164ns (18.018%)  route 0.746ns (81.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.552     0.888    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X46Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.164     1.052 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[64]/Q
                         net (fo=1, routed)           0.746     1.798    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[64]
    SLICE_X46Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.818     1.184    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X46Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[64]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.491     1.675    
    SLICE_X46Y29         FDCE (Hold_fdce_C_D)         0.063     1.738    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.774%)  route 0.753ns (84.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.556     0.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X44Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[65]/Q
                         net (fo=1, routed)           0.753     1.785    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[65]
    SLICE_X45Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.821     1.187    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X45Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[65]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.491     1.678    
    SLICE_X45Y32         FDCE (Hold_fdce_C_D)         0.047     1.725    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.141ns (15.203%)  route 0.786ns (84.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.555     0.891    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X49Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[75]/Q
                         net (fo=1, routed)           0.786     1.818    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[75]
    SLICE_X49Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.822     1.188    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X49Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.491     1.679    
    SLICE_X49Y33         FDCE (Hold_fdce_C_D)         0.078     1.757    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[156]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[156]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.141ns (15.282%)  route 0.782ns (84.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.555     0.891    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X49Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[156]/Q
                         net (fo=1, routed)           0.782     1.813    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[156]
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.820     1.186    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[156]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.491     1.677    
    SLICE_X48Y31         FDCE (Hold_fdce_C_D)         0.075     1.752    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[156]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.252%)  route 0.783ns (84.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.552     0.888    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X39Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[106]/Q
                         net (fo=1, routed)           0.783     1.812    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[106]
    SLICE_X37Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.814     1.180    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X37Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.491     1.671    
    SLICE_X37Y26         FDCE (Hold_fdce_C_D)         0.078     1.749    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.128ns (14.650%)  route 0.746ns (85.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.556     0.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X44Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDCE (Prop_fdce_C_Q)         0.128     1.020 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[71]/Q
                         net (fo=1, routed)           0.746     1.765    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[71]
    SLICE_X48Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.821     1.187    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[71]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.491     1.678    
    SLICE_X48Y32         FDCE (Hold_fdce_C_D)         0.022     1.700    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[131]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[131]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.141ns (15.212%)  route 0.786ns (84.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.549     0.885    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X49Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[131]/Q
                         net (fo=1, routed)           0.786     1.811    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[131]
    SLICE_X49Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.816     1.182    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X49Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[131]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.491     1.673    
    SLICE_X49Y27         FDCE (Hold_fdce_C_D)         0.072     1.745    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[131]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.164ns (17.572%)  route 0.769ns (82.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.556     0.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X46Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDCE (Prop_fdce_C_Q)         0.164     1.056 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[110]/Q
                         net (fo=1, routed)           0.769     1.825    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[110]
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.820     1.186    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.491     1.677    
    SLICE_X48Y31         FDCE (Hold_fdce_C_D)         0.078     1.755    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[151]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.550%)  route 0.766ns (84.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.553     0.889    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X48Y30         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[151]/Q
                         net (fo=1, routed)           0.766     1.795    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[151]
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.820     1.186    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.491     1.677    
    SLICE_X48Y31         FDCE (Hold_fdce_C_D)         0.047     1.724    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  mmcm_clk_1_s

Setup :          273  Failing Endpoints,  Worst Slack       -6.346ns,  Total Violation    -1646.962ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.798ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.346ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.238ns  (logic 0.716ns (57.826%)  route 0.522ns (42.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 187.969 - 190.080 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 193.007 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.713   193.007    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/s_axi_aclk
    SLICE_X67Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDCE (Prop_fdce_C_Q)         0.419   193.426 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]/Q
                         net (fo=1, routed)           0.522   193.948    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[13]
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.297   194.245 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1/O
                         net (fo=1, routed)           0.000   194.245    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1_n_0
    SLICE_X66Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.539   187.969    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X66Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]/C
                         clock pessimism              0.000   187.969    
                         clock uncertainty           -0.151   187.818    
    SLICE_X66Y89         FDCE (Setup_fdce_C_D)        0.081   187.899    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]
  -------------------------------------------------------------------
                         required time                        187.900    
                         arrival time                        -194.245    
  -------------------------------------------------------------------
                         slack                                 -6.346    

Slack (VIOLATED) :        -6.316ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.180%)  route 0.625ns (57.820%))
  Logic Levels:           0  
  Clock Path Skew:        -5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 188.137 - 190.080 ) 
    Source Clock Delay      (SCD):    3.193ns = ( 193.193 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.899   193.193    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X56Y113        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.456   193.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[104]/Q
                         net (fo=1, routed)           0.625   194.274    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[104]
    SLICE_X58Y113        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.706   188.137    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X58Y113        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[104]/C
                         clock pessimism              0.000   188.137    
                         clock uncertainty           -0.151   187.986    
    SLICE_X58Y113        FDCE (Setup_fdce_C_D)       -0.028   187.958    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[104]
  -------------------------------------------------------------------
                         required time                        187.958    
                         arrival time                        -194.274    
  -------------------------------------------------------------------
                         slack                                 -6.316    

Slack (VIOLATED) :        -6.311ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.147%)  route 0.626ns (57.853%))
  Logic Levels:           0  
  Clock Path Skew:        -5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.103ns = ( 187.977 - 190.080 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 193.016 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.722   193.016    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X85Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDCE (Prop_fdce_C_Q)         0.456   193.472 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[19]/Q
                         net (fo=1, routed)           0.626   194.098    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[19]
    SLICE_X84Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.547   187.977    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X84Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]/C
                         clock pessimism              0.000   187.977    
                         clock uncertainty           -0.151   187.827    
    SLICE_X84Y99         FDCE (Setup_fdce_C_D)       -0.040   187.787    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]
  -------------------------------------------------------------------
                         required time                        187.787    
                         arrival time                        -194.098    
  -------------------------------------------------------------------
                         slack                                 -6.311    

Slack (VIOLATED) :        -6.294ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.029%)  route 0.604ns (56.971%))
  Logic Levels:           0  
  Clock Path Skew:        -5.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 188.136 - 190.080 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 193.191 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.897   193.191    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X57Y115        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDCE (Prop_fdce_C_Q)         0.456   193.647 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[110]/Q
                         net (fo=1, routed)           0.604   194.251    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[110]
    SLICE_X58Y115        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.705   188.136    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X58Y115        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[110]/C
                         clock pessimism              0.000   188.136    
                         clock uncertainty           -0.151   187.985    
    SLICE_X58Y115        FDCE (Setup_fdce_C_D)       -0.028   187.957    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[110]
  -------------------------------------------------------------------
                         required time                        187.957    
                         arrival time                        -194.251    
  -------------------------------------------------------------------
                         slack                                 -6.294    

Slack (VIOLATED) :        -6.251ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Clock Path Skew:        -5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 188.150 - 190.080 ) 
    Source Clock Delay      (SCD):    3.207ns = ( 193.207 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.913   193.207    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X81Y105        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDCE (Prop_fdce_C_Q)         0.456   193.663 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[10]/Q
                         net (fo=1, routed)           0.492   194.155    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[10]
    SLICE_X80Y105        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.719   188.150    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X80Y105        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/C
                         clock pessimism              0.000   188.150    
                         clock uncertainty           -0.151   187.999    
    SLICE_X80Y105        FDCE (Setup_fdce_C_D)       -0.095   187.904    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]
  -------------------------------------------------------------------
                         required time                        187.904    
                         arrival time                        -194.155    
  -------------------------------------------------------------------
                         slack                                 -6.251    

Slack (VIOLATED) :        -6.226ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.945ns  (logic 0.456ns (48.261%)  route 0.489ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -5.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 187.965 - 190.080 ) 
    Source Clock Delay      (SCD):    3.003ns = ( 193.003 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.709   193.003    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X89Y79         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDCE (Prop_fdce_C_Q)         0.456   193.459 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]/Q
                         net (fo=1, routed)           0.489   193.948    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[57]
    SLICE_X88Y79         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.535   187.965    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X88Y79         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]/C
                         clock pessimism              0.000   187.965    
                         clock uncertainty           -0.151   187.814    
    SLICE_X88Y79         FDCE (Setup_fdce_C_D)       -0.093   187.721    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]
  -------------------------------------------------------------------
                         required time                        187.722    
                         arrival time                        -193.948    
  -------------------------------------------------------------------
                         slack                                 -6.226    

Slack (VIOLATED) :        -6.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.274%)  route 0.451ns (49.726%))
  Logic Levels:           0  
  Clock Path Skew:        -5.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.103ns = ( 187.977 - 190.080 ) 
    Source Clock Delay      (SCD):    3.017ns = ( 193.017 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.723   193.017    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X89Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.456   193.473 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[55]/Q
                         net (fo=1, routed)           0.451   193.924    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[55]
    SLICE_X87Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.547   187.977    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X87Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[55]/C
                         clock pessimism              0.000   187.977    
                         clock uncertainty           -0.151   187.827    
    SLICE_X87Y99         FDCE (Setup_fdce_C_D)       -0.093   187.734    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[55]
  -------------------------------------------------------------------
                         required time                        187.734    
                         arrival time                        -193.924    
  -------------------------------------------------------------------
                         slack                                 -6.191    

Slack (VIOLATED) :        -6.181ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.071ns  (logic 0.580ns (54.130%)  route 0.491ns (45.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 187.969 - 190.080 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 193.007 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.713   193.007    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/s_axi_aclk
    SLICE_X67Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDCE (Prop_fdce_C_Q)         0.456   193.463 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[12]/Q
                         net (fo=1, routed)           0.491   193.954    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[12]
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.124   194.078 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1/O
                         net (fo=1, routed)           0.000   194.078    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1_n_0
    SLICE_X66Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.539   187.969    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X66Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[12]/C
                         clock pessimism              0.000   187.969    
                         clock uncertainty           -0.151   187.818    
    SLICE_X66Y89         FDCE (Setup_fdce_C_D)        0.079   187.897    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[12]
  -------------------------------------------------------------------
                         required time                        187.897    
                         arrival time                        -194.078    
  -------------------------------------------------------------------
                         slack                                 -6.181    

Slack (VIOLATED) :        -6.163ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.234%)  route 0.624ns (57.766%))
  Logic Levels:           0  
  Clock Path Skew:        -4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 188.152 - 190.080 ) 
    Source Clock Delay      (SCD):    3.017ns = ( 193.017 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.723   193.017    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X89Y98         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDCE (Prop_fdce_C_Q)         0.456   193.473 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[53]/Q
                         net (fo=1, routed)           0.624   194.097    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[53]
    SLICE_X84Y100        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.721   188.152    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X84Y100        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[53]/C
                         clock pessimism              0.000   188.152    
                         clock uncertainty           -0.151   188.001    
    SLICE_X84Y100        FDCE (Setup_fdce_C_D)       -0.067   187.934    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[53]
  -------------------------------------------------------------------
                         required time                        187.934    
                         arrival time                        -194.097    
  -------------------------------------------------------------------
                         slack                                 -6.163    

Slack (VIOLATED) :        -6.153ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.132%)  route 0.601ns (56.868%))
  Logic Levels:           0  
  Clock Path Skew:        -4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 188.152 - 190.080 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 193.016 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.722   193.016    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X85Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDCE (Prop_fdce_C_Q)         0.456   193.472 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[4]/Q
                         net (fo=1, routed)           0.601   194.073    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[4]
    SLICE_X84Y101        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.721   188.152    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X84Y101        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[4]/C
                         clock pessimism              0.000   188.152    
                         clock uncertainty           -0.151   188.001    
    SLICE_X84Y101        FDCE (Setup_fdce_C_D)       -0.081   187.920    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[4]
  -------------------------------------------------------------------
                         required time                        187.920    
                         arrival time                        -194.073    
  -------------------------------------------------------------------
                         slack                                 -6.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.798ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.686     1.022    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X91Y110        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDCE (Prop_fdce_C_Q)         0.141     1.163 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[70]/Q
                         net (fo=1, routed)           0.054     1.217    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[70]
    SLICE_X90Y110        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.960    -0.808    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X90Y110        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/C
                         clock pessimism              0.000    -0.808    
                         clock uncertainty            0.151    -0.657    
    SLICE_X90Y110        FDCE (Hold_fdce_C_D)         0.076    -0.581    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[70]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.801ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.631     0.967    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X51Y112        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDCE (Prop_fdce_C_Q)         0.141     1.108 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]/Q
                         net (fo=1, routed)           0.054     1.162    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[84]
    SLICE_X50Y112        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.902    -0.866    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X50Y112        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.151    -0.715    
    SLICE_X50Y112        FDCE (Hold_fdce_C_D)         0.076    -0.639    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.579     0.915    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X67Y94         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[12]/Q
                         net (fo=1, routed)           0.054     1.110    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[12]
    SLICE_X66Y94         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.848    -0.920    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X66Y94         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/C
                         clock pessimism              0.000    -0.920    
                         clock uncertainty            0.151    -0.769    
    SLICE_X66Y94         FDCE (Hold_fdce_C_D)         0.076    -0.693    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.579     0.915    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X67Y94         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[4]/Q
                         net (fo=1, routed)           0.054     1.110    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[4]
    SLICE_X66Y94         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.848    -0.920    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X66Y94         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[4]/C
                         clock pessimism              0.000    -0.920    
                         clock uncertainty            0.151    -0.769    
    SLICE_X66Y94         FDCE (Hold_fdce_C_D)         0.076    -0.693    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[4]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        -1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.665     1.001    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X81Y105        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDCE (Prop_fdce_C_Q)         0.141     1.142 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[13]/Q
                         net (fo=1, routed)           0.059     1.201    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[13]
    SLICE_X80Y105        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.938    -0.830    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X80Y105        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[13]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.151    -0.679    
    SLICE_X80Y105        FDCE (Hold_fdce_C_D)         0.047    -0.632    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[13]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        -1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.583     0.919    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X85Y94         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[23]/Q
                         net (fo=1, routed)           0.057     1.117    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[23]
    SLICE_X84Y94         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.852    -0.916    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X84Y94         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.151    -0.765    
    SLICE_X84Y94         FDCE (Hold_fdce_C_D)         0.047    -0.718    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[23]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        -1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.582     0.918    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X85Y92         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[31]/Q
                         net (fo=1, routed)           0.057     1.116    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[31]
    SLICE_X84Y92         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.851    -0.917    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X84Y92         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[31]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.151    -0.766    
    SLICE_X84Y92         FDCE (Hold_fdce_C_D)         0.047    -0.719    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[31]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.836ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        -1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.582     0.918    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X85Y92         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[32]/Q
                         net (fo=1, routed)           0.058     1.117    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[32]
    SLICE_X84Y92         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.851    -0.917    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X84Y92         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.151    -0.766    
    SLICE_X84Y92         FDCE (Hold_fdce_C_D)         0.047    -0.719    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.837ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.574     0.910    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X89Y79         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[58]/Q
                         net (fo=1, routed)           0.058     1.109    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[58]
    SLICE_X88Y79         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.842    -0.926    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X88Y79         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[58]/C
                         clock pessimism              0.000    -0.926    
                         clock uncertainty            0.151    -0.775    
    SLICE_X88Y79         FDCE (Hold_fdce_C_D)         0.047    -0.728    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[58]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.838ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[125]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        -1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.573     0.909    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X61Y82         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[125]/Q
                         net (fo=1, routed)           0.058     1.108    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[125]
    SLICE_X60Y82         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.840    -0.928    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X60Y82         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[125]/C
                         clock pessimism              0.000    -0.928    
                         clock uncertainty            0.151    -0.777    
    SLICE_X60Y82         FDCE (Hold_fdce_C_D)         0.047    -0.730    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[125]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  1.838    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.202ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.533ns  (logic 0.419ns (27.335%)  route 1.114ns (72.665%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/C
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/Q
                         net (fo=1, routed)           1.114     1.533    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[4]
    SLICE_X41Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)       -0.265     4.735    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.571ns  (logic 0.456ns (29.034%)  route 1.115ns (70.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[3]/C
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[3]/Q
                         net (fo=16, routed)          1.115     1.571    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[3]
    SLICE_X31Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y78         FDRE (Setup_fdre_C_D)       -0.067     4.933    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.933    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.304ns  (logic 0.419ns (32.135%)  route 0.885ns (67.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/C
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/Q
                         net (fo=1, routed)           0.885     1.304    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[6]
    SLICE_X43Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)       -0.268     4.732    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.291ns  (logic 0.419ns (32.446%)  route 0.872ns (67.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[7]/C
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[7]/Q
                         net (fo=1, routed)           0.872     1.291    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[7]
    SLICE_X43Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)       -0.268     4.732    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[7]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.294ns  (logic 0.419ns (32.384%)  route 0.875ns (67.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[1]/C
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[1]/Q
                         net (fo=1, routed)           0.875     1.294    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[1]
    SLICE_X41Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)       -0.265     4.735    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.371ns  (logic 0.456ns (33.252%)  route 0.915ns (66.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[4]/C
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[4]/Q
                         net (fo=15, routed)          0.915     1.371    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[4]
    SLICE_X29Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)       -0.095     4.905    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.374ns  (logic 0.456ns (33.186%)  route 0.918ns (66.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[2]/C
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[2]/Q
                         net (fo=16, routed)          0.918     1.374    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[2]
    SLICE_X32Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)       -0.028     4.972    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.972    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.027%)  route 0.776ns (62.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[2]/C
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[2]/Q
                         net (fo=1, routed)           0.776     1.232    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[2]
    SLICE_X41Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)       -0.095     4.905    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.199ns  (logic 0.456ns (38.044%)  route 0.743ns (61.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/C
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/Q
                         net (fo=1, routed)           0.743     1.199    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[3]
    SLICE_X41Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)       -0.093     4.907    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.195ns  (logic 0.456ns (38.146%)  route 0.739ns (61.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/C
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.739     1.195    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[1]
    SLICE_X33Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)       -0.095     4.905    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  3.710    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       79.082ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.082ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.991ns  (logic 1.344ns (67.517%)  route 0.647ns (32.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
    SLICE_X46Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     1.344 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.647     1.991    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[0]
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)       -0.307    81.073    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         81.073    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                 79.082    

Slack (MET) :             79.135ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.960ns  (logic 1.343ns (68.519%)  route 0.617ns (31.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
    SLICE_X46Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     1.343 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.617     1.960    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[2]
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)       -0.285    81.095    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         81.095    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                 79.135    

Slack (MET) :             79.374ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.925ns  (logic 1.309ns (67.989%)  route 0.616ns (32.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
    SLICE_X46Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.616     1.925    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[1]
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)       -0.081    81.299    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         81.299    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                 79.374    

Slack (MET) :             79.597ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.529ns  (logic 1.336ns (87.378%)  route 0.193ns (12.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
    SLICE_X46Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     1.336 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.193     1.529    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[4]
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)       -0.254    81.126    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         81.126    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 79.597    

Slack (MET) :             79.675ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.647ns  (logic 1.317ns (79.972%)  route 0.330ns (20.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
    SLICE_X46Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     1.317 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           0.330     1.647    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[3]
    SLICE_X47Y57         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)       -0.058    81.322    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         81.322    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 79.675    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        1.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[33]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.456ns (19.837%)  route 1.843ns (80.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 8.881 - 4.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.782     5.386    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.456     5.842 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.843     7.684    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X87Y38         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.560     8.881    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X87Y38         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[33]/C
                         clock pessimism              0.283     9.164    
                         clock uncertainty           -0.035     9.129    
    SLICE_X87Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.724    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[33]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[27]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.888%)  route 1.837ns (80.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 8.880 - 4.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.782     5.386    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.456     5.842 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.837     7.678    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X87Y37         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.559     8.880    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X87Y37         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[27]/C
                         clock pessimism              0.283     9.163    
                         clock uncertainty           -0.035     9.128    
    SLICE_X87Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.723    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[27]
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.888%)  route 1.837ns (80.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 8.880 - 4.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.782     5.386    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.456     5.842 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.837     7.678    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X87Y37         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.559     8.880    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X87Y37         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/C
                         clock pessimism              0.283     9.163    
                         clock uncertainty           -0.035     9.128    
    SLICE_X87Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.723    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.888%)  route 1.837ns (80.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 8.880 - 4.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.782     5.386    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.456     5.842 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.837     7.678    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X87Y37         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.559     8.880    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X87Y37         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/C
                         clock pessimism              0.283     9.163    
                         clock uncertainty           -0.035     9.128    
    SLICE_X87Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.723    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[37]
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 8.939 - 4.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.782     5.386    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.456     5.842 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.837     7.679    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X91Y37         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.618     8.939    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X91Y37         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/C
                         clock pessimism              0.283     9.222    
                         clock uncertainty           -0.035     9.187    
    SLICE_X91Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.782    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[10]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 8.939 - 4.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.782     5.386    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.456     5.842 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.837     7.679    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X91Y37         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.618     8.939    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X91Y37         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[9]/C
                         clock pessimism              0.283     9.222    
                         clock uncertainty           -0.035     9.187    
    SLICE_X91Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.782    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[9]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[65]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.456ns (19.857%)  route 1.840ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 8.946 - 4.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.782     5.386    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.456     5.842 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.840     7.682    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/rst_reg_rep[0]
    SLICE_X94Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.625     8.946    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X94Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[65]/C
                         clock pessimism              0.283     9.229    
                         clock uncertainty           -0.035     9.194    
    SLICE_X94Y49         FDCE (Recov_fdce_C_CLR)     -0.361     8.833    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[65]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.456ns (19.857%)  route 1.840ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 8.946 - 4.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.782     5.386    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.456     5.842 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.840     7.682    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/rst_reg_rep[0]
    SLICE_X94Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.625     8.946    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X94Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/C
                         clock pessimism              0.283     9.229    
                         clock uncertainty           -0.035     9.194    
    SLICE_X94Y49         FDCE (Recov_fdce_C_CLR)     -0.361     8.833    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.456ns (20.131%)  route 1.809ns (79.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.782     5.386    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.456     5.842 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         1.809     7.651    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X82Y42         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.561     8.882    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X82Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/C
                         clock pessimism              0.283     9.165    
                         clock uncertainty           -0.035     9.130    
    SLICE_X82Y42         FDCE (Recov_fdce_C_CLR)     -0.319     8.811    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.456ns (20.131%)  route 1.809ns (79.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.782     5.386    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.456     5.842 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         1.809     7.651    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X82Y42         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.561     8.882    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X82Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/C
                         clock pessimism              0.283     9.165    
                         clock uncertainty           -0.035     9.130    
    SLICE_X82Y42         FDCE (Recov_fdce_C_CLR)     -0.319     8.811    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  1.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.382%)  route 0.163ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.606     1.881    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141     2.022 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.163     2.185    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X100Y62        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.874     2.253    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X100Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism             -0.358     1.895    
    SLICE_X100Y62        FDCE (Remov_fdce_C_CLR)     -0.067     1.828    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.382%)  route 0.163ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.606     1.881    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141     2.022 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.163     2.185    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X100Y62        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.874     2.253    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X100Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism             -0.358     1.895    
    SLICE_X100Y62        FDCE (Remov_fdce_C_CLR)     -0.067     1.828    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.382%)  route 0.163ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.606     1.881    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141     2.022 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.163     2.185    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X100Y62        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.874     2.253    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X100Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.358     1.895    
    SLICE_X100Y62        FDCE (Remov_fdce_C_CLR)     -0.067     1.828    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.382%)  route 0.163ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.606     1.881    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141     2.022 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.163     2.185    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X100Y62        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.874     2.253    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X100Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.358     1.895    
    SLICE_X100Y62        FDCE (Remov_fdce_C_CLR)     -0.067     1.828    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_reg/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.382%)  route 0.163ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.606     1.881    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141     2.022 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.163     2.185    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X100Y62        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.874     2.253    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X100Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism             -0.358     1.895    
    SLICE_X100Y62        FDCE (Remov_fdce_C_CLR)     -0.067     1.828    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.382%)  route 0.163ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.606     1.881    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141     2.022 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.163     2.185    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X101Y62        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.874     2.253    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X101Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.358     1.895    
    SLICE_X101Y62        FDCE (Remov_fdce_C_CLR)     -0.092     1.803    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.382%)  route 0.163ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.606     1.881    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141     2.022 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.163     2.185    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X101Y62        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.874     2.253    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X101Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.358     1.895    
    SLICE_X101Y62        FDCE (Remov_fdce_C_CLR)     -0.092     1.803    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.382%)  route 0.163ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.606     1.881    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141     2.022 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.163     2.185    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X101Y62        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.874     2.253    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X101Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism             -0.358     1.895    
    SLICE_X101Y62        FDCE (Remov_fdce_C_CLR)     -0.092     1.803    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.382%)  route 0.163ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.606     1.881    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141     2.022 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.163     2.185    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X101Y62        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.874     2.253    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X101Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.358     1.895    
    SLICE_X101Y62        FDCE (Remov_fdce_C_CLR)     -0.092     1.803    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.694%)  route 0.254ns (64.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.606     1.881    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X101Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141     2.022 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.254     2.276    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X102Y57        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.877     2.256    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/adc_clk
    SLICE_X102Y57        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.338     1.918    
    SLICE_X102Y57        FDCE (Remov_fdce_C_CLR)     -0.067     1.851    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[45]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 0.642ns (7.613%)  route 7.791ns (92.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         3.277     6.805    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.929 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_dac_pat_data_2[12]_i_1/O
                         net (fo=127, routed)         4.514    11.443    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]_0
    SLICE_X99Y68         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.598    12.777    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X99Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[45]/C
                         clock pessimism              0.229    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X99Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.447    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[45]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[96]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 0.642ns (7.707%)  route 7.688ns (92.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         3.050     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X95Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.702 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115]_i_1/O
                         net (fo=127, routed)         4.639    11.340    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]_0
    SLICE_X49Y116        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.644    12.823    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X49Y116        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[96]/C
                         clock pessimism              0.129    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X49Y116        FDCE (Recov_fdce_C_CLR)     -0.405    12.393    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[96]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 0.642ns (7.824%)  route 7.564ns (92.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 12.812 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         3.050     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X95Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.702 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115]_i_1/O
                         net (fo=127, routed)         4.514    11.216    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]_0
    SLICE_X53Y116        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.633    12.812    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X53Y116        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]/C
                         clock pessimism              0.129    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X53Y116        FDCE (Recov_fdce_C_CLR)     -0.405    12.382    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[95]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 0.642ns (7.824%)  route 7.564ns (92.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 12.812 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         3.050     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X95Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.702 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115]_i_1/O
                         net (fo=127, routed)         4.514    11.216    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]_0
    SLICE_X53Y116        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.633    12.812    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X53Y116        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[95]/C
                         clock pessimism              0.129    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X53Y116        FDCE (Recov_fdce_C_CLR)     -0.405    12.382    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[95]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[97]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 0.642ns (7.824%)  route 7.564ns (92.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 12.812 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         3.050     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X95Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.702 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115]_i_1/O
                         net (fo=127, routed)         4.514    11.216    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]_0
    SLICE_X53Y116        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[97]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.633    12.812    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X53Y116        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[97]/C
                         clock pessimism              0.129    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X53Y116        FDCE (Recov_fdce_C_CLR)     -0.405    12.382    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[97]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.642ns (7.812%)  route 7.576ns (92.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         3.050     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X95Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.702 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115]_i_1/O
                         net (fo=127, routed)         4.526    11.228    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]_0
    SLICE_X49Y114        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.646    12.825    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X49Y114        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X49Y114        FDCE (Recov_fdce_C_CLR)     -0.405    12.395    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[98]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.642ns (7.812%)  route 7.576ns (92.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         3.050     6.578    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X95Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.702 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115]_i_1/O
                         net (fo=127, routed)         4.526    11.228    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]_0
    SLICE_X49Y114        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[98]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.646    12.825    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X49Y114        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[98]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X49Y114        FDCE (Recov_fdce_C_CLR)     -0.405    12.395    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[98]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 0.642ns (7.896%)  route 7.489ns (92.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         3.657     7.185    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/s_axi_aresetn
    SLICE_X112Y55        LUT1 (Prop_lut1_I0_O)        0.124     7.309 f  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_adc_gpio_out[2]_i_1/O
                         net (fo=119, routed)         3.832    11.141    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3
    SLICE_X83Y53         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.546    12.725    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/s_axi_aclk
    SLICE_X83Y53         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[10]/C
                         clock pessimism              0.229    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X83Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.395    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[10]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 0.642ns (7.896%)  route 7.489ns (92.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         3.657     7.185    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/s_axi_aresetn
    SLICE_X112Y55        LUT1 (Prop_lut1_I0_O)        0.124     7.309 f  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_adc_gpio_out[2]_i_1/O
                         net (fo=119, routed)         3.832    11.141    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3
    SLICE_X83Y53         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.546    12.725    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/s_axi_aclk
    SLICE_X83Y53         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[11]/C
                         clock pessimism              0.229    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X83Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.395    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[11]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 0.642ns (7.896%)  route 7.489ns (92.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         3.657     7.185    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/s_axi_aresetn
    SLICE_X112Y55        LUT1 (Prop_lut1_I0_O)        0.124     7.309 f  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_adc_gpio_out[2]_i_1/O
                         net (fo=119, routed)         3.832    11.141    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3
    SLICE_X83Y53         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.546    12.725    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/s_axi_aclk
    SLICE_X83Y53         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[12]/C
                         clock pessimism              0.229    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X83Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.395    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_scratch_reg[12]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  1.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.131     1.234    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X5Y48          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.895     1.261    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y48          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X5Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.131     1.234    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X5Y48          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.895     1.261    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y48          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X5Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.131     1.234    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X5Y48          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.895     1.261    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y48          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X5Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.131     1.234    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X5Y48          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.895     1.261    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y48          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X5Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.131     1.234    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X5Y48          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.895     1.261    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y48          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X5Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.131     1.234    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X5Y48          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.895     1.261    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y48          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X5Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.160%)  route 0.186ns (56.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y47          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.186     1.288    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X2Y48          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y48          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.160%)  route 0.186ns (56.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y47          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.186     1.288    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X2Y48          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y48          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.160%)  route 0.186ns (56.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y47          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.186     1.288    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X2Y48          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y48          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.160%)  route 0.186ns (56.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y47          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.186     1.288    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X2Y48          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y48          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.642ns (23.173%)  route 2.128ns (76.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 7.742 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         1.370     4.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.022 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.758     5.780    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X80Y47         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.563     7.742    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X80Y47         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/C
                         clock pessimism              0.000     7.742    
                         clock uncertainty           -0.171     7.571    
    SLICE_X80Y47         FDCE (Recov_fdce_C_CLR)     -0.405     7.166    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.642ns (23.173%)  route 2.128ns (76.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 7.742 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         1.370     4.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.022 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.758     5.780    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X80Y47         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.563     7.742    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X80Y47         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/C
                         clock pessimism              0.000     7.742    
                         clock uncertainty           -0.171     7.571    
    SLICE_X80Y47         FDCE (Recov_fdce_C_CLR)     -0.405     7.166    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.642ns (23.173%)  route 2.128ns (76.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 7.742 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         1.370     4.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.022 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.758     5.780    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X80Y47         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.563     7.742    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X80Y47         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/C
                         clock pessimism              0.000     7.742    
                         clock uncertainty           -0.171     7.571    
    SLICE_X80Y47         FDCE (Recov_fdce_C_CLR)     -0.405     7.166    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.642ns (23.173%)  route 2.128ns (76.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 7.742 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         1.370     4.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.022 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.758     5.780    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X80Y47         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.563     7.742    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X80Y47         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/C
                         clock pessimism              0.000     7.742    
                         clock uncertainty           -0.171     7.571    
    SLICE_X80Y47         FDCE (Recov_fdce_C_CLR)     -0.405     7.166    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.642ns (23.995%)  route 2.034ns (76.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         1.370     4.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.022 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.663     5.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X80Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.560     7.740    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X80Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/C
                         clock pessimism              0.000     7.740    
                         clock uncertainty           -0.171     7.568    
    SLICE_X80Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.163    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.642ns (23.995%)  route 2.034ns (76.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         1.370     4.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.022 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.663     5.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X80Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.560     7.740    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X80Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/C
                         clock pessimism              0.000     7.740    
                         clock uncertainty           -0.171     7.568    
    SLICE_X80Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.163    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.642ns (24.035%)  route 2.029ns (75.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         1.370     4.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.022 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.659     5.681    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X81Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.560     7.740    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X81Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/C
                         clock pessimism              0.000     7.740    
                         clock uncertainty           -0.171     7.568    
    SLICE_X81Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.163    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.642ns (26.802%)  route 1.753ns (73.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         1.370     4.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.022 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.383     5.405    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X83Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.560     7.740    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X83Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/C
                         clock pessimism              0.000     7.740    
                         clock uncertainty           -0.171     7.568    
    SLICE_X83Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.163    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.642ns (26.802%)  route 1.753ns (73.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         1.370     4.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.022 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.383     5.405    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X83Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.560     7.740    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X83Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/C
                         clock pessimism              0.000     7.740    
                         clock uncertainty           -0.171     7.568    
    SLICE_X83Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.163    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.642ns (26.802%)  route 1.753ns (73.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        1.716     3.010    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         1.370     4.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.022 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.383     5.405    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X83Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.560     7.740    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X83Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/C
                         clock pessimism              0.000     7.740    
                         clock uncertainty           -0.171     7.568    
    SLICE_X83Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.163    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  1.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.209ns (21.472%)  route 0.764ns (78.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         0.606     1.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.158     1.889    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X83Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.857     1.223    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X83Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.171     1.394    
    SLICE_X83Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.302    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.209ns (21.472%)  route 0.764ns (78.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         0.606     1.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.158     1.889    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X83Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.857     1.223    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X83Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.171     1.394    
    SLICE_X83Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.302    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.209ns (21.472%)  route 0.764ns (78.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         0.606     1.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.158     1.889    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X83Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.857     1.223    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X83Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.171     1.394    
    SLICE_X83Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.302    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.209ns (21.472%)  route 0.764ns (78.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         0.606     1.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.158     1.889    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X83Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.857     1.223    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X83Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.171     1.394    
    SLICE_X83Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.302    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.209ns (21.472%)  route 0.764ns (78.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         0.606     1.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.158     1.889    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X83Y40         FDPE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.857     1.223    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X83Y40         FDPE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.171     1.394    
    SLICE_X83Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     1.299    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.209ns (19.621%)  route 0.856ns (80.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         0.606     1.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.250     1.981    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X81Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.856     1.222    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X81Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            0.171     1.393    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.301    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.209ns (19.542%)  route 0.861ns (80.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         0.606     1.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.254     1.985    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X80Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.856     1.222    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X80Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            0.171     1.393    
    SLICE_X80Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.301    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.209ns (19.542%)  route 0.861ns (80.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         0.606     1.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.254     1.985    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X80Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.856     1.222    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X80Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            0.171     1.393    
    SLICE_X80Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.301    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.209ns (18.587%)  route 0.915ns (81.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         0.606     1.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.309     2.040    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X80Y47         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.858     1.224    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X80Y47         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/C
                         clock pessimism              0.000     1.224    
                         clock uncertainty            0.171     1.395    
    SLICE_X80Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.303    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.209ns (18.587%)  route 0.915ns (81.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7836, routed)        0.580     0.916    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y52         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=118, routed)         0.606     1.686    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X80Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.309     2.040    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X80Y47         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.858     1.224    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X80Y47         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/C
                         clock pessimism              0.000     1.224    
                         clock uncertainty            0.171     1.395    
    SLICE_X80Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.303    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.737    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :           15  Failing Endpoints,  Worst Slack       -0.234ns,  Total Violation       -1.977ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 0.419ns (6.863%)  route 5.686ns (93.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 9.400 - 6.735 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.741     3.035    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.419     3.454 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.686     9.140    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X49Y33         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.486     9.400    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X49Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]/C
                         clock pessimism              0.230     9.630    
                         clock uncertainty           -0.147     9.482    
    SLICE_X49Y33         FDCE (Recov_fdce_C_CLR)     -0.577     8.905    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[76]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 0.419ns (6.863%)  route 5.686ns (93.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 9.400 - 6.735 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.741     3.035    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.419     3.454 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.686     9.140    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X49Y33         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[76]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.486     9.400    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X49Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[76]/C
                         clock pessimism              0.230     9.630    
                         clock uncertainty           -0.147     9.482    
    SLICE_X49Y33         FDCE (Recov_fdce_C_CLR)     -0.577     8.905    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[76]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[77]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 0.419ns (6.863%)  route 5.686ns (93.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 9.400 - 6.735 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.741     3.035    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.419     3.454 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.686     9.140    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X49Y33         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.486     9.400    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X49Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[77]/C
                         clock pessimism              0.230     9.630    
                         clock uncertainty           -0.147     9.482    
    SLICE_X49Y33         FDCE (Recov_fdce_C_CLR)     -0.577     8.905    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[77]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[147]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.419ns (7.041%)  route 5.532ns (92.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 9.390 - 6.735 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.741     3.035    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.419     3.454 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.532     8.986    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X53Y34         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[147]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.476     9.390    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X53Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[147]/C
                         clock pessimism              0.129     9.519    
                         clock uncertainty           -0.147     9.372    
    SLICE_X53Y34         FDCE (Recov_fdce_C_CLR)     -0.577     8.795    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[147]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[109]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.419ns (6.990%)  route 5.576ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.397 - 6.735 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.741     3.035    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.419     3.454 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.576     9.030    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y31         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.483     9.397    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[109]/C
                         clock pessimism              0.230     9.627    
                         clock uncertainty           -0.147     9.479    
    SLICE_X48Y31         FDCE (Recov_fdce_C_CLR)     -0.577     8.902    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[109]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.419ns (6.990%)  route 5.576ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.397 - 6.735 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.741     3.035    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.419     3.454 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.576     9.030    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y31         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.483     9.397    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]/C
                         clock pessimism              0.230     9.627    
                         clock uncertainty           -0.147     9.479    
    SLICE_X48Y31         FDCE (Recov_fdce_C_CLR)     -0.577     8.902    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[149]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.419ns (6.990%)  route 5.576ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.397 - 6.735 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.741     3.035    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.419     3.454 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.576     9.030    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y31         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[149]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.483     9.397    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[149]/C
                         clock pessimism              0.230     9.627    
                         clock uncertainty           -0.147     9.479    
    SLICE_X48Y31         FDCE (Recov_fdce_C_CLR)     -0.577     8.902    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[149]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.419ns (6.990%)  route 5.576ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.397 - 6.735 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.741     3.035    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.419     3.454 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.576     9.030    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y31         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.483     9.397    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]/C
                         clock pessimism              0.230     9.627    
                         clock uncertainty           -0.147     9.479    
    SLICE_X48Y31         FDCE (Recov_fdce_C_CLR)     -0.577     8.902    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[156]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.419ns (6.990%)  route 5.576ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.397 - 6.735 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.741     3.035    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.419     3.454 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.576     9.030    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y31         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[156]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.483     9.397    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[156]/C
                         clock pessimism              0.230     9.627    
                         clock uncertainty           -0.147     9.479    
    SLICE_X48Y31         FDCE (Recov_fdce_C_CLR)     -0.577     8.902    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[156]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[158]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.419ns (6.990%)  route 5.576ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.397 - 6.735 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.741     3.035    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.419     3.454 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.576     9.030    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y31         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[158]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.483     9.397    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[158]/C
                         clock pessimism              0.230     9.627    
                         clock uncertainty           -0.147     9.479    
    SLICE_X48Y31         FDCE (Recov_fdce_C_CLR)     -0.577     8.902    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[158]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 -0.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.911%)  route 0.239ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.586     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.128     1.050 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.239     1.288    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X28Y34         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X28Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.145     0.810    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.911%)  route 0.239ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.586     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.128     1.050 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.239     1.288    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X28Y34         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X28Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.145     0.810    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.911%)  route 0.239ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.586     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.128     1.050 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.239     1.288    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X28Y34         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X28Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.263     0.955    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.145     0.810    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.911%)  route 0.239ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.586     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.128     1.050 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.239     1.288    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X28Y34         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X28Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.263     0.955    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.145     0.810    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.911%)  route 0.239ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.586     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.128     1.050 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.239     1.288    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X28Y34         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X28Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism             -0.263     0.955    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.145     0.810    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.911%)  route 0.239ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.586     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.128     1.050 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.239     1.288    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X28Y34         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X28Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism             -0.263     0.955    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.145     0.810    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.924%)  route 0.300ns (70.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.586     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.128     1.050 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.300     1.349    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X30Y33         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.851     1.217    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X30Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]/C
                         clock pessimism             -0.263     0.954    
    SLICE_X30Y33         FDCE (Remov_fdce_C_CLR)     -0.120     0.834    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[233]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.924%)  route 0.300ns (70.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.586     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.128     1.050 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.300     1.349    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X30Y33         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[233]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.851     1.217    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X30Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[233]/C
                         clock pessimism             -0.263     0.954    
    SLICE_X30Y33         FDCE (Remov_fdce_C_CLR)     -0.120     0.834    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[233]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[222]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.107%)  route 0.283ns (68.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.586     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.128     1.050 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.283     1.333    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X29Y32         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[222]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.850     1.216    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X29Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[222]/C
                         clock pessimism             -0.263     0.953    
    SLICE_X29Y32         FDCE (Remov_fdce_C_CLR)     -0.145     0.808    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[222]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.924%)  route 0.300ns (70.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.586     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X27Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.128     1.050 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.300     1.349    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X31Y33         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.851     1.217    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X31Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.263     0.954    
    SLICE_X31Y33         FDCE (Remov_fdce_C_CLR)     -0.145     0.809    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.456ns (9.178%)  route 4.512ns (90.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 6.627 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.705    -1.510    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.054 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.512     3.458    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X53Y112        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.636     6.627    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X53Y112        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]/C
                         clock pessimism              0.448     7.075    
                         clock uncertainty           -0.064     7.011    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405     6.606    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.456ns (9.178%)  route 4.512ns (90.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 6.627 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.705    -1.510    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.054 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.512     3.458    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X53Y112        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.636     6.627    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X53Y112        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]/C
                         clock pessimism              0.448     7.075    
                         clock uncertainty           -0.064     7.011    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405     6.606    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[89]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.456ns (9.161%)  route 4.522ns (90.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 6.637 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.705    -1.510    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.054 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.522     3.467    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X49Y113        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[89]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.646     6.637    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X49Y113        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[89]/C
                         clock pessimism              0.448     7.085    
                         clock uncertainty           -0.064     7.021    
    SLICE_X49Y113        FDCE (Recov_fdce_C_CLR)     -0.405     6.616    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[89]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[88]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.456ns (9.432%)  route 4.378ns (90.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 6.637 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.705    -1.510    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.054 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.378     3.324    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X48Y114        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.646     6.637    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X48Y114        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[88]/C
                         clock pessimism              0.448     7.085    
                         clock uncertainty           -0.064     7.021    
    SLICE_X48Y114        FDCE (Recov_fdce_C_CLR)     -0.405     6.616    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[88]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.456ns (9.432%)  route 4.378ns (90.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 6.637 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.705    -1.510    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.054 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.378     3.324    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X48Y114        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.646     6.637    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X48Y114        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]/C
                         clock pessimism              0.448     7.085    
                         clock uncertainty           -0.064     7.021    
    SLICE_X48Y114        FDCE (Recov_fdce_C_CLR)     -0.405     6.616    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[96]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.456ns (9.432%)  route 4.378ns (90.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 6.637 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.705    -1.510    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.054 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.378     3.324    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X48Y114        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.646     6.637    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X48Y114        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[96]/C
                         clock pessimism              0.448     7.085    
                         clock uncertainty           -0.064     7.021    
    SLICE_X48Y114        FDCE (Recov_fdce_C_CLR)     -0.405     6.616    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[96]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[87]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.456ns (9.411%)  route 4.389ns (90.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 6.627 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.705    -1.510    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.054 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.389     3.335    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X50Y112        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.636     6.627    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X50Y112        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[87]/C
                         clock pessimism              0.448     7.075    
                         clock uncertainty           -0.064     7.011    
    SLICE_X50Y112        FDCE (Recov_fdce_C_CLR)     -0.361     6.650    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[87]
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[90]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.456ns (9.411%)  route 4.389ns (90.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 6.627 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.705    -1.510    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.054 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.389     3.335    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X50Y112        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.636     6.627    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X50Y112        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[90]/C
                         clock pessimism              0.448     7.075    
                         clock uncertainty           -0.064     7.011    
    SLICE_X50Y112        FDCE (Recov_fdce_C_CLR)     -0.361     6.650    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[90]
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[91]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.456ns (9.411%)  route 4.389ns (90.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 6.627 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.705    -1.510    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.054 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.389     3.335    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X50Y112        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.636     6.627    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X50Y112        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[91]/C
                         clock pessimism              0.448     7.075    
                         clock uncertainty           -0.064     7.011    
    SLICE_X50Y112        FDCE (Recov_fdce_C_CLR)     -0.361     6.650    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[91]
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[112]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.456ns (9.411%)  route 4.389ns (90.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 6.627 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.705    -1.510    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.054 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.389     3.335    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X50Y112        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[112]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.636     6.627    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X50Y112        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[112]/C
                         clock pessimism              0.448     7.075    
                         clock uncertainty           -0.064     7.011    
    SLICE_X50Y112        FDCE (Recov_fdce_C_CLR)     -0.319     6.692    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[112]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  3.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.976%)  route 0.238ns (65.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.573    -0.532    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.404 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.238    -0.166    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/AR[0]
    SLICE_X62Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.846    -0.922    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X62Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]/C
                         clock pessimism              0.429    -0.493    
    SLICE_X62Y89         FDCE (Remov_fdce_C_CLR)     -0.121    -0.614    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.677%)  route 0.290ns (67.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.573    -0.532    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.290    -0.100    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X60Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.838    -0.930    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X60Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism              0.429    -0.501    
    SLICE_X60Y80         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.677%)  route 0.290ns (67.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.573    -0.532    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.290    -0.100    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X60Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.838    -0.930    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X60Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism              0.429    -0.501    
    SLICE_X60Y80         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.677%)  route 0.290ns (67.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.573    -0.532    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.290    -0.100    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X60Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.838    -0.930    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X60Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism              0.429    -0.501    
    SLICE_X60Y80         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[12]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.455%)  route 0.338ns (72.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.573    -0.532    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.404 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.338    -0.066    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/rst_reg_rep
    SLICE_X66Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.846    -0.922    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X66Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[12]/C
                         clock pessimism              0.429    -0.493    
    SLICE_X66Y89         FDCE (Remov_fdce_C_CLR)     -0.121    -0.614    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[12]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.455%)  route 0.338ns (72.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.573    -0.532    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.404 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.338    -0.066    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/rst_reg_rep
    SLICE_X66Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.846    -0.922    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X66Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]/C
                         clock pessimism              0.429    -0.493    
    SLICE_X66Y89         FDCE (Remov_fdce_C_CLR)     -0.121    -0.614    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.455%)  route 0.338ns (72.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.573    -0.532    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.404 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.338    -0.066    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/rst_reg_rep
    SLICE_X66Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.846    -0.922    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X66Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.429    -0.493    
    SLICE_X66Y89         FDCE (Remov_fdce_C_CLR)     -0.121    -0.614    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.455%)  route 0.338ns (72.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.573    -0.532    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.404 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.338    -0.066    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/rst_reg_rep
    SLICE_X66Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.846    -0.922    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X66Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.429    -0.493    
    SLICE_X66Y89         FDCE (Remov_fdce_C_CLR)     -0.121    -0.614    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.455%)  route 0.338ns (72.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.573    -0.532    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.404 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.338    -0.066    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/rst_reg_rep
    SLICE_X66Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.846    -0.922    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X66Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.429    -0.493    
    SLICE_X66Y89         FDCE (Remov_fdce_C_CLR)     -0.121    -0.614    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.455%)  route 0.338ns (72.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.573    -0.532    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X59Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.404 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.338    -0.066    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/rst_reg_rep
    SLICE_X66Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.846    -0.922    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X66Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism              0.429    -0.493    
    SLICE_X66Y89         FDCE (Remov_fdce_C_CLR)     -0.121    -0.614    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.548    





