
lab2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002c  00800100  00000648  000006dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000648  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000225  0080012c  0080012c  00000708  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000708  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000738  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000f0  00000000  00000000  00000778  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000014cb  00000000  00000000  00000868  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c3d  00000000  00000000  00001d33  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000008db  00000000  00000000  00002970  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000320  00000000  00000000  0000324c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005e7  00000000  00000000  0000356c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b6f  00000000  00000000  00003b53  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c0  00000000  00000000  000046c2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
   4:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   8:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   c:	0c 94 53 02 	jmp	0x4a6	; 0x4a6 <__vector_3>
  10:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  14:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  18:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  1c:	0c 94 78 02 	jmp	0x4f0	; 0x4f0 <__vector_7>
  20:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  24:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  28:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  2c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  30:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  34:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  38:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  3c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  40:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  44:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  48:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  4c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  50:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  54:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  58:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	e8 e4       	ldi	r30, 0x48	; 72
  70:	f6 e0       	ldi	r31, 0x06	; 6
  72:	02 c0       	rjmp	.+4      	; 0x78 <__do_copy_data+0x10>
  74:	05 90       	lpm	r0, Z+
  76:	0d 92       	st	X+, r0
  78:	ac 32       	cpi	r26, 0x2C	; 44
  7a:	b1 07       	cpc	r27, r17
  7c:	d9 f7       	brne	.-10     	; 0x74 <__do_copy_data+0xc>

0000007e <__do_clear_bss>:
  7e:	23 e0       	ldi	r18, 0x03	; 3
  80:	ac e2       	ldi	r26, 0x2C	; 44
  82:	b1 e0       	ldi	r27, 0x01	; 1
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	a1 35       	cpi	r26, 0x51	; 81
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	0e 94 48 01 	call	0x290	; 0x290 <main>
  92:	0c 94 22 03 	jmp	0x644	; 0x644 <_exit>

00000096 <__bad_interrupt>:
  96:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000009a <init_lcd>:
	}
	while(pos>=0){
		write_char(0,pos);
		pos--;
	}
}
  9a:	e4 ee       	ldi	r30, 0xE4	; 228
  9c:	f0 e0       	ldi	r31, 0x00	; 0
  9e:	80 81       	ld	r24, Z
  a0:	80 68       	ori	r24, 0x80	; 128
  a2:	80 83       	st	Z, r24
  a4:	80 81       	ld	r24, Z
  a6:	80 64       	ori	r24, 0x40	; 64
  a8:	80 83       	st	Z, r24
  aa:	80 81       	ld	r24, Z
  ac:	8f 7e       	andi	r24, 0xEF	; 239
  ae:	80 83       	st	Z, r24
  b0:	80 81       	ld	r24, Z
  b2:	8e 7f       	andi	r24, 0xFE	; 254
  b4:	80 83       	st	Z, r24
  b6:	e5 ee       	ldi	r30, 0xE5	; 229
  b8:	f0 e0       	ldi	r31, 0x00	; 0
  ba:	80 81       	ld	r24, Z
  bc:	80 68       	ori	r24, 0x80	; 128
  be:	80 83       	st	Z, r24
  c0:	80 81       	ld	r24, Z
  c2:	8f 7b       	andi	r24, 0xBF	; 191
  c4:	80 83       	st	Z, r24
  c6:	80 81       	ld	r24, Z
  c8:	80 63       	ori	r24, 0x30	; 48
  ca:	80 83       	st	Z, r24
  cc:	80 81       	ld	r24, Z
  ce:	87 60       	ori	r24, 0x07	; 7
  d0:	80 83       	st	Z, r24
  d2:	e6 ee       	ldi	r30, 0xE6	; 230
  d4:	f0 e0       	ldi	r31, 0x00	; 0
  d6:	80 81       	ld	r24, Z
  d8:	8f 78       	andi	r24, 0x8F	; 143
  da:	80 83       	st	Z, r24
  dc:	80 81       	ld	r24, Z
  de:	87 60       	ori	r24, 0x07	; 7
  e0:	80 83       	st	Z, r24
  e2:	e7 ee       	ldi	r30, 0xE7	; 231
  e4:	f0 e0       	ldi	r31, 0x00	; 0
  e6:	80 81       	ld	r24, Z
  e8:	8f 71       	andi	r24, 0x1F	; 31
  ea:	80 83       	st	Z, r24
  ec:	80 81       	ld	r24, Z
  ee:	8f 60       	ori	r24, 0x0F	; 15
  f0:	80 83       	st	Z, r24
  f2:	08 95       	ret

000000f4 <write_char>:
  f4:	cf 93       	push	r28
  f6:	c6 2f       	mov	r28, r22
  f8:	66 30       	cpi	r22, 0x06	; 6
  fa:	71 05       	cpc	r23, r1
  fc:	c0 f5       	brcc	.+112    	; 0x16e <write_char+0x7a>
  fe:	75 95       	asr	r23
 100:	67 95       	ror	r22
 102:	fb 01       	movw	r30, r22
 104:	e4 51       	subi	r30, 0x14	; 20
 106:	ff 4f       	sbci	r31, 0xFF	; 255
 108:	90 ed       	ldi	r25, 0xD0	; 208
 10a:	98 0f       	add	r25, r24
 10c:	9a 30       	cpi	r25, 0x0A	; 10
 10e:	60 f4       	brcc	.+24     	; 0x128 <write_char+0x34>
 110:	a8 2f       	mov	r26, r24
 112:	b0 e0       	ldi	r27, 0x00	; 0
 114:	d0 97       	sbiw	r26, 0x30	; 48
 116:	aa 0f       	add	r26, r26
 118:	bb 1f       	adc	r27, r27
 11a:	aa 0f       	add	r26, r26
 11c:	bb 1f       	adc	r27, r27
 11e:	a0 50       	subi	r26, 0x00	; 0
 120:	bf 4f       	sbci	r27, 0xFF	; 255
 122:	4d 91       	ld	r20, X+
 124:	5c 91       	ld	r21, X
 126:	02 c0       	rjmp	.+4      	; 0x12c <write_char+0x38>
 128:	40 e0       	ldi	r20, 0x00	; 0
 12a:	50 e0       	ldi	r21, 0x00	; 0
 12c:	20 e0       	ldi	r18, 0x00	; 0
 12e:	30 e0       	ldi	r19, 0x00	; 0
 130:	1b c0       	rjmp	.+54     	; 0x168 <write_char+0x74>
 132:	94 2f       	mov	r25, r20
 134:	9f 70       	andi	r25, 0x0F	; 15
 136:	52 95       	swap	r21
 138:	42 95       	swap	r20
 13a:	4f 70       	andi	r20, 0x0F	; 15
 13c:	45 27       	eor	r20, r21
 13e:	5f 70       	andi	r21, 0x0F	; 15
 140:	45 27       	eor	r20, r21
 142:	c0 fd       	sbrc	r28, 0
 144:	05 c0       	rjmp	.+10     	; 0x150 <write_char+0x5c>
 146:	80 81       	ld	r24, Z
 148:	80 7f       	andi	r24, 0xF0	; 240
 14a:	89 2b       	or	r24, r25
 14c:	80 83       	st	Z, r24
 14e:	09 c0       	rjmp	.+18     	; 0x162 <write_char+0x6e>
 150:	80 81       	ld	r24, Z
 152:	68 2f       	mov	r22, r24
 154:	6f 70       	andi	r22, 0x0F	; 15
 156:	70 e1       	ldi	r23, 0x10	; 16
 158:	97 9f       	mul	r25, r23
 15a:	c0 01       	movw	r24, r0
 15c:	11 24       	eor	r1, r1
 15e:	86 2b       	or	r24, r22
 160:	80 83       	st	Z, r24
 162:	35 96       	adiw	r30, 0x05	; 5
 164:	2f 5f       	subi	r18, 0xFF	; 255
 166:	3f 4f       	sbci	r19, 0xFF	; 255
 168:	24 30       	cpi	r18, 0x04	; 4
 16a:	31 05       	cpc	r19, r1
 16c:	14 f3       	brlt	.-60     	; 0x132 <write_char+0x3e>
 16e:	cf 91       	pop	r28
 170:	08 95       	ret

00000172 <is_prime>:

/************************************************************************/
/*							HELPER SECTION                              */
/************************************************************************/

int is_prime(long num){
 172:	8f 92       	push	r8
 174:	9f 92       	push	r9
 176:	af 92       	push	r10
 178:	bf 92       	push	r11
 17a:	cf 92       	push	r12
 17c:	df 92       	push	r13
 17e:	ef 92       	push	r14
 180:	ff 92       	push	r15
 182:	4b 01       	movw	r8, r22
 184:	5c 01       	movw	r10, r24
	
	if (num <= 3)
 186:	84 e0       	ldi	r24, 0x04	; 4
 188:	88 16       	cp	r8, r24
 18a:	91 04       	cpc	r9, r1
 18c:	a1 04       	cpc	r10, r1
 18e:	b1 04       	cpc	r11, r1
 190:	0c f1       	brlt	.+66     	; 0x1d4 <is_prime+0x62>
	return 1;
	
	if(num%2 == 0)
 192:	80 fe       	sbrs	r8, 0
 194:	22 c0       	rjmp	.+68     	; 0x1da <is_prime+0x68>
 196:	0f 2e       	mov	r0, r31
 198:	f3 e0       	ldi	r31, 0x03	; 3
 19a:	cf 2e       	mov	r12, r31
 19c:	d1 2c       	mov	r13, r1
 19e:	e1 2c       	mov	r14, r1
 1a0:	f1 2c       	mov	r15, r1
 1a2:	f0 2d       	mov	r31, r0
 1a4:	0f c0       	rjmp	.+30     	; 0x1c4 <is_prime+0x52>
	return 0;
	
	long counter = 3;
	
	while(counter <num){
		if(num%counter == 0)
 1a6:	c5 01       	movw	r24, r10
 1a8:	b4 01       	movw	r22, r8
 1aa:	a7 01       	movw	r20, r14
 1ac:	96 01       	movw	r18, r12
 1ae:	0e 94 a0 02 	call	0x540	; 0x540 <__divmodsi4>
 1b2:	67 2b       	or	r22, r23
 1b4:	68 2b       	or	r22, r24
 1b6:	69 2b       	or	r22, r25
 1b8:	99 f0       	breq	.+38     	; 0x1e0 <is_prime+0x6e>
		return 0;
		counter++;
 1ba:	8f ef       	ldi	r24, 0xFF	; 255
 1bc:	c8 1a       	sub	r12, r24
 1be:	d8 0a       	sbc	r13, r24
 1c0:	e8 0a       	sbc	r14, r24
 1c2:	f8 0a       	sbc	r15, r24
	if(num%2 == 0)
	return 0;
	
	long counter = 3;
	
	while(counter <num){
 1c4:	c8 14       	cp	r12, r8
 1c6:	d9 04       	cpc	r13, r9
 1c8:	ea 04       	cpc	r14, r10
 1ca:	fb 04       	cpc	r15, r11
 1cc:	64 f3       	brlt	.-40     	; 0x1a6 <is_prime+0x34>
		if(num%counter == 0)
		return 0;
		counter++;
	}
	return 1;
 1ce:	81 e0       	ldi	r24, 0x01	; 1
 1d0:	90 e0       	ldi	r25, 0x00	; 0
 1d2:	08 c0       	rjmp	.+16     	; 0x1e4 <is_prime+0x72>
/************************************************************************/

int is_prime(long num){
	
	if (num <= 3)
	return 1;
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	90 e0       	ldi	r25, 0x00	; 0
 1d8:	05 c0       	rjmp	.+10     	; 0x1e4 <is_prime+0x72>
	
	if(num%2 == 0)
	return 0;
 1da:	80 e0       	ldi	r24, 0x00	; 0
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	02 c0       	rjmp	.+4      	; 0x1e4 <is_prime+0x72>
	
	long counter = 3;
	
	while(counter <num){
		if(num%counter == 0)
		return 0;
 1e0:	80 e0       	ldi	r24, 0x00	; 0
 1e2:	90 e0       	ldi	r25, 0x00	; 0
		counter++;
	}
	return 1;
}
 1e4:	ff 90       	pop	r15
 1e6:	ef 90       	pop	r14
 1e8:	df 90       	pop	r13
 1ea:	cf 90       	pop	r12
 1ec:	bf 90       	pop	r11
 1ee:	af 90       	pop	r10
 1f0:	9f 90       	pop	r9
 1f2:	8f 90       	pop	r8
 1f4:	08 95       	ret

000001f6 <printAt_task1>:
	pp = pos+1;
    write_char( num % 10 + '0', pp);
	unlock(&pp_mutex);
}

void printAt_task1(long num, int pos) {
 1f6:	cf 92       	push	r12
 1f8:	df 92       	push	r13
 1fa:	ef 92       	push	r14
 1fc:	ff 92       	push	r15
 1fe:	cf 93       	push	r28
 200:	df 93       	push	r29
 202:	6b 01       	movw	r12, r22
 204:	7c 01       	movw	r14, r24
 206:	ea 01       	movw	r28, r20
	int pp_1 = pos;
    write_char( (num % 100) / 10 + '0', pp_1);
 208:	24 e6       	ldi	r18, 0x64	; 100
 20a:	30 e0       	ldi	r19, 0x00	; 0
 20c:	40 e0       	ldi	r20, 0x00	; 0
 20e:	50 e0       	ldi	r21, 0x00	; 0
 210:	0e 94 a0 02 	call	0x540	; 0x540 <__divmodsi4>
 214:	2a e0       	ldi	r18, 0x0A	; 10
 216:	30 e0       	ldi	r19, 0x00	; 0
 218:	40 e0       	ldi	r20, 0x00	; 0
 21a:	50 e0       	ldi	r21, 0x00	; 0
 21c:	0e 94 a0 02 	call	0x540	; 0x540 <__divmodsi4>
 220:	be 01       	movw	r22, r28
 222:	80 e3       	ldi	r24, 0x30	; 48
 224:	82 0f       	add	r24, r18
 226:	0e 94 7a 00 	call	0xf4	; 0xf4 <write_char>
	for(int i = 0; i <1000; i++);
 22a:	80 e0       	ldi	r24, 0x00	; 0
 22c:	90 e0       	ldi	r25, 0x00	; 0
 22e:	01 c0       	rjmp	.+2      	; 0x232 <__EEPROM_REGION_LENGTH__+0x32>
 230:	01 96       	adiw	r24, 0x01	; 1
 232:	88 3e       	cpi	r24, 0xE8	; 232
 234:	23 e0       	ldi	r18, 0x03	; 3
 236:	92 07       	cpc	r25, r18
 238:	dc f3       	brlt	.-10     	; 0x230 <__EEPROM_REGION_LENGTH__+0x30>
	pp_1 = pos+1;
 23a:	21 96       	adiw	r28, 0x01	; 1
    write_char( num % 10 + '0', pp_1);
 23c:	c7 01       	movw	r24, r14
 23e:	b6 01       	movw	r22, r12
 240:	2a e0       	ldi	r18, 0x0A	; 10
 242:	30 e0       	ldi	r19, 0x00	; 0
 244:	40 e0       	ldi	r20, 0x00	; 0
 246:	50 e0       	ldi	r21, 0x00	; 0
 248:	0e 94 a0 02 	call	0x540	; 0x540 <__divmodsi4>
 24c:	86 2f       	mov	r24, r22
 24e:	be 01       	movw	r22, r28
 250:	80 5d       	subi	r24, 0xD0	; 208
 252:	0e 94 7a 00 	call	0xf4	; 0xf4 <write_char>
}
 256:	df 91       	pop	r29
 258:	cf 91       	pop	r28
 25a:	ff 90       	pop	r15
 25c:	ef 90       	pop	r14
 25e:	df 90       	pop	r13
 260:	cf 90       	pop	r12
 262:	08 95       	ret

00000264 <computePrimes>:

void computePrimes(int pos) {
 264:	ec 01       	movw	r28, r24
    long n;
	
    for(n = 1; ; n++) {
 266:	c1 2c       	mov	r12, r1
 268:	d1 2c       	mov	r13, r1
 26a:	76 01       	movw	r14, r12
 26c:	c3 94       	inc	r12
        if (is_prime((long)n)) {
 26e:	c7 01       	movw	r24, r14
 270:	b6 01       	movw	r22, r12
 272:	0e 94 b9 00 	call	0x172	; 0x172 <is_prime>
 276:	89 2b       	or	r24, r25
 278:	29 f0       	breq	.+10     	; 0x284 <computePrimes+0x20>
			printAt_task1(n,pos);
 27a:	ae 01       	movw	r20, r28
 27c:	c7 01       	movw	r24, r14
 27e:	b6 01       	movw	r22, r12
 280:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <printAt_task1>
}

void computePrimes(int pos) {
    long n;
	
    for(n = 1; ; n++) {
 284:	8f ef       	ldi	r24, 0xFF	; 255
 286:	c8 1a       	sub	r12, r24
 288:	d8 0a       	sbc	r13, r24
 28a:	e8 0a       	sbc	r14, r24
 28c:	f8 0a       	sbc	r15, r24
        if (is_prime((long)n)) {
			printAt_task1(n,pos);
            //printAt(n, pos);
			//yield();
        }
    }
 28e:	ef cf       	rjmp	.-34     	; 0x26e <computePrimes+0xa>

00000290 <main>:
}


int main() {
	init_lcd();
 290:	0e 94 4d 00 	call	0x9a	; 0x9a <init_lcd>
    spawn(computePrimes, 0);
 294:	60 e0       	ldi	r22, 0x00	; 0
 296:	70 e0       	ldi	r23, 0x00	; 0
 298:	82 e3       	ldi	r24, 0x32	; 50
 29a:	91 e0       	ldi	r25, 0x01	; 1
 29c:	0e 94 e6 01 	call	0x3cc	; 0x3cc <spawn>
    computePrimes(3);
 2a0:	83 e0       	ldi	r24, 0x03	; 3
 2a2:	90 e0       	ldi	r25, 0x00	; 0
 2a4:	0e 94 32 01 	call	0x264	; 0x264 <computePrimes>

000002a8 <initialize>:
static void initialize(void) {
	// Setting a pointer to timer 1 reg
	volatile uint16_t * timer = (uint16_t *)0x84;
	
	// Setting power options
	CLKPR = 0x80;
 2a8:	e1 e6       	ldi	r30, 0x61	; 97
 2aa:	f0 e0       	ldi	r31, 0x00	; 0
 2ac:	80 e8       	ldi	r24, 0x80	; 128
 2ae:	80 83       	st	Z, r24
	CLKPR = 0X00;
 2b0:	10 82       	st	Z, r1
	
	// Setting the pre-scaling factor to 256
	TCCR1B = TCCR1B|TIMER_SCALING_1024;
 2b2:	e1 e8       	ldi	r30, 0x81	; 129
 2b4:	f0 e0       	ldi	r31, 0x00	; 0
 2b6:	80 81       	ld	r24, Z
 2b8:	85 60       	ori	r24, 0x05	; 5
 2ba:	80 83       	st	Z, r24
	
	// Setting the pull up
	PORTB = PORTB|(1<<7);
 2bc:	85 b1       	in	r24, 0x05	; 5
 2be:	80 68       	ori	r24, 0x80	; 128
 2c0:	85 b9       	out	0x05, r24	; 5
	
	// Enabling interrupts
	MCUSR = MCUSR|1<<7;
 2c2:	84 b7       	in	r24, 0x34	; 52
 2c4:	80 68       	ori	r24, 0x80	; 128
 2c6:	84 bf       	out	0x34, r24	; 52
	EICRA = EICRA|3;
 2c8:	e9 e6       	ldi	r30, 0x69	; 105
 2ca:	f0 e0       	ldi	r31, 0x00	; 0
 2cc:	80 81       	ld	r24, Z
 2ce:	83 60       	ori	r24, 0x03	; 3
 2d0:	80 83       	st	Z, r24
	EIMSK = EIMSK | 1<<7|1;
 2d2:	8d b3       	in	r24, 0x1d	; 29
 2d4:	81 68       	ori	r24, 0x81	; 129
 2d6:	8d bb       	out	0x1d, r24	; 29
	PCMSK1 = PCMSK1|1<<7;
 2d8:	ec e6       	ldi	r30, 0x6C	; 108
 2da:	f0 e0       	ldi	r31, 0x00	; 0
 2dc:	80 81       	ld	r24, Z
 2de:	80 68       	ori	r24, 0x80	; 128
 2e0:	80 83       	st	Z, r24
	//TIMSK1 = TIMSK1|2;
	
	
	
	uint16_t * target_time = (uint16_t *)0x88;
	*target_time = 391;						// Approximate form of 50ms in clock cycles * 1024
 2e2:	87 e8       	ldi	r24, 0x87	; 135
 2e4:	91 e0       	ldi	r25, 0x01	; 1
 2e6:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7fc089>
 2ea:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7fc088>
	
	
	ENABLE();
 2ee:	78 94       	sei
    int i;
    for (i=0; i<NTHREADS-1; i++)
 2f0:	80 e0       	ldi	r24, 0x00	; 0
 2f2:	90 e0       	ldi	r25, 0x00	; 0
 2f4:	15 c0       	rjmp	.+42     	; 0x320 <initialize+0x78>
        threads[i].next = &threads[i+1];
 2f6:	ac 01       	movw	r20, r24
 2f8:	4f 5f       	subi	r20, 0xFF	; 255
 2fa:	5f 4f       	sbci	r21, 0xFF	; 255
 2fc:	6d e6       	ldi	r22, 0x6D	; 109
 2fe:	64 9f       	mul	r22, r20
 300:	90 01       	movw	r18, r0
 302:	65 9f       	mul	r22, r21
 304:	30 0d       	add	r19, r0
 306:	11 24       	eor	r1, r1
 308:	23 56       	subi	r18, 0x63	; 99
 30a:	3e 4f       	sbci	r19, 0xFE	; 254
 30c:	68 9f       	mul	r22, r24
 30e:	f0 01       	movw	r30, r0
 310:	69 9f       	mul	r22, r25
 312:	f0 0d       	add	r31, r0
 314:	11 24       	eor	r1, r1
 316:	e3 56       	subi	r30, 0x63	; 99
 318:	fe 4f       	sbci	r31, 0xFE	; 254
 31a:	35 83       	std	Z+5, r19	; 0x05
 31c:	24 83       	std	Z+4, r18	; 0x04
	*target_time = 391;						// Approximate form of 50ms in clock cycles * 1024
	
	
	ENABLE();
    int i;
    for (i=0; i<NTHREADS-1; i++)
 31e:	ca 01       	movw	r24, r20
 320:	83 30       	cpi	r24, 0x03	; 3
 322:	91 05       	cpc	r25, r1
 324:	44 f3       	brlt	.-48     	; 0x2f6 <initialize+0x4e>
        threads[i].next = &threads[i+1];
    threads[NTHREADS-1].next = NULL;
 326:	10 92 e9 02 	sts	0x02E9, r1	; 0x8002e9 <threads+0x14c>
 32a:	10 92 e8 02 	sts	0x02E8, r1	; 0x8002e8 <threads+0x14b>

	// reseting timer
	*timer = 0;
 32e:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7fc085>
 332:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7fc084>

    initialized = 1;
 336:	81 e0       	ldi	r24, 0x01	; 1
 338:	90 e0       	ldi	r25, 0x00	; 0
 33a:	90 93 2d 01 	sts	0x012D, r25	; 0x80012d <__data_end+0x1>
 33e:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <__data_end>
 342:	08 95       	ret

00000344 <enqueue>:
}

static void enqueue(thread p, thread *queue) {
    p->next = NULL;
 344:	dc 01       	movw	r26, r24
 346:	15 96       	adiw	r26, 0x05	; 5
 348:	1c 92       	st	X, r1
 34a:	1e 92       	st	-X, r1
 34c:	14 97       	sbiw	r26, 0x04	; 4
    if (*queue == NULL) {
 34e:	db 01       	movw	r26, r22
 350:	ed 91       	ld	r30, X+
 352:	fc 91       	ld	r31, X
 354:	11 97       	sbiw	r26, 0x01	; 1
 356:	30 97       	sbiw	r30, 0x00	; 0
 358:	21 f4       	brne	.+8      	; 0x362 <enqueue+0x1e>
        *queue = p;
 35a:	8d 93       	st	X+, r24
 35c:	9c 93       	st	X, r25
 35e:	08 95       	ret
    } else {
        thread q = *queue;
        while (q->next)
            q = q->next;
 360:	f9 01       	movw	r30, r18
    p->next = NULL;
    if (*queue == NULL) {
        *queue = p;
    } else {
        thread q = *queue;
        while (q->next)
 362:	24 81       	ldd	r18, Z+4	; 0x04
 364:	35 81       	ldd	r19, Z+5	; 0x05
 366:	21 15       	cp	r18, r1
 368:	31 05       	cpc	r19, r1
 36a:	d1 f7       	brne	.-12     	; 0x360 <enqueue+0x1c>
            q = q->next;
        q->next = p;
 36c:	95 83       	std	Z+5, r25	; 0x05
 36e:	84 83       	std	Z+4, r24	; 0x04
 370:	08 95       	ret

00000372 <dequeue>:
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 372:	dc 01       	movw	r26, r24
 374:	ed 91       	ld	r30, X+
 376:	fc 91       	ld	r31, X
 378:	11 97       	sbiw	r26, 0x01	; 1
    if (*queue) {
 37a:	30 97       	sbiw	r30, 0x00	; 0
 37c:	09 f4       	brne	.+2      	; 0x380 <dequeue+0xe>
 37e:	ff cf       	rjmp	.-2      	; 0x37e <dequeue+0xc>
        *queue = (*queue)->next;
 380:	24 81       	ldd	r18, Z+4	; 0x04
 382:	35 81       	ldd	r19, Z+5	; 0x05
 384:	2d 93       	st	X+, r18
 386:	3c 93       	st	X, r19
    } else {
        // Empty queue, kernel panic!!!
        while (1) ;  // not much else to do...
    }
    return p;
}
 388:	cf 01       	movw	r24, r30
 38a:	08 95       	ret

0000038c <dispatch>:

static void dispatch(thread next) {
 38c:	cf 93       	push	r28
 38e:	df 93       	push	r29
 390:	00 d0       	rcall	.+0      	; 0x392 <dispatch+0x6>
 392:	cd b7       	in	r28, 0x3d	; 61
 394:	de b7       	in	r29, 0x3e	; 62
 396:	9a 83       	std	Y+2, r25	; 0x02
 398:	89 83       	std	Y+1, r24	; 0x01
    if (setjmp(current->context) == 0) {
 39a:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <current>
 39e:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <current+0x1>
 3a2:	06 96       	adiw	r24, 0x06	; 6
 3a4:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <setjmp>
 3a8:	89 2b       	or	r24, r25
 3aa:	59 f4       	brne	.+22     	; 0x3c2 <dispatch+0x36>
        current = next;
 3ac:	89 81       	ldd	r24, Y+1	; 0x01
 3ae:	9a 81       	ldd	r25, Y+2	; 0x02
 3b0:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <current+0x1>
 3b4:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <current>
        longjmp(next->context,1);
 3b8:	61 e0       	ldi	r22, 0x01	; 1
 3ba:	70 e0       	ldi	r23, 0x00	; 0
 3bc:	06 96       	adiw	r24, 0x06	; 6
 3be:	0e 94 01 03 	call	0x602	; 0x602 <longjmp>
    }
}
 3c2:	0f 90       	pop	r0
 3c4:	0f 90       	pop	r0
 3c6:	df 91       	pop	r29
 3c8:	cf 91       	pop	r28
 3ca:	08 95       	ret

000003cc <spawn>:

void spawn(void (* function)(int), int arg) {
 3cc:	ef 92       	push	r14
 3ce:	ff 92       	push	r15
 3d0:	0f 93       	push	r16
 3d2:	1f 93       	push	r17
 3d4:	cf 93       	push	r28
 3d6:	df 93       	push	r29
 3d8:	00 d0       	rcall	.+0      	; 0x3da <spawn+0xe>
 3da:	cd b7       	in	r28, 0x3d	; 61
 3dc:	de b7       	in	r29, 0x3e	; 62
 3de:	7c 01       	movw	r14, r24
 3e0:	8b 01       	movw	r16, r22
    thread newp;

    DISABLE();
 3e2:	f8 94       	cli
    if (!initialized) initialize();
 3e4:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <__data_end>
 3e8:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <__data_end+0x1>
 3ec:	89 2b       	or	r24, r25
 3ee:	11 f4       	brne	.+4      	; 0x3f4 <spawn+0x28>
 3f0:	0e 94 54 01 	call	0x2a8	; 0x2a8 <initialize>

    newp = dequeue(&freeQ);
 3f4:	8a e2       	ldi	r24, 0x2A	; 42
 3f6:	91 e0       	ldi	r25, 0x01	; 1
 3f8:	0e 94 b9 01 	call	0x372	; 0x372 <dequeue>
 3fc:	9a 83       	std	Y+2, r25	; 0x02
 3fe:	89 83       	std	Y+1, r24	; 0x01
    newp->function = function;
 400:	fc 01       	movw	r30, r24
 402:	f1 82       	std	Z+1, r15	; 0x01
 404:	e0 82       	st	Z, r14
    newp->arg = arg;
 406:	13 83       	std	Z+3, r17	; 0x03
 408:	02 83       	std	Z+2, r16	; 0x02
    newp->next = NULL;
 40a:	15 82       	std	Z+5, r1	; 0x05
 40c:	14 82       	std	Z+4, r1	; 0x04
    if (setjmp(newp->context) == 1) {
 40e:	06 96       	adiw	r24, 0x06	; 6
 410:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <setjmp>
 414:	01 97       	sbiw	r24, 0x01	; 1
 416:	e1 f4       	brne	.+56     	; 0x450 <__DATA_REGION_LENGTH__+0x50>
        ENABLE();
 418:	78 94       	sei
        current->function(current->arg);
 41a:	a0 91 28 01 	lds	r26, 0x0128	; 0x800128 <current>
 41e:	b0 91 29 01 	lds	r27, 0x0129	; 0x800129 <current+0x1>
 422:	ed 91       	ld	r30, X+
 424:	fc 91       	ld	r31, X
 426:	11 97       	sbiw	r26, 0x01	; 1
 428:	12 96       	adiw	r26, 0x02	; 2
 42a:	8d 91       	ld	r24, X+
 42c:	9c 91       	ld	r25, X
 42e:	13 97       	sbiw	r26, 0x03	; 3
 430:	09 95       	icall
        DISABLE();
 432:	f8 94       	cli
        enqueue(current, &freeQ);
 434:	6a e2       	ldi	r22, 0x2A	; 42
 436:	71 e0       	ldi	r23, 0x01	; 1
 438:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <current>
 43c:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <current+0x1>
 440:	0e 94 a2 01 	call	0x344	; 0x344 <enqueue>
        dispatch(dequeue(&readyQ));
 444:	8e e2       	ldi	r24, 0x2E	; 46
 446:	91 e0       	ldi	r25, 0x01	; 1
 448:	0e 94 b9 01 	call	0x372	; 0x372 <dequeue>
 44c:	0e 94 c6 01 	call	0x38c	; 0x38c <dispatch>
    }
    SETSTACK(&newp->context, &newp->stack);
 450:	e9 81       	ldd	r30, Y+1	; 0x01
 452:	fa 81       	ldd	r31, Y+2	; 0x02
 454:	36 96       	adiw	r30, 0x06	; 6
 456:	89 81       	ldd	r24, Y+1	; 0x01
 458:	9a 81       	ldd	r25, Y+2	; 0x02
 45a:	87 59       	subi	r24, 0x97	; 151
 45c:	9f 4f       	sbci	r25, 0xFF	; 255
 45e:	91 8b       	std	Z+17, r25	; 0x11
 460:	80 8b       	std	Z+16, r24	; 0x10
 462:	e9 81       	ldd	r30, Y+1	; 0x01
 464:	fa 81       	ldd	r31, Y+2	; 0x02
 466:	91 8f       	std	Z+25, r25	; 0x19
 468:	80 8f       	std	Z+24, r24	; 0x18

    enqueue(newp, &readyQ);
 46a:	6e e2       	ldi	r22, 0x2E	; 46
 46c:	71 e0       	ldi	r23, 0x01	; 1
 46e:	cf 01       	movw	r24, r30
 470:	0e 94 a2 01 	call	0x344	; 0x344 <enqueue>
    ENABLE();
 474:	78 94       	sei
}
 476:	0f 90       	pop	r0
 478:	0f 90       	pop	r0
 47a:	df 91       	pop	r29
 47c:	cf 91       	pop	r28
 47e:	1f 91       	pop	r17
 480:	0f 91       	pop	r16
 482:	ff 90       	pop	r15
 484:	ef 90       	pop	r14
 486:	08 95       	ret

00000488 <yield>:

void yield(void) {
	// Pluck the first thread from the queue
	// Enqueue the thread that was plucked
	enqueue(current,&readyQ);
 488:	6e e2       	ldi	r22, 0x2E	; 46
 48a:	71 e0       	ldi	r23, 0x01	; 1
 48c:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <current>
 490:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <current+0x1>
 494:	0e 94 a2 01 	call	0x344	; 0x344 <enqueue>
	// Dequeue and execute next thread
	dispatch(dequeue(&readyQ));
 498:	8e e2       	ldi	r24, 0x2E	; 46
 49a:	91 e0       	ldi	r25, 0x01	; 1
 49c:	0e 94 b9 01 	call	0x372	; 0x372 <dequeue>
 4a0:	0e 94 c6 01 	call	0x38c	; 0x38c <dispatch>
 4a4:	08 95       	ret

000004a6 <__vector_3>:
}


ISR(PCINT1_vect) {
 4a6:	1f 92       	push	r1
 4a8:	0f 92       	push	r0
 4aa:	0f b6       	in	r0, 0x3f	; 63
 4ac:	0f 92       	push	r0
 4ae:	11 24       	eor	r1, r1
 4b0:	2f 93       	push	r18
 4b2:	3f 93       	push	r19
 4b4:	4f 93       	push	r20
 4b6:	5f 93       	push	r21
 4b8:	6f 93       	push	r22
 4ba:	7f 93       	push	r23
 4bc:	8f 93       	push	r24
 4be:	9f 93       	push	r25
 4c0:	af 93       	push	r26
 4c2:	bf 93       	push	r27
 4c4:	ef 93       	push	r30
 4c6:	ff 93       	push	r31
	// Yield only on press, not release
	if(0==(PINB&(1<<7))>>7)
 4c8:	1f 9b       	sbis	0x03, 7	; 3
		yield();	
 4ca:	0e 94 44 02 	call	0x488	; 0x488 <yield>
}
 4ce:	ff 91       	pop	r31
 4d0:	ef 91       	pop	r30
 4d2:	bf 91       	pop	r27
 4d4:	af 91       	pop	r26
 4d6:	9f 91       	pop	r25
 4d8:	8f 91       	pop	r24
 4da:	7f 91       	pop	r23
 4dc:	6f 91       	pop	r22
 4de:	5f 91       	pop	r21
 4e0:	4f 91       	pop	r20
 4e2:	3f 91       	pop	r19
 4e4:	2f 91       	pop	r18
 4e6:	0f 90       	pop	r0
 4e8:	0f be       	out	0x3f, r0	; 63
 4ea:	0f 90       	pop	r0
 4ec:	1f 90       	pop	r1
 4ee:	18 95       	reti

000004f0 <__vector_7>:

ISR(TIMER1_COMPA_vect){
 4f0:	1f 92       	push	r1
 4f2:	0f 92       	push	r0
 4f4:	0f b6       	in	r0, 0x3f	; 63
 4f6:	0f 92       	push	r0
 4f8:	11 24       	eor	r1, r1
 4fa:	2f 93       	push	r18
 4fc:	3f 93       	push	r19
 4fe:	4f 93       	push	r20
 500:	5f 93       	push	r21
 502:	6f 93       	push	r22
 504:	7f 93       	push	r23
 506:	8f 93       	push	r24
 508:	9f 93       	push	r25
 50a:	af 93       	push	r26
 50c:	bf 93       	push	r27
 50e:	ef 93       	push	r30
 510:	ff 93       	push	r31
	volatile uint16_t * timer = (uint16_t *)0x84;
	*timer = 0;
 512:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7fc085>
 516:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7fc084>
	yield();
 51a:	0e 94 44 02 	call	0x488	; 0x488 <yield>
}
 51e:	ff 91       	pop	r31
 520:	ef 91       	pop	r30
 522:	bf 91       	pop	r27
 524:	af 91       	pop	r26
 526:	9f 91       	pop	r25
 528:	8f 91       	pop	r24
 52a:	7f 91       	pop	r23
 52c:	6f 91       	pop	r22
 52e:	5f 91       	pop	r21
 530:	4f 91       	pop	r20
 532:	3f 91       	pop	r19
 534:	2f 91       	pop	r18
 536:	0f 90       	pop	r0
 538:	0f be       	out	0x3f, r0	; 63
 53a:	0f 90       	pop	r0
 53c:	1f 90       	pop	r1
 53e:	18 95       	reti

00000540 <__divmodsi4>:
 540:	05 2e       	mov	r0, r21
 542:	97 fb       	bst	r25, 7
 544:	1e f4       	brtc	.+6      	; 0x54c <__divmodsi4+0xc>
 546:	00 94       	com	r0
 548:	0e 94 b7 02 	call	0x56e	; 0x56e <__negsi2>
 54c:	57 fd       	sbrc	r21, 7
 54e:	07 d0       	rcall	.+14     	; 0x55e <__divmodsi4_neg2>
 550:	0e 94 bf 02 	call	0x57e	; 0x57e <__udivmodsi4>
 554:	07 fc       	sbrc	r0, 7
 556:	03 d0       	rcall	.+6      	; 0x55e <__divmodsi4_neg2>
 558:	4e f4       	brtc	.+18     	; 0x56c <__divmodsi4_exit>
 55a:	0c 94 b7 02 	jmp	0x56e	; 0x56e <__negsi2>

0000055e <__divmodsi4_neg2>:
 55e:	50 95       	com	r21
 560:	40 95       	com	r20
 562:	30 95       	com	r19
 564:	21 95       	neg	r18
 566:	3f 4f       	sbci	r19, 0xFF	; 255
 568:	4f 4f       	sbci	r20, 0xFF	; 255
 56a:	5f 4f       	sbci	r21, 0xFF	; 255

0000056c <__divmodsi4_exit>:
 56c:	08 95       	ret

0000056e <__negsi2>:
 56e:	90 95       	com	r25
 570:	80 95       	com	r24
 572:	70 95       	com	r23
 574:	61 95       	neg	r22
 576:	7f 4f       	sbci	r23, 0xFF	; 255
 578:	8f 4f       	sbci	r24, 0xFF	; 255
 57a:	9f 4f       	sbci	r25, 0xFF	; 255
 57c:	08 95       	ret

0000057e <__udivmodsi4>:
 57e:	a1 e2       	ldi	r26, 0x21	; 33
 580:	1a 2e       	mov	r1, r26
 582:	aa 1b       	sub	r26, r26
 584:	bb 1b       	sub	r27, r27
 586:	fd 01       	movw	r30, r26
 588:	0d c0       	rjmp	.+26     	; 0x5a4 <__udivmodsi4_ep>

0000058a <__udivmodsi4_loop>:
 58a:	aa 1f       	adc	r26, r26
 58c:	bb 1f       	adc	r27, r27
 58e:	ee 1f       	adc	r30, r30
 590:	ff 1f       	adc	r31, r31
 592:	a2 17       	cp	r26, r18
 594:	b3 07       	cpc	r27, r19
 596:	e4 07       	cpc	r30, r20
 598:	f5 07       	cpc	r31, r21
 59a:	20 f0       	brcs	.+8      	; 0x5a4 <__udivmodsi4_ep>
 59c:	a2 1b       	sub	r26, r18
 59e:	b3 0b       	sbc	r27, r19
 5a0:	e4 0b       	sbc	r30, r20
 5a2:	f5 0b       	sbc	r31, r21

000005a4 <__udivmodsi4_ep>:
 5a4:	66 1f       	adc	r22, r22
 5a6:	77 1f       	adc	r23, r23
 5a8:	88 1f       	adc	r24, r24
 5aa:	99 1f       	adc	r25, r25
 5ac:	1a 94       	dec	r1
 5ae:	69 f7       	brne	.-38     	; 0x58a <__udivmodsi4_loop>
 5b0:	60 95       	com	r22
 5b2:	70 95       	com	r23
 5b4:	80 95       	com	r24
 5b6:	90 95       	com	r25
 5b8:	9b 01       	movw	r18, r22
 5ba:	ac 01       	movw	r20, r24
 5bc:	bd 01       	movw	r22, r26
 5be:	cf 01       	movw	r24, r30
 5c0:	08 95       	ret

000005c2 <setjmp>:
 5c2:	dc 01       	movw	r26, r24
 5c4:	2d 92       	st	X+, r2
 5c6:	3d 92       	st	X+, r3
 5c8:	4d 92       	st	X+, r4
 5ca:	5d 92       	st	X+, r5
 5cc:	6d 92       	st	X+, r6
 5ce:	7d 92       	st	X+, r7
 5d0:	8d 92       	st	X+, r8
 5d2:	9d 92       	st	X+, r9
 5d4:	ad 92       	st	X+, r10
 5d6:	bd 92       	st	X+, r11
 5d8:	cd 92       	st	X+, r12
 5da:	dd 92       	st	X+, r13
 5dc:	ed 92       	st	X+, r14
 5de:	fd 92       	st	X+, r15
 5e0:	0d 93       	st	X+, r16
 5e2:	1d 93       	st	X+, r17
 5e4:	cd 93       	st	X+, r28
 5e6:	dd 93       	st	X+, r29
 5e8:	ff 91       	pop	r31
 5ea:	ef 91       	pop	r30
 5ec:	8d b7       	in	r24, 0x3d	; 61
 5ee:	8d 93       	st	X+, r24
 5f0:	8e b7       	in	r24, 0x3e	; 62
 5f2:	8d 93       	st	X+, r24
 5f4:	8f b7       	in	r24, 0x3f	; 63
 5f6:	8d 93       	st	X+, r24
 5f8:	ed 93       	st	X+, r30
 5fa:	fd 93       	st	X+, r31
 5fc:	88 27       	eor	r24, r24
 5fe:	99 27       	eor	r25, r25
 600:	09 94       	ijmp

00000602 <longjmp>:
 602:	dc 01       	movw	r26, r24
 604:	cb 01       	movw	r24, r22
 606:	81 30       	cpi	r24, 0x01	; 1
 608:	91 05       	cpc	r25, r1
 60a:	81 1d       	adc	r24, r1
 60c:	2d 90       	ld	r2, X+
 60e:	3d 90       	ld	r3, X+
 610:	4d 90       	ld	r4, X+
 612:	5d 90       	ld	r5, X+
 614:	6d 90       	ld	r6, X+
 616:	7d 90       	ld	r7, X+
 618:	8d 90       	ld	r8, X+
 61a:	9d 90       	ld	r9, X+
 61c:	ad 90       	ld	r10, X+
 61e:	bd 90       	ld	r11, X+
 620:	cd 90       	ld	r12, X+
 622:	dd 90       	ld	r13, X+
 624:	ed 90       	ld	r14, X+
 626:	fd 90       	ld	r15, X+
 628:	0d 91       	ld	r16, X+
 62a:	1d 91       	ld	r17, X+
 62c:	cd 91       	ld	r28, X+
 62e:	dd 91       	ld	r29, X+
 630:	ed 91       	ld	r30, X+
 632:	fd 91       	ld	r31, X+
 634:	0d 90       	ld	r0, X+
 636:	f8 94       	cli
 638:	fe bf       	out	0x3e, r31	; 62
 63a:	0f be       	out	0x3f, r0	; 63
 63c:	ed bf       	out	0x3d, r30	; 61
 63e:	ed 91       	ld	r30, X+
 640:	fd 91       	ld	r31, X+
 642:	09 94       	ijmp

00000644 <_exit>:
 644:	f8 94       	cli

00000646 <__stop_program>:
 646:	ff cf       	rjmp	.-2      	; 0x646 <__stop_program>
