#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0000000000737ec0 .scope module, "ALU" "ALU" 2 10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /INPUT 5 "f"
    .port_info 4 /OUTPUT 32 "s"
    .port_info 5 /OUTPUT 1 "co"
o0000000001f60088 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000812cc0_0 .net "a", 31 0, o0000000001f60088;  0 drivers
o0000000001f600b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000812d60_0 .net "b", 31 0, o0000000001f600b8;  0 drivers
o0000000001f600e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000812e00_0 .net "ci", 0 0, o0000000001f600e8;  0 drivers
v0000000000812ea0_0 .var "co", 0 0;
o0000000001f60148 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000000812f40_0 .net "f", 4 0, o0000000001f60148;  0 drivers
v0000000000812fe0_0 .var "s", 31 0;
E_000000000080ea00 .event edge, v0000000000812f40_0, v0000000000812e00_0, v0000000000812d60_0, v0000000000812cc0_0;
S_0000000000738040 .scope module, "L2_Cache" "L2_Cache" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "next"
o0000000001f602c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000813080_0 .net "next", 0 0, o0000000001f602c8;  0 drivers
E_000000000080df80 .event edge, v0000000000813080_0;
S_00000000007dab30 .scope module, "SubCore" "SubCore" 4 81;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "mem_addr"
    .port_info 2 /INOUT 8 "mem_data"
    .port_info 3 /OUTPUT 1 "mrd"
    .port_info 4 /OUTPUT 1 "mwr"
o0000000001f603e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008148e0_0 .net "clk", 0 0, o0000000001f603e8;  0 drivers
o0000000001f60ad8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000814980_0 .net "mem_addr", 7 0, o0000000001f60ad8;  0 drivers
o0000000001f60b08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000837100_0 .net "mem_data", 7 0, o0000000001f60b08;  0 drivers
o0000000001f60b38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008371a0_0 .net "mrd", 0 0, o0000000001f60b38;  0 drivers
o0000000001f60b68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000837240_0 .net "mwr", 0 0, o0000000001f60b68;  0 drivers
v00000000008372e0_0 .net "uc_eos", 0 0, L_0000000000837560;  1 drivers
v0000000000837380_0 .var "uc_opcode", 5 0;
v0000000000837420_0 .var "uc_sos", 0 0;
v00000000008374c0_0 .net "uop", 32 0, v0000000000813bc0_0;  1 drivers
S_00000000007dacb0 .scope module, "l1_dcache" "L1_DCache" 4 148, 5 4 0, S_00000000007dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "next"
o0000000001f60328 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000813120_0 .net "next", 0 0, o0000000001f60328;  0 drivers
E_00000000008180e0 .event edge, v0000000000813120_0;
S_00000000007bccc0 .scope module, "l1_icache" "L1_ICache" 4 91, 6 3 0, S_00000000007dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "next"
o0000000001f60388 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008131c0_0 .net "next", 0 0, o0000000001f60388;  0 drivers
E_0000000000818120 .event edge, v00000000008131c0_0;
S_00000000007bce40 .scope module, "registers" "RegFile" 4 136, 7 10 0, S_00000000007dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "next"
v0000000000813260_0 .net "next", 0 0, o0000000001f603e8;  alias, 0 drivers
S_00000000007db730 .scope module, "stage1_prefetch" "Stage_PreFetch" 4 103, 8 26 0, S_00000000007dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "next"
v0000000000813300_0 .net "next", 0 0, o0000000001f603e8;  alias, 0 drivers
E_0000000000818160 .event edge, v0000000000813260_0;
S_00000000007db8b0 .scope module, "stage2_predecode" "Stage_PreDecode" 4 113, 9 10 0, S_00000000007dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "next"
v00000000008133a0_0 .net "next", 0 0, o0000000001f603e8;  alias, 0 drivers
S_00000000007386a0 .scope module, "stage3_microcode" "Microcode" 4 132, 10 3 0, S_00000000007dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 33 "ctrl"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /OUTPUT 1 "eos"
    .port_info 4 /INPUT 1 "sos"
P_00000000007c67d0 .param/l "CTRL_DEPTH_ENC" 1 10 5, +C4<000000000000000000000000000000111>;
P_00000000007c6808 .param/l "SEGMENT_MAXCOUNT_ENC" 1 10 6, +C4<000000000000000000000000000000111>;
v0000000000813940 .array "call_stack", 255 0, 7 0;
v00000000008139e0_0 .net "clk", 0 0, o0000000001f603e8;  alias, 0 drivers
v0000000000813a80 .array "code", 200 0, 65 0;
v0000000000813b20_0 .var "code_ip", 7 0;
v0000000000813bc0_0 .var "ctrl", 32 0;
v0000000000813c60_0 .net "eos", 0 0, L_0000000000837560;  alias, 1 drivers
v0000000000813d00_0 .var "flag_jmp", 0 0;
v0000000000813da0_0 .var "flag_jmp_addr", 7 0;
v0000000000813e40_0 .var "func_fmt", 31 0;
v0000000000813ee0_0 .var/i "i", 31 0;
v0000000000813f80_0 .var "instruction_type", 1 0;
v0000000000814020 .array "int_seg_start", 199 0, 7 0;
v00000000008140c0_0 .var/i "int_segment_counter", 31 0;
v0000000000814160_0 .var/i "microinstr_ctr", 31 0;
v0000000000814200_0 .var "microunit_init", 0 0;
v00000000008142a0_0 .var "microunit_running", 0 0;
v0000000000814340_0 .net "opcode", 5 0, v0000000000837380_0;  1 drivers
v00000000008143e0 .array "seg_start", 199 0, 7 0;
v0000000000814480_0 .var/i "segment_counter", 31 0;
v0000000000814520_0 .net "sos", 0 0, v0000000000837420_0;  1 drivers
v00000000008145c0_0 .var "stack_ptr", 7 0;
v0000000000814660_0 .var "zero", 0 0;
E_00000000008181a0/0 .event edge, v0000000000814340_0, v0000000000813c60_0, v0000000000813da0_0, v0000000000813d00_0;
E_00000000008181a0/1 .event edge, v0000000000814200_0, v0000000000813b20_0, v0000000000814520_0, v0000000000813260_0;
E_00000000008181a0 .event/or E_00000000008181a0/0, E_00000000008181a0/1;
L_0000000000837560 .part v0000000000813bc0_0, 32, 1;
S_0000000000738820 .scope task, "check_microcode_running" "check_microcode_running" 10 122, 10 122 0, S_00000000007386a0;
 .timescale 0 0;
TD_SubCore.stage3_microcode.check_microcode_running ;
    %load/vec4 v0000000000814340_0;
    %cmpi/e 63, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v00000000008142a0_0, 0, 1;
    %end;
S_00000000007bc260 .scope task, "exec_microinstruction" "exec_microinstruction" 10 63, 10 63 0, S_00000000007386a0;
 .timescale 0 0;
v0000000000813440_0 .var "address", 7 0;
TD_SubCore.stage3_microcode.exec_microinstruction ;
    %load/vec4 v0000000000813440_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000000000813a80, 4;
    %parti/s 2, 33, 7;
    %store/vec4 v0000000000813f80_0, 0, 2;
    %load/vec4 v0000000000813440_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000000000813a80, 4;
    %parti/s 31, 35, 7;
    %pad/u 32;
    %store/vec4 v0000000000813e40_0, 0, 32;
    %load/vec4 v0000000000813e40_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.2 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000000000813e40_0;
    %parti/s 27, 0, 2;
    %ix/vec4 4;
    %load/vec4a v00000000008143e0, 4;
    %store/vec4 v00000000008138a0_0, 0, 8;
    %fork TD_SubCore.stage3_microcode.schedule_jmp, S_0000000001fa1890;
    %join;
    %load/vec4 v0000000000813440_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000000813800_0, 0, 8;
    %fork TD_SubCore.stage3_microcode.push_stack, S_00000000007bd7a0;
    %join;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000000000813e40_0;
    %parti/s 27, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000000000814020, 4;
    %store/vec4 v00000000008138a0_0, 0, 8;
    %fork TD_SubCore.stage3_microcode.schedule_jmp, S_0000000001fa1890;
    %join;
    %load/vec4 v0000000000813440_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000000813800_0, 0, 8;
    %fork TD_SubCore.stage3_microcode.push_stack, S_00000000007bd7a0;
    %join;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %load/vec4 v0000000000813440_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000000000813a80, 4;
    %parti/s 33, 0, 2;
    %store/vec4 v0000000000813bc0_0, 0, 33;
    %end;
S_00000000007bc3e0 .scope task, "microinstr" "microinstr" 10 126, 10 126 0, S_00000000007386a0;
 .timescale 0 0;
v00000000008134e0_0 .var "control", 31 0;
v0000000000813580_0 .var "func", 31 0;
v0000000000813620_0 .var/i "is_eos", 31 0;
v00000000008136c0_0 .var/i "is_sos", 31 0;
v0000000000813760_0 .var "seg_type", 1 0;
TD_SubCore.stage3_microcode.microinstr ;
    %load/vec4 v00000000008136c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0000000000813760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0000000000814160_0;
    %pad/s 8;
    %ix/getv/s 4, v0000000000814480_0;
    %store/vec4a v00000000008143e0, 4, 0;
    %load/vec4 v0000000000814480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000814480_0, 0, 32;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000000000813760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0000000000814160_0;
    %pad/s 8;
    %ix/getv/s 4, v00000000008140c0_0;
    %store/vec4a v0000000000814020, 4, 0;
    %load/vec4 v00000000008140c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008140c0_0, 0, 32;
T_2.10 ;
T_2.9 ;
T_2.6 ;
    %load/vec4 v0000000000813580_0;
    %load/vec4 v0000000000813760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000813620_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000008134e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 66;
    %ix/getv/s 4, v0000000000814160_0;
    %store/vec4a v0000000000813a80, 4, 0;
    %load/vec4 v0000000000814160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000814160_0, 0, 32;
    %end;
S_00000000007bd620 .scope task, "pop_stack" "pop_stack" 10 56, 10 56 0, S_00000000007386a0;
 .timescale 0 0;
TD_SubCore.stage3_microcode.pop_stack ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000008145c0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_3.14, 5;
    %load/vec4 v00000000008145c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 8;
    %store/vec4 v00000000008145c0_0, 0, 8;
    %load/vec4 v00000000008145c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000000813940, 4;
    %store/vec4 v00000000008138a0_0, 0, 8;
    %fork TD_SubCore.stage3_microcode.schedule_jmp, S_0000000001fa1890;
    %join;
T_3.14 ;
    %end;
S_00000000007bd7a0 .scope task, "push_stack" "push_stack" 10 49, 10 49 0, S_00000000007386a0;
 .timescale 0 0;
v0000000000813800_0 .var "address", 7 0;
TD_SubCore.stage3_microcode.push_stack ;
    %load/vec4 v0000000000813800_0;
    %load/vec4 v00000000008145c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000000000813940, 4, 0;
    %load/vec4 v00000000008145c0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000000008145c0_0, 0, 8;
    %end;
S_0000000001fa1890 .scope task, "schedule_jmp" "schedule_jmp" 10 42, 10 42 0, S_00000000007386a0;
 .timescale 0 0;
v00000000008138a0_0 .var "new_addr", 7 0;
TD_SubCore.stage3_microcode.schedule_jmp ;
    %load/vec4 v00000000008138a0_0;
    %store/vec4 v0000000000813da0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000813d00_0, 0, 1;
    %end;
S_0000000001fa1a10 .scope module, "stage6_execute" "Execution_Stage" 4 142, 11 11 0, S_00000000007dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "next"
v00000000008147a0_0 .net "next", 0 0, o0000000001f603e8;  alias, 0 drivers
S_0000000000835100 .scope module, "integer_unit" "Integer_Unit" 11 13, 2 46 0, S_0000000001fa1a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "next"
v0000000000814700_0 .net "next", 0 0, o0000000001f603e8;  alias, 0 drivers
S_0000000000835280 .scope module, "stage7_memory_access" "Memory_Access_Stage" 4 145, 12 10 0, S_00000000007dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "next"
v0000000000814840_0 .net "next", 0 0, o0000000001f603e8;  alias, 0 drivers
    .scope S_0000000000737ec0;
T_6 ;
    %wait E_000000000080ea00;
    %load/vec4 v0000000000812f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %jmp T_6.23;
T_6.0 ;
    %load/vec4 v0000000000812fe0_0;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.1 ;
    %load/vec4 v0000000000812cc0_0;
    %load/vec4 v0000000000812d60_0;
    %add;
    %load/vec4 v0000000000812e00_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.2 ;
    %load/vec4 v0000000000812cc0_0;
    %load/vec4 v0000000000812d60_0;
    %sub;
    %load/vec4 v0000000000812e00_0;
    %pad/u 32;
    %sub;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.3 ;
    %load/vec4 v0000000000812cc0_0;
    %load/vec4 v0000000000812d60_0;
    %mul;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.4 ;
    %load/vec4 v0000000000812cc0_0;
    %load/vec4 v0000000000812d60_0;
    %div;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.5 ;
    %load/vec4 v0000000000812cc0_0;
    %load/vec4 v0000000000812d60_0;
    %mod;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.6 ;
    %load/vec4 v0000000000812cc0_0;
    %load/vec4 v0000000000812d60_0;
    %or;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.7 ;
    %load/vec4 v0000000000812cc0_0;
    %load/vec4 v0000000000812d60_0;
    %and;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.8 ;
    %load/vec4 v0000000000812cc0_0;
    %load/vec4 v0000000000812d60_0;
    %and;
    %inv;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.9 ;
    %load/vec4 v0000000000812cc0_0;
    %load/vec4 v0000000000812d60_0;
    %xor;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.10 ;
    %load/vec4 v0000000000812cc0_0;
    %inv;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.11 ;
    %load/vec4 v0000000000812cc0_0;
    %nor/r;
    %pad/u 32;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.12 ;
    %load/vec4 v0000000000812cc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0000000000812d60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 32;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.13 ;
    %load/vec4 v0000000000812cc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0000000000812d60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %pad/u 32;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.14 ;
    %load/vec4 v0000000000812cc0_0;
    %ix/getv 4, v0000000000812d60_0;
    %shiftl 4;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.15 ;
    %load/vec4 v0000000000812cc0_0;
    %ix/getv 4, v0000000000812d60_0;
    %shiftr 4;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.16 ;
    %load/vec4 v0000000000812cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.17 ;
    %load/vec4 v0000000000812cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.18 ;
    %load/vec4 v0000000000812fe0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.19 ;
    %load/vec4 v0000000000812fe0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.20 ;
    %pushi/vec4 0, 0, 33;
    %split/vec4 32;
    %assign/vec4 v0000000000812fe0_0, 0;
    %assign/vec4 v0000000000812ea0_0, 0;
    %jmp T_6.23;
T_6.21 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000000000812fe0_0, 0;
    %jmp T_6.23;
T_6.23 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000738040;
T_7 ;
    %wait E_000000000080df80;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000007bccc0;
T_8 ;
    %wait E_0000000000818120;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000007db730;
T_9 ;
    %wait E_0000000000818160;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000007386a0;
T_10 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000000000813bc0_0, 0, 33;
    %end;
    .thread T_10;
    .scope S_00000000007386a0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000813b20_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_00000000007386a0;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008145c0_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_00000000007386a0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000814480_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_00000000007386a0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008140c0_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_00000000007386a0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000814160_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_00000000007386a0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008142a0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_00000000007386a0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000814200_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_00000000007386a0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000813d00_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_00000000007386a0;
T_19 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000000000813da0_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_00000000007386a0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000814660_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_00000000007386a0;
T_21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000813f80_0, 0, 2;
    %end;
    .thread T_21;
    .scope S_00000000007386a0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813e40_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_00000000007386a0;
T_23 ;
    %wait E_00000000008181a0;
    %load/vec4 v00000000008139e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %fork TD_SubCore.stage3_microcode.check_microcode_running, S_0000000000738820;
    %join;
    %load/vec4 v00000000008142a0_0;
    %load/vec4 v0000000000813b20_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0000000000814520_0;
    %nor/r;
    %and;
    %load/vec4 v0000000000814200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000813d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0000000000813da0_0;
    %store/vec4 v0000000000813b20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000813d00_0, 0, 1;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0000000000813c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %fork TD_SubCore.stage3_microcode.pop_stack, S_00000000007bd620;
    %join;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0000000000813b20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 8;
    %store/vec4 v0000000000813b20_0, 0, 8;
T_23.7 ;
T_23.5 ;
    %load/vec4 v0000000000813b20_0;
    %store/vec4 v0000000000813440_0, 0, 8;
    %fork TD_SubCore.stage3_microcode.exec_microinstruction, S_00000000007bc260;
    %join;
T_23.2 ;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000814520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %fork TD_SubCore.stage3_microcode.check_microcode_running, S_0000000000738820;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000814200_0, 0, 1;
    %load/vec4 v00000000008142a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0000000000814340_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v00000000008143e0, 4;
    %store/vec4 v0000000000813b20_0, 0, 8;
    %load/vec4 v0000000000813b20_0;
    %store/vec4 v0000000000813440_0, 0, 8;
    %fork TD_SubCore.stage3_microcode.exec_microinstruction, S_00000000007bc260;
    %join;
T_23.10 ;
T_23.8 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000000007386a0;
T_24 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008134e0_0, 0, 32;
    %pushi/vec4 536870913, 0, 32;
    %store/vec4 v0000000000813580_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008136c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813620_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000813760_0, 0, 2;
    %fork TD_SubCore.stage3_microcode.microinstr, S_00000000007bc3e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008134e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008136c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000813620_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000813760_0, 0, 2;
    %fork TD_SubCore.stage3_microcode.microinstr, S_00000000007bc3e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008134e0_0, 0, 32;
    %pushi/vec4 536870914, 0, 32;
    %store/vec4 v0000000000813580_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008136c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813620_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000813760_0, 0, 2;
    %fork TD_SubCore.stage3_microcode.microinstr, S_00000000007bc3e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008134e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008136c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000813620_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000813760_0, 0, 2;
    %fork TD_SubCore.stage3_microcode.microinstr, S_00000000007bc3e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008134e0_0, 0, 32;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0000000000813580_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008136c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813620_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000813760_0, 0, 2;
    %fork TD_SubCore.stage3_microcode.microinstr, S_00000000007bc3e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008134e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008136c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000813620_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000813760_0, 0, 2;
    %fork TD_SubCore.stage3_microcode.microinstr, S_00000000007bc3e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008134e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813580_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008136c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000813620_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000813760_0, 0, 2;
    %fork TD_SubCore.stage3_microcode.microinstr, S_00000000007bc3e0;
    %join;
    %pushi/vec4 74, 0, 32;
    %store/vec4 v00000000008134e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813580_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008136c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000813620_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000813760_0, 0, 2;
    %fork TD_SubCore.stage3_microcode.microinstr, S_00000000007bc3e0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813ee0_0, 0, 32;
T_24.0 ;
    %load/vec4 v0000000000813ee0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 66;
    %ix/getv/s 4, v0000000000813ee0_0;
    %store/vec4a v0000000000813a80, 4, 0;
    %load/vec4 v0000000000813ee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000813ee0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813ee0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0000000000813ee0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0000000000813ee0_0;
    %store/vec4a v00000000008143e0, 4, 0;
    %load/vec4 v0000000000813ee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000813ee0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000813ee0_0, 0, 32;
T_24.4 ;
    %load/vec4 v0000000000813ee0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_24.5, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0000000000813ee0_0;
    %store/vec4a v0000000000814020, 4, 0;
    %load/vec4 v0000000000813ee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000813ee0_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %end;
    .thread T_24;
    .scope S_00000000007dacb0;
T_25 ;
    %wait E_00000000008180e0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000000007dab30;
T_26 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000000837380_0, 0, 6;
    %end;
    .thread T_26;
    .scope S_00000000007dab30;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000837420_0, 0, 1;
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "src/integer.sv";
    "src/l2_cache.sv";
    "src/subcore.sv";
    "src/l1_dcache.sv";
    "src/l1_icache.sv";
    "src/register_file.sv";
    "src/stage1_prefetch.sv";
    "src/stage2_predecode.sv";
    "src/stage3_microcode.sv";
    "src/stage6_execution.sv";
    "src/stage7_memory_access.sv";
