$date
	Sun Oct 23 08:26:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#799974
b10100 &
b10100 %
1$
b10100 !
1"
#799975
0"
#799978
b1010 &
b1010 %
#799982
b101 &
b101 %
#799986
b10000 &
b10000 %
#799990
b1000 &
b1000 %
#799994
b100 &
b100 %
#799998
b10 &
b10 %
#800002
b1 &
b1 %
1#
#800006
b0 &
0#
b0 %
0$
#1800631
b100 !
1"
#1800634
b100 &
b100 %
1$
#1800635
0"
#1800638
b10 &
b10 %
#1800642
b1 &
b1 %
1#
#1800646
b0 &
0#
b0 %
0$
#2741779
b11010 !
1"
#2741782
b11010 &
b11010 %
1$
#2741783
0"
#2741786
b1101 &
b1101 %
#2741790
b101000 &
b101000 %
#2741794
b10100 &
b10100 %
#2741798
b1010 &
b1010 %
#2741802
b101 &
b101 %
#2741806
b10000 &
b10000 %
#2741810
b1000 &
b1000 %
#2741814
b100 &
b100 %
#2741818
b10 &
b10 %
#2741822
b1 &
1#
b1 %
#2741826
b0 &
b0 %
0#
0$
#4500012
