/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [18:0] _01_;
  wire [2:0] _02_;
  reg [11:0] _03_;
  reg [11:0] _04_;
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [9:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [287:0] clkin_data;
  wire [287:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[123] ? _00_ : in_data[138];
  assign celloutsig_0_3z = celloutsig_0_2z[8] | celloutsig_0_1z[1];
  assign celloutsig_0_11z = celloutsig_0_8z | celloutsig_0_7z;
  assign celloutsig_1_7z = celloutsig_1_6z | celloutsig_1_3z;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 19'h00000;
    else _01_ <= { celloutsig_0_1z[4], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z };
  reg [2:0] _10_;
  always_ff @(posedge clkin_data[224], posedge clkin_data[160])
    if (clkin_data[160]) _10_ <= 3'h0;
    else _10_ <= { in_data[189:188], celloutsig_1_0z };
  assign { _02_[2:1], _00_ } = _10_;
  always_ff @(negedge clkin_data[224], posedge clkin_data[160])
    if (clkin_data[160]) _03_ <= 12'h000;
    else _03_ <= in_data[176:165];
  always_ff @(negedge clkin_data[256], negedge clkin_data[192])
    if (!clkin_data[192]) _04_ <= 12'h000;
    else _04_ <= { _03_[11:7], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_1z, _02_[2:1], _00_ } >= { _04_[3:2], celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_18z };
  assign celloutsig_1_0z = in_data[179:158] >= in_data[117:96];
  assign celloutsig_1_11z = { in_data[164:124], _02_[2:1], _00_ } > { in_data[167:148], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, _02_[2:1], _00_, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z } && { celloutsig_0_1z[2], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_1z[2:1], celloutsig_0_3z, _01_ } && { celloutsig_0_1z[4:2], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[183:180] && in_data[127:124];
  assign celloutsig_0_6z = ! celloutsig_0_0z[3:0];
  assign celloutsig_1_13z = ! celloutsig_1_4z;
  assign celloutsig_1_14z = ! { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_7z = celloutsig_0_4z[3:1] || { celloutsig_0_4z[4:3], celloutsig_0_3z };
  assign celloutsig_1_15z = { _03_[5:3], celloutsig_1_1z } || { celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_0_1z = { celloutsig_0_0z[2:1], celloutsig_0_0z } * in_data[9:3];
  assign celloutsig_0_5z = in_data[69] ? celloutsig_0_0z : { celloutsig_0_1z[3:0], celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_1z[2] ? { celloutsig_0_1z[4:3], 1'h1, celloutsig_0_1z[1:0], celloutsig_0_0z } : { celloutsig_0_0z[4:2], celloutsig_0_1z[6:3], 1'h0, celloutsig_0_1z[1:0] };
  assign celloutsig_0_8z = & celloutsig_0_4z[6:3];
  assign celloutsig_1_18z = | { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, in_data[124:118] };
  assign celloutsig_1_8z = | { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = | { celloutsig_1_7z, celloutsig_1_6z, _03_[4:2], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = ^ { celloutsig_1_4z[2], celloutsig_1_4z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[128]) celloutsig_0_0z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_0z = in_data[71:67];
  always_latch
    if (clkin_data[96]) celloutsig_0_4z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_4z = in_data[31:22];
  always_latch
    if (clkin_data[192]) celloutsig_1_4z = 3'h0;
    else if (clkin_data[64]) celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign _02_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
