{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605245047546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605245047546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 23:24:07 2020 " "Processing started: Thu Nov 12 23:24:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605245047546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1605245047546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc M4ToVGA -c M4ToVGA_top " "Command: quartus_drc M4ToVGA -c M4ToVGA_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1605245047546 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "M4ToVGA_top.sdc " "Synopsys Design Constraints File file not found: 'M4ToVGA_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1605245048530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1605245048530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1605245048530 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1605245048545 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1605245048545 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1605245048608 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " m4_dotclk " "Node  \"m4_dotclk\"" {  } { { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGA_top.bdf" { { 384 -72 96 400 "m4_dotclk" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048608 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1605245048608 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " m4_dotclk " "Node  \"m4_dotclk\"" {  } { { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGA_top.bdf" { { 384 -72 96 400 "m4_dotclk" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048608 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1605245048608 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/vgaclk_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/db/vgaclk_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048608 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1605245048608 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/vgaclk_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/db/vgaclk_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|CounterX~20 " "Node  \"m4_in:inst6\|CounterX~20\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|hvsync_generator:hvsync\|inDisplayArea " "Node  \"vga_out:inst2\|hvsync_generator:hvsync\|inDisplayArea\"" {  } { { "hvsync_generator.sv" "" { Text "Z:/Downloads/fpgaProjects/hvsync_generator.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[14\] " "Node  \"vga_out:inst2\|raddr\[14\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[14\] " "Node  \"m4_in:inst6\|waddr\[14\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[4\] " "Node  \"vga_out:inst2\|raddr\[4\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[3\] " "Node  \"vga_out:inst2\|raddr\[3\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[10\] " "Node  \"m4_in:inst6\|waddr\[10\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[10\] " "Node  \"vga_out:inst2\|raddr\[10\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[12\] " "Node  \"vga_out:inst2\|raddr\[12\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[5\] " "Node  \"vga_out:inst2\|raddr\[5\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[2\] " "Node  \"m4_in:inst6\|waddr\[2\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[12\] " "Node  \"m4_in:inst6\|waddr\[12\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[6\] " "Node  \"vga_out:inst2\|raddr\[6\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[4\] " "Node  \"m4_in:inst6\|waddr\[4\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[11\] " "Node  \"vga_out:inst2\|raddr\[11\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[9\] " "Node  \"m4_in:inst6\|waddr\[9\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[11\] " "Node  \"m4_in:inst6\|waddr\[11\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[0\] " "Node  \"vga_out:inst2\|raddr\[0\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[2\] " "Node  \"vga_out:inst2\|raddr\[2\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[0\] " "Node  \"m4_in:inst6\|waddr\[0\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[7\] " "Node  \"vga_out:inst2\|raddr\[7\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[7\] " "Node  \"m4_in:inst6\|waddr\[7\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[5\] " "Node  \"m4_in:inst6\|waddr\[5\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[8\] " "Node  \"vga_out:inst2\|raddr\[8\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[9\] " "Node  \"vga_out:inst2\|raddr\[9\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[8\] " "Node  \"m4_in:inst6\|waddr\[8\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " vga_out:inst2\|raddr\[1\] " "Node  \"vga_out:inst2\|raddr\[1\]\"" {  } { { "vga_out.sv" "" { Text "Z:/Downloads/fpgaProjects/vga_out.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|pixel_state " "Node  \"m4_in:inst6\|pixel_state\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_NODES_INFO" " m4_in:inst6\|waddr\[1\] " "Node  \"m4_in:inst6\|waddr\[1\]\"" {  } { { "m4_input.sv" "" { Text "Z:/Downloads/fpgaProjects/m4_input.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1605245048624 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1605245048624 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1605245048624 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 2 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 2 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1605245048624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 5 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605245048702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 23:24:08 2020 " "Processing ended: Thu Nov 12 23:24:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605245048702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605245048702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605245048702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1605245048702 ""}
