<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/r9000/project/project/source/jishuqi.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/r9000/project/project/source/gate74LS161.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:2s</data>
            <data>0h:0m:2s</data>
            <data>0h:0m:8s</data>
            <data>188</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 7 5800H with Radeon Graphics</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishuqi (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;jishuqi&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Elaborating module jishuqi</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Elaborating instance U1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Elaborating module gate74LS161</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin D in module instance jishuqi.U1</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin C in module instance jishuqi.U1</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin B in module instance jishuqi.U1</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin A in module instance jishuqi.U1</data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 7)] Feedback mux created for signal 'COtemp'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>jishuqi</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/r9000/project/project	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>