$date
	Wed Dec 03 23:33:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DataMemory_tb $end
$var wire 32 ! read_data [31:0] $end
$var parameter 32 " DATA_WIDTH $end
$var parameter 32 # MEM_ADDR_WIDTH $end
$var reg 1 $ clk $end
$var reg 10 % mem_address [9:0] $end
$var reg 1 & mem_read_en $end
$var reg 1 ' mem_write_en $end
$var reg 1 ( reset $end
$var reg 32 ) write_data [31:0] $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 10 * mem_address [9:0] $end
$var wire 1 & mem_read_en $end
$var wire 1 ' mem_write_en $end
$var wire 1 ( reset $end
$var wire 32 + write_data [31:0] $end
$var parameter 32 , DATA_WIDTH $end
$var parameter 32 - MEM_ADDR_WIDTH $end
$var parameter 42 . MEM_SIZE $end
$var reg 32 / read_data [31:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000 .
b1010 -
b100000 ,
b1010 #
b100000 "
$end
#0
$dumpvars
bx 0
b0 /
b0 +
b0 *
b0 )
1(
0'
0&
b0 %
0$
b0 !
$end
#5000
b10000000000 0
1$
#10000
0$
#15000
1$
0(
#20000
0$
#25000
1$
1'
b1100100 )
b1100100 +
b101 %
b101 *
#30000
0$
#35000
1$
b11111111 )
b11111111 +
b1010 %
b1010 *
1'
#40000
0$
#45000
b1100100 !
b1100100 /
1$
1&
b101 %
b101 *
0'
#50000
0$
#55000
b11111111 !
b11111111 /
1$
b1010 %
b1010 *
#60000
0$
#65000
b0 !
b0 /
1$
b10 %
b10 *
#70000
0$
