verilog xil_defaultlib --include "../../../../Cameralink.srcs/sources_1/bd/design/ipshared/ec67/hdl" --include "../../../../Cameralink.srcs/sources_1/bd/design/ipshared/6b56/hdl" --include "../../../../Cameralink.srcs/sources_1/bd/design/ipshared/8713/hdl" \
"../../../bd/design/ip/design_processing_system7_1_0/sim/design_processing_system7_1_0.v" \
"../../../bd/design/ip/design_axis_data_fifo_1_1/sim/design_axis_data_fifo_1_1.v" \
"../../../bd/design/ip/design_xlconcat_0_0/sim/design_xlconcat_0_0.v" \
"../../../bd/design/ip/design_xbar_0/sim/design_xbar_0.v" \
"../../../bd/design/ip/design_auto_pc_0/sim/design_auto_pc_0.v" \
"../../../bd/design/ip/design_auto_us_0/sim/design_auto_us_0.v" \
"../../../bd/design/ip/design_auto_pc_1/sim/design_auto_pc_1.v" \
"../../../bd/design/ip/design_s00_mmu_0/sim/design_s00_mmu_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
