
testboardrb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f98  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08007170  08007170  00008170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071cc  080071cc  0000907c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080071cc  080071cc  000081cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071d4  080071d4  0000907c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071d4  080071d4  000081d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080071d8  080071d8  000081d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080071dc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000074c  2000007c  08007258  0000907c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007c8  08007258  000097c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000907c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e86  00000000  00000000  000090ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c4e  00000000  00000000  0001bf32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  0001eb80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b52  00000000  00000000  0001fa28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e0bb  00000000  00000000  0002057a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013aaa  00000000  00000000  0003e635  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba264  00000000  00000000  000520df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010c343  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b80  00000000  00000000  0010c388  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0010ff08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000007c 	.word	0x2000007c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08007158 	.word	0x08007158

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000080 	.word	0x20000080
 8000214:	08007158 	.word	0x08007158

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <selectMuxPin>:
float runningAveragePressure[NUM_OF_SENSORS][RUNAVGAM];
float runningAverageTemperature[NUM_OF_SENSORS][RUNAVGAM];

const int selectPins[3] = { GPIO_PIN_10, GPIO_PIN_9, GPIO_PIN_8 };

void selectMuxPin(uint8_t pin) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t j = 0; j < 3; j++) {
 800054e:	2300      	movs	r3, #0
 8000550:	73fb      	strb	r3, [r7, #15]
 8000552:	e021      	b.n	8000598 <selectMuxPin+0x54>
        if (pin & (1 << j)) {
 8000554:	79fa      	ldrb	r2, [r7, #7]
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	fa42 f303 	asr.w	r3, r2, r3
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	2b00      	cmp	r3, #0
 8000562:	d00b      	beq.n	800057c <selectMuxPin+0x38>
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_SET);
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	4a10      	ldr	r2, [pc, #64]	@ (80005a8 <selectMuxPin+0x64>)
 8000568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800056c:	b29b      	uxth	r3, r3
 800056e:	2201      	movs	r2, #1
 8000570:	4619      	mov	r1, r3
 8000572:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000576:	f002 fc2b 	bl	8002dd0 <HAL_GPIO_WritePin>
 800057a:	e00a      	b.n	8000592 <selectMuxPin+0x4e>
        } else {
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_RESET);
 800057c:	7bfb      	ldrb	r3, [r7, #15]
 800057e:	4a0a      	ldr	r2, [pc, #40]	@ (80005a8 <selectMuxPin+0x64>)
 8000580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000584:	b29b      	uxth	r3, r3
 8000586:	2200      	movs	r2, #0
 8000588:	4619      	mov	r1, r3
 800058a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800058e:	f002 fc1f 	bl	8002dd0 <HAL_GPIO_WritePin>
    for (uint8_t j = 0; j < 3; j++) {
 8000592:	7bfb      	ldrb	r3, [r7, #15]
 8000594:	3301      	adds	r3, #1
 8000596:	73fb      	strb	r3, [r7, #15]
 8000598:	7bfb      	ldrb	r3, [r7, #15]
 800059a:	2b02      	cmp	r3, #2
 800059c:	d9da      	bls.n	8000554 <selectMuxPin+0x10>
        }
    }
}
 800059e:	bf00      	nop
 80005a0:	bf00      	nop
 80005a2:	3710      	adds	r7, #16
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	08007180 	.word	0x08007180

080005ac <muxInit>:

void muxInit() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2180      	movs	r1, #128	@ 0x80
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <muxInit+0x44>)
 80005b8:	f002 fc0a 	bl	8002dd0 <HAL_GPIO_WritePin>

    // Initialize MUX
    for (uint8_t i = 0; i < 3; i++) {
 80005bc:	2300      	movs	r3, #0
 80005be:	71fb      	strb	r3, [r7, #7]
 80005c0:	e00d      	b.n	80005de <muxInit+0x32>
        HAL_GPIO_WritePin(GPIOA, selectPins[i], GPIO_PIN_SET);
 80005c2:	79fb      	ldrb	r3, [r7, #7]
 80005c4:	4a0b      	ldr	r2, [pc, #44]	@ (80005f4 <muxInit+0x48>)
 80005c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	2201      	movs	r2, #1
 80005ce:	4619      	mov	r1, r3
 80005d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d4:	f002 fbfc 	bl	8002dd0 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 3; i++) {
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	3301      	adds	r3, #1
 80005dc:	71fb      	strb	r3, [r7, #7]
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d9ee      	bls.n	80005c2 <muxInit+0x16>
    }
}
 80005e4:	bf00      	nop
 80005e6:	bf00      	nop
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	48000800 	.word	0x48000800
 80005f4:	08007180 	.word	0x08007180

080005f8 <startSensorReadSequence>:

void startSensorReadSequence() {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
    currentSensor = 0;
 80005fc:	4b09      	ldr	r3, [pc, #36]	@ (8000624 <startSensorReadSequence+0x2c>)
 80005fe:	2200      	movs	r2, #0
 8000600:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000602:	4b09      	ldr	r3, [pc, #36]	@ (8000628 <startSensorReadSequence+0x30>)
 8000604:	2200      	movs	r2, #0
 8000606:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <startSensorReadSequence+0x2c>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ff98 	bl	8000544 <selectMuxPin>
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 8000614:	2302      	movs	r3, #2
 8000616:	4a05      	ldr	r2, [pc, #20]	@ (800062c <startSensorReadSequence+0x34>)
 8000618:	21fe      	movs	r1, #254	@ 0xfe
 800061a:	4805      	ldr	r0, [pc, #20]	@ (8000630 <startSensorReadSequence+0x38>)
 800061c:	f002 fcba 	bl	8002f94 <HAL_I2C_Master_Transmit_DMA>
}
 8000620:	bf00      	nop
 8000622:	bd80      	pop	{r7, pc}
 8000624:	20000098 	.word	0x20000098
 8000628:	20000099 	.word	0x20000099
 800062c:	20000000 	.word	0x20000000
 8000630:	200001ec 	.word	0x200001ec

08000634 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4a12      	ldr	r2, [pc, #72]	@ (8000688 <HAL_I2C_MasterTxCpltCallback+0x54>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d11d      	bne.n	8000680 <HAL_I2C_MasterTxCpltCallback+0x4c>

    if (dmaStep == 0) {
 8000644:	4b11      	ldr	r3, [pc, #68]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	b2db      	uxtb	r3, r3
 800064a:	2b00      	cmp	r3, #0
 800064c:	d109      	bne.n	8000662 <HAL_I2C_MasterTxCpltCallback+0x2e>
        dmaStep = 1;
 800064e:	4b0f      	ldr	r3, [pc, #60]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 8000650:	2201      	movs	r2, #1
 8000652:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, addressArray, 1);
 8000654:	2301      	movs	r3, #1
 8000656:	4a0e      	ldr	r2, [pc, #56]	@ (8000690 <HAL_I2C_MasterTxCpltCallback+0x5c>)
 8000658:	21fe      	movs	r1, #254	@ 0xfe
 800065a:	480b      	ldr	r0, [pc, #44]	@ (8000688 <HAL_I2C_MasterTxCpltCallback+0x54>)
 800065c:	f002 fc9a 	bl	8002f94 <HAL_I2C_Master_Transmit_DMA>
 8000660:	e00f      	b.n	8000682 <HAL_I2C_MasterTxCpltCallback+0x4e>
    } else if (dmaStep == 1) {
 8000662:	4b0a      	ldr	r3, [pc, #40]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	b2db      	uxtb	r3, r3
 8000668:	2b01      	cmp	r3, #1
 800066a:	d10a      	bne.n	8000682 <HAL_I2C_MasterTxCpltCallback+0x4e>
        dmaStep = 2;
 800066c:	4b07      	ldr	r3, [pc, #28]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 800066e:	2202      	movs	r2, #2
 8000670:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Master_Receive_DMA(&hi2c3, 0x7F << 1, receiveArray, 5);
 8000672:	2305      	movs	r3, #5
 8000674:	4a07      	ldr	r2, [pc, #28]	@ (8000694 <HAL_I2C_MasterTxCpltCallback+0x60>)
 8000676:	21fe      	movs	r1, #254	@ 0xfe
 8000678:	4803      	ldr	r0, [pc, #12]	@ (8000688 <HAL_I2C_MasterTxCpltCallback+0x54>)
 800067a:	f002 fd9f 	bl	80031bc <HAL_I2C_Master_Receive_DMA>
 800067e:	e000      	b.n	8000682 <HAL_I2C_MasterTxCpltCallback+0x4e>
    if (hi2c != &hi2c3) return;
 8000680:	bf00      	nop
    }
}
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	200001ec 	.word	0x200001ec
 800068c:	20000099 	.word	0x20000099
 8000690:	20000004 	.word	0x20000004
 8000694:	2000009c 	.word	0x2000009c

08000698 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000698:	b5b0      	push	{r4, r5, r7, lr}
 800069a:	b08e      	sub	sp, #56	@ 0x38
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4ab3      	ldr	r2, [pc, #716]	@ (8000970 <HAL_I2C_MasterRxCpltCallback+0x2d8>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	f040 815f 	bne.w	8000968 <HAL_I2C_MasterRxCpltCallback+0x2d0>

    uint32_t rawPressureData = (receiveArray[0] << 16) | (receiveArray[1] << 8) | receiveArray[2];
 80006aa:	4bb2      	ldr	r3, [pc, #712]	@ (8000974 <HAL_I2C_MasterRxCpltCallback+0x2dc>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	041a      	lsls	r2, r3, #16
 80006b0:	4bb0      	ldr	r3, [pc, #704]	@ (8000974 <HAL_I2C_MasterRxCpltCallback+0x2dc>)
 80006b2:	785b      	ldrb	r3, [r3, #1]
 80006b4:	021b      	lsls	r3, r3, #8
 80006b6:	4313      	orrs	r3, r2
 80006b8:	4aae      	ldr	r2, [pc, #696]	@ (8000974 <HAL_I2C_MasterRxCpltCallback+0x2dc>)
 80006ba:	7892      	ldrb	r2, [r2, #2]
 80006bc:	4313      	orrs	r3, r2
 80006be:	627b      	str	r3, [r7, #36]	@ 0x24
    float fpressureData = rawPressureData;
 80006c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006c2:	ee07 3a90 	vmov	s15, r3
 80006c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006ca:	edc7 7a08 	vstr	s15, [r7, #32]
    float fpressureData2, pressureSum = 0;
 80006ce:	f04f 0300 	mov.w	r3, #0
 80006d2:	633b      	str	r3, [r7, #48]	@ 0x30
    float temperatureSum = 0;
 80006d4:	f04f 0300 	mov.w	r3, #0
 80006d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (fpressureData >= 8388608) {
 80006da:	edd7 7a08 	vldr	s15, [r7, #32]
 80006de:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8000978 <HAL_I2C_MasterRxCpltCallback+0x2e0>
 80006e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ea:	db1a      	blt.n	8000722 <HAL_I2C_MasterRxCpltCallback+0x8a>
        fpressureData2 = (fpressureData - 16777216.0f) * Fullscale_P * calibration[currentSensor] / 8388608.0f;
 80006ec:	edd7 7a08 	vldr	s15, [r7, #32]
 80006f0:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 800097c <HAL_I2C_MasterRxCpltCallback+0x2e4>
 80006f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80006f8:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8000980 <HAL_I2C_MasterRxCpltCallback+0x2e8>
 80006fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000700:	4ba0      	ldr	r3, [pc, #640]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	b2db      	uxtb	r3, r3
 8000706:	4aa0      	ldr	r2, [pc, #640]	@ (8000988 <HAL_I2C_MasterRxCpltCallback+0x2f0>)
 8000708:	009b      	lsls	r3, r3, #2
 800070a:	4413      	add	r3, r2
 800070c:	edd3 7a00 	vldr	s15, [r3]
 8000710:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000714:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8000978 <HAL_I2C_MasterRxCpltCallback+0x2e0>
 8000718:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800071c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8000720:	e015      	b.n	800074e <HAL_I2C_MasterRxCpltCallback+0xb6>
    } else {
        fpressureData2 = fpressureData / 8388608.0f * Fullscale_P * calibration[currentSensor];
 8000722:	ed97 7a08 	vldr	s14, [r7, #32]
 8000726:	eddf 6a94 	vldr	s13, [pc, #592]	@ 8000978 <HAL_I2C_MasterRxCpltCallback+0x2e0>
 800072a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800072e:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8000980 <HAL_I2C_MasterRxCpltCallback+0x2e8>
 8000732:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000736:	4b93      	ldr	r3, [pc, #588]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	b2db      	uxtb	r3, r3
 800073c:	4a92      	ldr	r2, [pc, #584]	@ (8000988 <HAL_I2C_MasterRxCpltCallback+0x2f0>)
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	4413      	add	r3, r2
 8000742:	edd3 7a00 	vldr	s15, [r3]
 8000746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800074a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    }

    float truePressureData = fpressureData2;
 800074e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000750:	61fb      	str	r3, [r7, #28]

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000752:	2300      	movs	r3, #0
 8000754:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000758:	e04a      	b.n	80007f0 <HAL_I2C_MasterRxCpltCallback+0x158>
        if (j == RUNAVGAM - 1) {
 800075a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800075e:	2b04      	cmp	r3, #4
 8000760:	d10f      	bne.n	8000782 <HAL_I2C_MasterRxCpltCallback+0xea>
            runningAveragePressure[currentSensor][j] = truePressureData;
 8000762:	4b88      	ldr	r3, [pc, #544]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	b2db      	uxtb	r3, r3
 8000768:	4618      	mov	r0, r3
 800076a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800076e:	4987      	ldr	r1, [pc, #540]	@ (800098c <HAL_I2C_MasterRxCpltCallback+0x2f4>)
 8000770:	4603      	mov	r3, r0
 8000772:	009b      	lsls	r3, r3, #2
 8000774:	4403      	add	r3, r0
 8000776:	4413      	add	r3, r2
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	440b      	add	r3, r1
 800077c:	69fa      	ldr	r2, [r7, #28]
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	e01c      	b.n	80007bc <HAL_I2C_MasterRxCpltCallback+0x124>
        } else {
            runningAveragePressure[currentSensor][j] = runningAveragePressure[currentSensor][j + 1];
 8000782:	4b80      	ldr	r3, [pc, #512]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	b2db      	uxtb	r3, r3
 8000788:	461d      	mov	r5, r3
 800078a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800078e:	1c5a      	adds	r2, r3, #1
 8000790:	4b7c      	ldr	r3, [pc, #496]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	b2db      	uxtb	r3, r3
 8000796:	461c      	mov	r4, r3
 8000798:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 800079c:	487b      	ldr	r0, [pc, #492]	@ (800098c <HAL_I2C_MasterRxCpltCallback+0x2f4>)
 800079e:	462b      	mov	r3, r5
 80007a0:	009b      	lsls	r3, r3, #2
 80007a2:	442b      	add	r3, r5
 80007a4:	4413      	add	r3, r2
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	4403      	add	r3, r0
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	4877      	ldr	r0, [pc, #476]	@ (800098c <HAL_I2C_MasterRxCpltCallback+0x2f4>)
 80007ae:	4623      	mov	r3, r4
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	4423      	add	r3, r4
 80007b4:	440b      	add	r3, r1
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	4403      	add	r3, r0
 80007ba:	601a      	str	r2, [r3, #0]
        }
        pressureSum += runningAveragePressure[currentSensor][j];
 80007bc:	4b71      	ldr	r3, [pc, #452]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	4618      	mov	r0, r3
 80007c4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80007c8:	4970      	ldr	r1, [pc, #448]	@ (800098c <HAL_I2C_MasterRxCpltCallback+0x2f4>)
 80007ca:	4603      	mov	r3, r0
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	4403      	add	r3, r0
 80007d0:	4413      	add	r3, r2
 80007d2:	009b      	lsls	r3, r3, #2
 80007d4:	440b      	add	r3, r1
 80007d6:	edd3 7a00 	vldr	s15, [r3]
 80007da:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80007de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007e2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 80007e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80007ea:	3301      	adds	r3, #1
 80007ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80007f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80007f4:	2b04      	cmp	r3, #4
 80007f6:	d9b0      	bls.n	800075a <HAL_I2C_MasterRxCpltCallback+0xc2>
    }

    float pressureAverage = pressureSum / RUNAVGAM;
 80007f8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80007fc:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8000800:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000804:	edc7 7a06 	vstr	s15, [r7, #24]

    uint16_t rawTemperatureData = (receiveArray[3] << 8) | receiveArray[4];
 8000808:	4b5a      	ldr	r3, [pc, #360]	@ (8000974 <HAL_I2C_MasterRxCpltCallback+0x2dc>)
 800080a:	78db      	ldrb	r3, [r3, #3]
 800080c:	b21b      	sxth	r3, r3
 800080e:	021b      	lsls	r3, r3, #8
 8000810:	b21a      	sxth	r2, r3
 8000812:	4b58      	ldr	r3, [pc, #352]	@ (8000974 <HAL_I2C_MasterRxCpltCallback+0x2dc>)
 8000814:	791b      	ldrb	r3, [r3, #4]
 8000816:	b21b      	sxth	r3, r3
 8000818:	4313      	orrs	r3, r2
 800081a:	b21b      	sxth	r3, r3
 800081c:	82fb      	strh	r3, [r7, #22]
    float ftemperatureData = rawTemperatureData;
 800081e:	8afb      	ldrh	r3, [r7, #22]
 8000820:	ee07 3a90 	vmov	s15, r3
 8000824:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000828:	edc7 7a04 	vstr	s15, [r7, #16]
    float trueTemperature = ftemperatureData / 256.0f * tempcal[currentSensor];
 800082c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000830:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8000990 <HAL_I2C_MasterRxCpltCallback+0x2f8>
 8000834:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000838:	4b52      	ldr	r3, [pc, #328]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	4a55      	ldr	r2, [pc, #340]	@ (8000994 <HAL_I2C_MasterRxCpltCallback+0x2fc>)
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	4413      	add	r3, r2
 8000844:	edd3 7a00 	vldr	s15, [r3]
 8000848:	ee67 7a27 	vmul.f32	s15, s14, s15
 800084c:	edc7 7a03 	vstr	s15, [r7, #12]

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000850:	2300      	movs	r3, #0
 8000852:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8000856:	e04a      	b.n	80008ee <HAL_I2C_MasterRxCpltCallback+0x256>
        if (j == RUNAVGAM - 1) {
 8000858:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800085c:	2b04      	cmp	r3, #4
 800085e:	d10f      	bne.n	8000880 <HAL_I2C_MasterRxCpltCallback+0x1e8>
            runningAverageTemperature[currentSensor][j] = trueTemperature;
 8000860:	4b48      	ldr	r3, [pc, #288]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	b2db      	uxtb	r3, r3
 8000866:	4618      	mov	r0, r3
 8000868:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 800086c:	494a      	ldr	r1, [pc, #296]	@ (8000998 <HAL_I2C_MasterRxCpltCallback+0x300>)
 800086e:	4603      	mov	r3, r0
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	4403      	add	r3, r0
 8000874:	4413      	add	r3, r2
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	440b      	add	r3, r1
 800087a:	68fa      	ldr	r2, [r7, #12]
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	e01c      	b.n	80008ba <HAL_I2C_MasterRxCpltCallback+0x222>
        } else {
            runningAverageTemperature[currentSensor][j] = runningAverageTemperature[currentSensor][j + 1];
 8000880:	4b40      	ldr	r3, [pc, #256]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	b2db      	uxtb	r3, r3
 8000886:	461d      	mov	r5, r3
 8000888:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800088c:	1c5a      	adds	r2, r3, #1
 800088e:	4b3d      	ldr	r3, [pc, #244]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	b2db      	uxtb	r3, r3
 8000894:	461c      	mov	r4, r3
 8000896:	f897 102a 	ldrb.w	r1, [r7, #42]	@ 0x2a
 800089a:	483f      	ldr	r0, [pc, #252]	@ (8000998 <HAL_I2C_MasterRxCpltCallback+0x300>)
 800089c:	462b      	mov	r3, r5
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	442b      	add	r3, r5
 80008a2:	4413      	add	r3, r2
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	4403      	add	r3, r0
 80008a8:	681a      	ldr	r2, [r3, #0]
 80008aa:	483b      	ldr	r0, [pc, #236]	@ (8000998 <HAL_I2C_MasterRxCpltCallback+0x300>)
 80008ac:	4623      	mov	r3, r4
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	4423      	add	r3, r4
 80008b2:	440b      	add	r3, r1
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	4403      	add	r3, r0
 80008b8:	601a      	str	r2, [r3, #0]
        }
        temperatureSum += runningAverageTemperature[currentSensor][j];
 80008ba:	4b32      	ldr	r3, [pc, #200]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	4618      	mov	r0, r3
 80008c2:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80008c6:	4934      	ldr	r1, [pc, #208]	@ (8000998 <HAL_I2C_MasterRxCpltCallback+0x300>)
 80008c8:	4603      	mov	r3, r0
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	4403      	add	r3, r0
 80008ce:	4413      	add	r3, r2
 80008d0:	009b      	lsls	r3, r3, #2
 80008d2:	440b      	add	r3, r1
 80008d4:	edd3 7a00 	vldr	s15, [r3]
 80008d8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80008dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008e0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 80008e4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80008e8:	3301      	adds	r3, #1
 80008ea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80008ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80008f2:	2b04      	cmp	r3, #4
 80008f4:	d9b0      	bls.n	8000858 <HAL_I2C_MasterRxCpltCallback+0x1c0>
    }

    float temperatureAverage = temperatureSum / RUNAVGAM;
 80008f6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80008fa:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80008fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000902:	edc7 7a02 	vstr	s15, [r7, #8]

    pressureArray[currentSensor] = pressureAverage;
 8000906:	4b1f      	ldr	r3, [pc, #124]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	b2db      	uxtb	r3, r3
 800090c:	4a23      	ldr	r2, [pc, #140]	@ (800099c <HAL_I2C_MasterRxCpltCallback+0x304>)
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	4413      	add	r3, r2
 8000912:	69ba      	ldr	r2, [r7, #24]
 8000914:	601a      	str	r2, [r3, #0]
    temperatureArray[currentSensor] = temperatureAverage;
 8000916:	4b1b      	ldr	r3, [pc, #108]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	b2db      	uxtb	r3, r3
 800091c:	4a20      	ldr	r2, [pc, #128]	@ (80009a0 <HAL_I2C_MasterRxCpltCallback+0x308>)
 800091e:	009b      	lsls	r3, r3, #2
 8000920:	4413      	add	r3, r2
 8000922:	68ba      	ldr	r2, [r7, #8]
 8000924:	601a      	str	r2, [r3, #0]

    currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 8000926:	4b17      	ldr	r3, [pc, #92]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	b2db      	uxtb	r3, r3
 800092c:	1c5a      	adds	r2, r3, #1
 800092e:	4b1d      	ldr	r3, [pc, #116]	@ (80009a4 <HAL_I2C_MasterRxCpltCallback+0x30c>)
 8000930:	fb83 3102 	smull	r3, r1, r3, r2
 8000934:	17d3      	asrs	r3, r2, #31
 8000936:	1ac9      	subs	r1, r1, r3
 8000938:	460b      	mov	r3, r1
 800093a:	005b      	lsls	r3, r3, #1
 800093c:	440b      	add	r3, r1
 800093e:	005b      	lsls	r3, r3, #1
 8000940:	1ad1      	subs	r1, r2, r3
 8000942:	b2ca      	uxtb	r2, r1
 8000944:	4b0f      	ldr	r3, [pc, #60]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000946:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000948:	4b17      	ldr	r3, [pc, #92]	@ (80009a8 <HAL_I2C_MasterRxCpltCallback+0x310>)
 800094a:	2200      	movs	r2, #0
 800094c:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 800094e:	4b0d      	ldr	r3, [pc, #52]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	4618      	mov	r0, r3
 8000956:	f7ff fdf5 	bl	8000544 <selectMuxPin>
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 800095a:	2302      	movs	r3, #2
 800095c:	4a13      	ldr	r2, [pc, #76]	@ (80009ac <HAL_I2C_MasterRxCpltCallback+0x314>)
 800095e:	21fe      	movs	r1, #254	@ 0xfe
 8000960:	4803      	ldr	r0, [pc, #12]	@ (8000970 <HAL_I2C_MasterRxCpltCallback+0x2d8>)
 8000962:	f002 fb17 	bl	8002f94 <HAL_I2C_Master_Transmit_DMA>
 8000966:	e000      	b.n	800096a <HAL_I2C_MasterRxCpltCallback+0x2d2>
    if (hi2c != &hi2c3) return;
 8000968:	bf00      	nop
}
 800096a:	3738      	adds	r7, #56	@ 0x38
 800096c:	46bd      	mov	sp, r7
 800096e:	bdb0      	pop	{r4, r5, r7, pc}
 8000970:	200001ec 	.word	0x200001ec
 8000974:	2000009c 	.word	0x2000009c
 8000978:	4b000000 	.word	0x4b000000
 800097c:	4b800000 	.word	0x4b800000
 8000980:	457a0000 	.word	0x457a0000
 8000984:	20000098 	.word	0x20000098
 8000988:	20000008 	.word	0x20000008
 800098c:	200000d4 	.word	0x200000d4
 8000990:	43800000 	.word	0x43800000
 8000994:	20000020 	.word	0x20000020
 8000998:	2000014c 	.word	0x2000014c
 800099c:	200000a4 	.word	0x200000a4
 80009a0:	200000bc 	.word	0x200000bc
 80009a4:	2aaaaaab 	.word	0x2aaaaaab
 80009a8:	20000099 	.word	0x20000099
 80009ac:	20000000 	.word	0x20000000

080009b0 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	4a17      	ldr	r2, [pc, #92]	@ (8000a18 <HAL_I2C_ErrorCallback+0x68>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d126      	bne.n	8000a0e <HAL_I2C_ErrorCallback+0x5e>

    HAL_I2C_DeInit(hi2c);
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f002 fab8 	bl	8002f36 <HAL_I2C_DeInit>
    HAL_I2C_Init(hi2c);
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f002 fa1a 	bl	8002e00 <HAL_I2C_Init>

    currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 80009cc:	4b13      	ldr	r3, [pc, #76]	@ (8000a1c <HAL_I2C_ErrorCallback+0x6c>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	1c5a      	adds	r2, r3, #1
 80009d4:	4b12      	ldr	r3, [pc, #72]	@ (8000a20 <HAL_I2C_ErrorCallback+0x70>)
 80009d6:	fb83 3102 	smull	r3, r1, r3, r2
 80009da:	17d3      	asrs	r3, r2, #31
 80009dc:	1ac9      	subs	r1, r1, r3
 80009de:	460b      	mov	r3, r1
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	440b      	add	r3, r1
 80009e4:	005b      	lsls	r3, r3, #1
 80009e6:	1ad1      	subs	r1, r2, r3
 80009e8:	b2ca      	uxtb	r2, r1
 80009ea:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <HAL_I2C_ErrorCallback+0x6c>)
 80009ec:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 80009ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000a24 <HAL_I2C_ErrorCallback+0x74>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 80009f4:	4b09      	ldr	r3, [pc, #36]	@ (8000a1c <HAL_I2C_ErrorCallback+0x6c>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff fda2 	bl	8000544 <selectMuxPin>
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 8000a00:	2302      	movs	r3, #2
 8000a02:	4a09      	ldr	r2, [pc, #36]	@ (8000a28 <HAL_I2C_ErrorCallback+0x78>)
 8000a04:	21fe      	movs	r1, #254	@ 0xfe
 8000a06:	4804      	ldr	r0, [pc, #16]	@ (8000a18 <HAL_I2C_ErrorCallback+0x68>)
 8000a08:	f002 fac4 	bl	8002f94 <HAL_I2C_Master_Transmit_DMA>
 8000a0c:	e000      	b.n	8000a10 <HAL_I2C_ErrorCallback+0x60>
    if (hi2c != &hi2c3) return;
 8000a0e:	bf00      	nop
}
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	200001ec 	.word	0x200001ec
 8000a1c:	20000098 	.word	0x20000098
 8000a20:	2aaaaaab 	.word	0x2aaaaaab
 8000a24:	20000099 	.word	0x20000099
 8000a28:	20000000 	.word	0x20000000

08000a2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b090      	sub	sp, #64	@ 0x40
 8000a30:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a32:	f001 f818 	bl	8001a66 <HAL_Init>

  /* USER CODE BEGIN Init */
  	uint32_t timeRef1 = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	637b      	str	r3, [r7, #52]	@ 0x34
  	uint32_t timeRef2 = 0;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	633b      	str	r3, [r7, #48]	@ 0x30
  	uint32_t timeRef3 = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  	uint32_t timeRef4 = 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	62bb      	str	r3, [r7, #40]	@ 0x28
  	uint32_t timeOpen1 = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	@ 0x24
  	uint32_t timeOpen2 = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	623b      	str	r3, [r7, #32]
  	uint32_t opento1 = 0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	61fb      	str	r3, [r7, #28]
  	uint32_t opento2 = 0;
 8000a52:	2300      	movs	r3, #0
 8000a54:	61bb      	str	r3, [r7, #24]
  	uint8_t debug = 0;
 8000a56:	2300      	movs	r3, #0
 8000a58:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  	uint32_t timepre = 0;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	63bb      	str	r3, [r7, #56]	@ 0x38


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a60:	f000 f89c 	bl	8000b9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a64:	f000 f9d8 	bl	8000e18 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a68:	f000 f994 	bl	8000d94 <MX_DMA_Init>
  MX_I2C3_Init();
 8000a6c:	f000 f906 	bl	8000c7c <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8000a70:	f000 f944 	bl	8000cfc <MX_USART1_UART_Init>
  MX_CRC_Init();
 8000a74:	f000 f8e0 	bl	8000c38 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  muxInit();
 8000a78:	f7ff fd98 	bl	80005ac <muxInit>
  startSensorReadSequence();
 8000a7c:	f7ff fdbc 	bl	80005f8 <startSensorReadSequence>
  nslp_dma_init(&huart1, &hcrc);
 8000a80:	493f      	ldr	r1, [pc, #252]	@ (8000b80 <main+0x154>)
 8000a82:	4840      	ldr	r0, [pc, #256]	@ (8000b84 <main+0x158>)
 8000a84:	f000 fae8 	bl	8001058 <nslp_dma_init>
  		}
  		break;

  	}
	*/
  valve_set_openness(&bal1, 127);
 8000a88:	217f      	movs	r1, #127	@ 0x7f
 8000a8a:	483f      	ldr	r0, [pc, #252]	@ (8000b88 <main+0x15c>)
 8000a8c:	f000 fe4a 	bl	8001724 <valve_set_openness>
  valve_update(&bal1);
 8000a90:	483d      	ldr	r0, [pc, #244]	@ (8000b88 <main+0x15c>)
 8000a92:	f000 fe57 	bl	8001744 <valve_update>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  struct Packet Pressure = {
 8000a96:	4a3d      	ldr	r2, [pc, #244]	@ (8000b8c <main+0x160>)
 8000a98:	f107 0308 	add.w	r3, r7, #8
 8000a9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aa0:	e883 0003 	stmia.w	r3, {r0, r1}
			.type = 'p',
			.size = sizeof(pressureArray),
			.payload = pressureArray
		};

	  struct Packet Temperature = {
 8000aa4:	4a3a      	ldr	r2, [pc, #232]	@ (8000b90 <main+0x164>)
 8000aa6:	463b      	mov	r3, r7
 8000aa8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aac:	e883 0003 	stmia.w	r3, {r0, r1}
			.type = 't',
			.size = sizeof(temperatureArray),
			.payload = temperatureArray
		};

	  send_packet_dma(&Temperature);
 8000ab0:	463b      	mov	r3, r7
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f000 fafc 	bl	80010b0 <send_packet_dma>
	  send_packet_dma(&Pressure);
 8000ab8:	f107 0308 	add.w	r3, r7, #8
 8000abc:	4618      	mov	r0, r3
 8000abe:	f000 faf7 	bl	80010b0 <send_packet_dma>

	  valve_update(&bal1); //Purely while debugging
 8000ac2:	4831      	ldr	r0, [pc, #196]	@ (8000b88 <main+0x15c>)
 8000ac4:	f000 fe3e 	bl	8001744 <valve_update>

	  uint32_t time = HAL_GetTick();
 8000ac8:	f001 f832 	bl	8001b30 <HAL_GetTick>
 8000acc:	6178      	str	r0, [r7, #20]

	  if (time - timepre > 100){
 8000ace:	697a      	ldr	r2, [r7, #20]
 8000ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ad2:	1ad3      	subs	r3, r2, r3
 8000ad4:	2b64      	cmp	r3, #100	@ 0x64
 8000ad6:	d942      	bls.n	8000b5e <main+0x132>
		  if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)){
 8000ad8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000adc:	482d      	ldr	r0, [pc, #180]	@ (8000b94 <main+0x168>)
 8000ade:	f002 f95f 	bl	8002da0 <HAL_GPIO_ReadPin>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d138      	bne.n	8000b5a <main+0x12e>
			  switch (debug){
 8000ae8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000aec:	2b04      	cmp	r3, #4
 8000aee:	d826      	bhi.n	8000b3e <main+0x112>
 8000af0:	a201      	add	r2, pc, #4	@ (adr r2, 8000af8 <main+0xcc>)
 8000af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000af6:	bf00      	nop
 8000af8:	08000b0d 	.word	0x08000b0d
 8000afc:	08000b17 	.word	0x08000b17
 8000b00:	08000b21 	.word	0x08000b21
 8000b04:	08000b2b 	.word	0x08000b2b
 8000b08:	08000b35 	.word	0x08000b35
			  case 0:
				  valve_set_openness(&bal1, 0);
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	481e      	ldr	r0, [pc, #120]	@ (8000b88 <main+0x15c>)
 8000b10:	f000 fe08 	bl	8001724 <valve_set_openness>
				  break;
 8000b14:	e014      	b.n	8000b40 <main+0x114>
			  case 1:
				  valve_set_openness(&bal1, 255);
 8000b16:	21ff      	movs	r1, #255	@ 0xff
 8000b18:	481b      	ldr	r0, [pc, #108]	@ (8000b88 <main+0x15c>)
 8000b1a:	f000 fe03 	bl	8001724 <valve_set_openness>
				  break;
 8000b1e:	e00f      	b.n	8000b40 <main+0x114>
			  case 2:
				  valve_set_openness(&bal1, 127);
 8000b20:	217f      	movs	r1, #127	@ 0x7f
 8000b22:	4819      	ldr	r0, [pc, #100]	@ (8000b88 <main+0x15c>)
 8000b24:	f000 fdfe 	bl	8001724 <valve_set_openness>
				  break;
 8000b28:	e00a      	b.n	8000b40 <main+0x114>
			  case 3:
				  valve_set_openness(&bal1, 100);
 8000b2a:	2164      	movs	r1, #100	@ 0x64
 8000b2c:	4816      	ldr	r0, [pc, #88]	@ (8000b88 <main+0x15c>)
 8000b2e:	f000 fdf9 	bl	8001724 <valve_set_openness>
				  break;
 8000b32:	e005      	b.n	8000b40 <main+0x114>
			  case 4:
				  valve_set_openness(&bal1, 200);
 8000b34:	21c8      	movs	r1, #200	@ 0xc8
 8000b36:	4814      	ldr	r0, [pc, #80]	@ (8000b88 <main+0x15c>)
 8000b38:	f000 fdf4 	bl	8001724 <valve_set_openness>
				  break;
 8000b3c:	e000      	b.n	8000b40 <main+0x114>
			  default:
				  break;
 8000b3e:	bf00      	nop

			  }
			  if (debug > 5 ){debug = 0;}
 8000b40:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b44:	2b05      	cmp	r3, #5
 8000b46:	d903      	bls.n	8000b50 <main+0x124>
 8000b48:	2300      	movs	r3, #0
 8000b4a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000b4e:	e004      	b.n	8000b5a <main+0x12e>
			  else debug++;
 8000b50:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b54:	3301      	adds	r3, #1
 8000b56:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		  }
		  timepre = time;
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
	  }

	  rx = nslp_get_received_packet();
 8000b5e:	f000 fb63 	bl	8001228 <nslp_get_received_packet>
 8000b62:	4603      	mov	r3, r0
 8000b64:	4a0c      	ldr	r2, [pc, #48]	@ (8000b98 <main+0x16c>)
 8000b66:	6013      	str	r3, [r2, #0]
	  if (rx && rx->payload != NULL) {
 8000b68:	4b0b      	ldr	r3, [pc, #44]	@ (8000b98 <main+0x16c>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d092      	beq.n	8000a96 <main+0x6a>
 8000b70:	4b09      	ldr	r3, [pc, #36]	@ (8000b98 <main+0x16c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d08d      	beq.n	8000a96 <main+0x6a>
		  uint8_t yay = 1;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	74fb      	strb	r3, [r7, #19]
  {
 8000b7e:	e78a      	b.n	8000a96 <main+0x6a>
 8000b80:	200001c8 	.word	0x200001c8
 8000b84:	20000300 	.word	0x20000300
 8000b88:	20000038 	.word	0x20000038
 8000b8c:	08007170 	.word	0x08007170
 8000b90:	08007178 	.word	0x08007178
 8000b94:	48000800 	.word	0x48000800
 8000b98:	200001c4 	.word	0x200001c4

08000b9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b094      	sub	sp, #80	@ 0x50
 8000ba0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ba2:	f107 0318 	add.w	r3, r7, #24
 8000ba6:	2238      	movs	r2, #56	@ 0x38
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4618      	mov	r0, r3
 8000bac:	f006 fa9a 	bl	80070e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bb0:	1d3b      	adds	r3, r7, #4
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	605a      	str	r2, [r3, #4]
 8000bb8:	609a      	str	r2, [r3, #8]
 8000bba:	60da      	str	r2, [r3, #12]
 8000bbc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bbe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000bc2:	f004 f947 	bl	8004e54 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bd0:	2340      	movs	r3, #64	@ 0x40
 8000bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000be0:	2308      	movs	r3, #8
 8000be2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000be4:	2302      	movs	r3, #2
 8000be6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000be8:	2302      	movs	r3, #2
 8000bea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bec:	2302      	movs	r3, #2
 8000bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bf0:	f107 0318 	add.w	r3, r7, #24
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f004 f9e1 	bl	8004fbc <HAL_RCC_OscConfig>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000c00:	f000 f9aa 	bl	8000f58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c04:	230f      	movs	r3, #15
 8000c06:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c10:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000c14:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	2102      	movs	r1, #2
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f004 fcde 	bl	80055e0 <HAL_RCC_ClockConfig>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000c2a:	f000 f995 	bl	8000f58 <Error_Handler>
  }
}
 8000c2e:	bf00      	nop
 8000c30:	3750      	adds	r7, #80	@ 0x50
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
	...

08000c38 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c74 <MX_CRC_Init+0x3c>)
 8000c3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000c78 <MX_CRC_Init+0x40>)
 8000c40:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000c42:	4b0c      	ldr	r3, [pc, #48]	@ (8000c74 <MX_CRC_Init+0x3c>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000c48:	4b0a      	ldr	r3, [pc, #40]	@ (8000c74 <MX_CRC_Init+0x3c>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000c4e:	4b09      	ldr	r3, [pc, #36]	@ (8000c74 <MX_CRC_Init+0x3c>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000c54:	4b07      	ldr	r3, [pc, #28]	@ (8000c74 <MX_CRC_Init+0x3c>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000c5a:	4b06      	ldr	r3, [pc, #24]	@ (8000c74 <MX_CRC_Init+0x3c>)
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000c60:	4804      	ldr	r0, [pc, #16]	@ (8000c74 <MX_CRC_Init+0x3c>)
 8000c62:	f001 f8b3 	bl	8001dcc <HAL_CRC_Init>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000c6c:	f000 f974 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000c70:	bf00      	nop
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	200001c8 	.word	0x200001c8
 8000c78:	40023000 	.word	0x40023000

08000c7c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000c80:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000c82:	4a1c      	ldr	r2, [pc, #112]	@ (8000cf4 <MX_I2C3_Init+0x78>)
 8000c84:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00503D58;
 8000c86:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000c88:	4a1b      	ldr	r2, [pc, #108]	@ (8000cf8 <MX_I2C3_Init+0x7c>)
 8000c8a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000c8c:	4b18      	ldr	r3, [pc, #96]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c92:	4b17      	ldr	r3, [pc, #92]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c98:	4b15      	ldr	r3, [pc, #84]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000c9e:	4b14      	ldr	r3, [pc, #80]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ca4:	4b12      	ldr	r3, [pc, #72]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000caa:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000cb6:	480e      	ldr	r0, [pc, #56]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000cb8:	f002 f8a2 	bl	8002e00 <HAL_I2C_Init>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000cc2:	f000 f949 	bl	8000f58 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	4809      	ldr	r0, [pc, #36]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000cca:	f004 f82b 	bl	8004d24 <HAL_I2CEx_ConfigAnalogFilter>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000cd4:	f000 f940 	bl	8000f58 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4805      	ldr	r0, [pc, #20]	@ (8000cf0 <MX_I2C3_Init+0x74>)
 8000cdc:	f004 f86d 	bl	8004dba <HAL_I2CEx_ConfigDigitalFilter>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000ce6:	f000 f937 	bl	8000f58 <Error_Handler>
  /* USER CODE BEGIN I2C3_Init 2 */
  //__HAL_RCC_I2C3_CONFIG(RCC_I2C3CLKSOURCE_HSI);
  //__HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE END I2C3_Init 2 */

}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200001ec 	.word	0x200001ec
 8000cf4:	40007800 	.word	0x40007800
 8000cf8:	00503d58 	.word	0x00503d58

08000cfc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d00:	4b22      	ldr	r3, [pc, #136]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d02:	4a23      	ldr	r2, [pc, #140]	@ (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d06:	4b21      	ldr	r3, [pc, #132]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d08:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000d0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d0e:	4b1f      	ldr	r3, [pc, #124]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d14:	4b1d      	ldr	r3, [pc, #116]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d20:	4b1a      	ldr	r3, [pc, #104]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d22:	220c      	movs	r2, #12
 8000d24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d26:	4b19      	ldr	r3, [pc, #100]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d2c:	4b17      	ldr	r3, [pc, #92]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d32:	4b16      	ldr	r3, [pc, #88]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d38:	4b14      	ldr	r3, [pc, #80]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d3e:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d44:	4811      	ldr	r0, [pc, #68]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d46:	f005 f857 	bl	8005df8 <HAL_UART_Init>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000d50:	f000 f902 	bl	8000f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d54:	2100      	movs	r1, #0
 8000d56:	480d      	ldr	r0, [pc, #52]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d58:	f006 f8fa 	bl	8006f50 <HAL_UARTEx_SetTxFifoThreshold>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000d62:	f000 f8f9 	bl	8000f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d66:	2100      	movs	r1, #0
 8000d68:	4808      	ldr	r0, [pc, #32]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d6a:	f006 f92f 	bl	8006fcc <HAL_UARTEx_SetRxFifoThreshold>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000d74:	f000 f8f0 	bl	8000f58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000d78:	4804      	ldr	r0, [pc, #16]	@ (8000d8c <MX_USART1_UART_Init+0x90>)
 8000d7a:	f006 f8b0 	bl	8006ede <HAL_UARTEx_DisableFifoMode>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000d84:	f000 f8e8 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d88:	bf00      	nop
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20000300 	.word	0x20000300
 8000d90:	40013800 	.word	0x40013800

08000d94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8000e14 <MX_DMA_Init+0x80>)
 8000d9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d9e:	4a1d      	ldr	r2, [pc, #116]	@ (8000e14 <MX_DMA_Init+0x80>)
 8000da0:	f043 0304 	orr.w	r3, r3, #4
 8000da4:	6493      	str	r3, [r2, #72]	@ 0x48
 8000da6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e14 <MX_DMA_Init+0x80>)
 8000da8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000daa:	f003 0304 	and.w	r3, r3, #4
 8000dae:	607b      	str	r3, [r7, #4]
 8000db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000db2:	4b18      	ldr	r3, [pc, #96]	@ (8000e14 <MX_DMA_Init+0x80>)
 8000db4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000db6:	4a17      	ldr	r2, [pc, #92]	@ (8000e14 <MX_DMA_Init+0x80>)
 8000db8:	f043 0301 	orr.w	r3, r3, #1
 8000dbc:	6493      	str	r3, [r2, #72]	@ 0x48
 8000dbe:	4b15      	ldr	r3, [pc, #84]	@ (8000e14 <MX_DMA_Init+0x80>)
 8000dc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	603b      	str	r3, [r7, #0]
 8000dc8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2100      	movs	r1, #0
 8000dce:	200b      	movs	r0, #11
 8000dd0:	f000 ffb9 	bl	8001d46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000dd4:	200b      	movs	r0, #11
 8000dd6:	f000 ffd0 	bl	8001d7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2100      	movs	r1, #0
 8000dde:	200c      	movs	r0, #12
 8000de0:	f000 ffb1 	bl	8001d46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000de4:	200c      	movs	r0, #12
 8000de6:	f000 ffc8 	bl	8001d7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2100      	movs	r1, #0
 8000dee:	200d      	movs	r0, #13
 8000df0:	f000 ffa9 	bl	8001d46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000df4:	200d      	movs	r0, #13
 8000df6:	f000 ffc0 	bl	8001d7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	200e      	movs	r0, #14
 8000e00:	f000 ffa1 	bl	8001d46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000e04:	200e      	movs	r0, #14
 8000e06:	f000 ffb8 	bl	8001d7a <HAL_NVIC_EnableIRQ>

}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40021000 	.word	0x40021000

08000e18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b08a      	sub	sp, #40	@ 0x28
 8000e1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1e:	f107 0314 	add.w	r3, r7, #20
 8000e22:	2200      	movs	r2, #0
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	605a      	str	r2, [r3, #4]
 8000e28:	609a      	str	r2, [r3, #8]
 8000e2a:	60da      	str	r2, [r3, #12]
 8000e2c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2e:	4b47      	ldr	r3, [pc, #284]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e32:	4a46      	ldr	r2, [pc, #280]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e34:	f043 0304 	orr.w	r3, r3, #4
 8000e38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e3a:	4b44      	ldr	r3, [pc, #272]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3e:	f003 0304 	and.w	r3, r3, #4
 8000e42:	613b      	str	r3, [r7, #16]
 8000e44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e46:	4b41      	ldr	r3, [pc, #260]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4a:	4a40      	ldr	r2, [pc, #256]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e4c:	f043 0320 	orr.w	r3, r3, #32
 8000e50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e52:	4b3e      	ldr	r3, [pc, #248]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e56:	f003 0320 	and.w	r3, r3, #32
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5e:	4b3b      	ldr	r3, [pc, #236]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e62:	4a3a      	ldr	r2, [pc, #232]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e64:	f043 0302 	orr.w	r3, r3, #2
 8000e68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e6a:	4b38      	ldr	r3, [pc, #224]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6e:	f003 0302 	and.w	r3, r3, #2
 8000e72:	60bb      	str	r3, [r7, #8]
 8000e74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e76:	4b35      	ldr	r3, [pc, #212]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e7a:	4a34      	ldr	r2, [pc, #208]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e7c:	f043 0301 	orr.w	r3, r3, #1
 8000e80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e82:	4b32      	ldr	r3, [pc, #200]	@ (8000f4c <MX_GPIO_Init+0x134>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e86:	f003 0301 	and.w	r3, r3, #1
 8000e8a:	607b      	str	r3, [r7, #4]
 8000e8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	f44f 41c1 	mov.w	r1, #24704	@ 0x6080
 8000e94:	482e      	ldr	r0, [pc, #184]	@ (8000f50 <MX_GPIO_Init+0x138>)
 8000e96:	f001 ff9b 	bl	8002dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ea0:	482c      	ldr	r0, [pc, #176]	@ (8000f54 <MX_GPIO_Init+0x13c>)
 8000ea2:	f001 ff95 	bl	8002dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f44f 4107 	mov.w	r1, #34560	@ 0x8700
 8000eac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eb0:	f001 ff8e 	bl	8002dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7;
 8000eb4:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 8000eb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ec6:	f107 0314 	add.w	r3, r7, #20
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4820      	ldr	r0, [pc, #128]	@ (8000f50 <MX_GPIO_Init+0x138>)
 8000ece:	f001 fd03 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 8000ed2:	f248 0303 	movw	r3, #32771	@ 0x8003
 8000ed6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee0:	f107 0314 	add.w	r3, r7, #20
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	481a      	ldr	r0, [pc, #104]	@ (8000f50 <MX_GPIO_Init+0x138>)
 8000ee8:	f001 fcf6 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000eec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ef0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	4619      	mov	r1, r3
 8000f00:	4814      	ldr	r0, [pc, #80]	@ (8000f54 <MX_GPIO_Init+0x13c>)
 8000f02:	f001 fce9 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	2300      	movs	r3, #0
 8000f16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f18:	f107 0314 	add.w	r3, r7, #20
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	480d      	ldr	r0, [pc, #52]	@ (8000f54 <MX_GPIO_Init+0x13c>)
 8000f20:	f001 fcda 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 8000f24:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 8000f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2300      	movs	r3, #0
 8000f34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f40:	f001 fcca 	bl	80028d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f44:	bf00      	nop
 8000f46:	3728      	adds	r7, #40	@ 0x28
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	48000800 	.word	0x48000800
 8000f54:	48000400 	.word	0x48000400

08000f58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f5c:	b672      	cpsid	i
}
 8000f5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <Error_Handler+0x8>

08000f64 <tx_queue_is_empty>:
// --- Transmit queue ---
static struct Packet *txQueue[NSLP_TX_QUEUE_SIZE];
static int txHead = 0;
static int txTail = 0;

static int tx_queue_is_empty() {
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
    return txHead == txTail;
 8000f68:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <tx_queue_is_empty+0x20>)
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <tx_queue_is_empty+0x24>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	bf0c      	ite	eq
 8000f74:	2301      	moveq	r3, #1
 8000f76:	2300      	movne	r3, #0
 8000f78:	b2db      	uxtb	r3, r3
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	200007bc 	.word	0x200007bc
 8000f88:	200007c0 	.word	0x200007c0

08000f8c <tx_queue_is_full>:

static int tx_queue_is_full() {
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
    return ((txTail + 1) % NSLP_TX_QUEUE_SIZE) == txHead;
 8000f90:	4b0a      	ldr	r3, [pc, #40]	@ (8000fbc <tx_queue_is_full+0x30>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	3301      	adds	r3, #1
 8000f96:	425a      	negs	r2, r3
 8000f98:	f003 0307 	and.w	r3, r3, #7
 8000f9c:	f002 0207 	and.w	r2, r2, #7
 8000fa0:	bf58      	it	pl
 8000fa2:	4253      	negpl	r3, r2
 8000fa4:	4a06      	ldr	r2, [pc, #24]	@ (8000fc0 <tx_queue_is_full+0x34>)
 8000fa6:	6812      	ldr	r2, [r2, #0]
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	bf0c      	ite	eq
 8000fac:	2301      	moveq	r3, #1
 8000fae:	2300      	movne	r3, #0
 8000fb0:	b2db      	uxtb	r3, r3
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	200007c0 	.word	0x200007c0
 8000fc0:	200007bc 	.word	0x200007bc

08000fc4 <tx_queue_enqueue>:

static void tx_queue_enqueue(struct Packet *p) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
    if (!tx_queue_is_full()) {
 8000fcc:	f7ff ffde 	bl	8000f8c <tx_queue_is_full>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d111      	bne.n	8000ffa <tx_queue_enqueue+0x36>
        txQueue[txTail] = p;
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <tx_queue_enqueue+0x40>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	490b      	ldr	r1, [pc, #44]	@ (8001008 <tx_queue_enqueue+0x44>)
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        txTail = (txTail + 1) % NSLP_TX_QUEUE_SIZE;
 8000fe2:	4b08      	ldr	r3, [pc, #32]	@ (8001004 <tx_queue_enqueue+0x40>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	425a      	negs	r2, r3
 8000fea:	f003 0307 	and.w	r3, r3, #7
 8000fee:	f002 0207 	and.w	r2, r2, #7
 8000ff2:	bf58      	it	pl
 8000ff4:	4253      	negpl	r3, r2
 8000ff6:	4a03      	ldr	r2, [pc, #12]	@ (8001004 <tx_queue_enqueue+0x40>)
 8000ff8:	6013      	str	r3, [r2, #0]
    }
}
 8000ffa:	bf00      	nop
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	200007c0 	.word	0x200007c0
 8001008:	2000079c 	.word	0x2000079c

0800100c <tx_queue_dequeue>:

static struct Packet* tx_queue_dequeue() {
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
    if (tx_queue_is_empty()) return NULL;
 8001012:	f7ff ffa7 	bl	8000f64 <tx_queue_is_empty>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <tx_queue_dequeue+0x14>
 800101c:	2300      	movs	r3, #0
 800101e:	e012      	b.n	8001046 <tx_queue_dequeue+0x3a>
    struct Packet *p = txQueue[txHead];
 8001020:	4b0b      	ldr	r3, [pc, #44]	@ (8001050 <tx_queue_dequeue+0x44>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a0b      	ldr	r2, [pc, #44]	@ (8001054 <tx_queue_dequeue+0x48>)
 8001026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800102a:	607b      	str	r3, [r7, #4]
    txHead = (txHead + 1) % NSLP_TX_QUEUE_SIZE;
 800102c:	4b08      	ldr	r3, [pc, #32]	@ (8001050 <tx_queue_dequeue+0x44>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	3301      	adds	r3, #1
 8001032:	425a      	negs	r2, r3
 8001034:	f003 0307 	and.w	r3, r3, #7
 8001038:	f002 0207 	and.w	r2, r2, #7
 800103c:	bf58      	it	pl
 800103e:	4253      	negpl	r3, r2
 8001040:	4a03      	ldr	r2, [pc, #12]	@ (8001050 <tx_queue_dequeue+0x44>)
 8001042:	6013      	str	r3, [r2, #0]
    return p;
 8001044:	687b      	ldr	r3, [r7, #4]
}
 8001046:	4618      	mov	r0, r3
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	200007bc 	.word	0x200007bc
 8001054:	2000079c 	.word	0x2000079c

08001058 <nslp_dma_init>:

void nslp_dma_init(UART_HandleTypeDef *huart, CRC_HandleTypeDef *hcrc) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
    nslp_dma_ctx.uart = huart;
 8001062:	4a0f      	ldr	r2, [pc, #60]	@ (80010a0 <nslp_dma_init+0x48>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6013      	str	r3, [r2, #0]
    nslp_dma_ctx.crc = hcrc;
 8001068:	4a0d      	ldr	r2, [pc, #52]	@ (80010a0 <nslp_dma_init+0x48>)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	6053      	str	r3, [r2, #4]
    txHead = txTail = 0;
 800106e:	4b0d      	ldr	r3, [pc, #52]	@ (80010a4 <nslp_dma_init+0x4c>)
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	4b0b      	ldr	r3, [pc, #44]	@ (80010a4 <nslp_dma_init+0x4c>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a0b      	ldr	r2, [pc, #44]	@ (80010a8 <nslp_dma_init+0x50>)
 800107a:	6013      	str	r3, [r2, #0]
    txDone = 1;
 800107c:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <nslp_dma_init+0x54>)
 800107e:	2201      	movs	r2, #1
 8001080:	701a      	strb	r2, [r3, #0]

    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f042 0210 	orr.w	r2, r2, #16
 8001090:	601a      	str	r2, [r3, #0]
    nslp_start_rx_idle_dma();
 8001092:	f000 f8b9 	bl	8001208 <nslp_start_rx_idle_dma>
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000454 	.word	0x20000454
 80010a4:	200007c0 	.word	0x200007c0
 80010a8:	200007bc 	.word	0x200007bc
 80010ac:	2000006c 	.word	0x2000006c

080010b0 <send_packet_dma>:

void send_packet_dma(struct Packet *p) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
    if (!p || p->size > MAX_PACKET_SIZE) return;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d042      	beq.n	8001144 <send_packet_dma+0x94>

    tx_queue_enqueue(p);
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ff80 	bl	8000fc4 <tx_queue_enqueue>

    if (txDone) {
 80010c4:	4b21      	ldr	r3, [pc, #132]	@ (800114c <send_packet_dma+0x9c>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d03c      	beq.n	8001146 <send_packet_dma+0x96>
        struct Packet *next = tx_queue_dequeue();
 80010cc:	f7ff ff9e 	bl	800100c <tx_queue_dequeue>
 80010d0:	6178      	str	r0, [r7, #20]
        if (next) {
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d036      	beq.n	8001146 <send_packet_dma+0x96>
            uint16_t packetSize = HEADER_SIZE + next->size;
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	785b      	ldrb	r3, [r3, #1]
 80010dc:	3302      	adds	r3, #2
 80010de:	827b      	strh	r3, [r7, #18]
            uint16_t totalSize = FRAME_START_SIZE + packetSize + CHECKSUM_SIZE;
 80010e0:	8a7b      	ldrh	r3, [r7, #18]
 80010e2:	3305      	adds	r3, #5
 80010e4:	823b      	strh	r3, [r7, #16]

            nslp_dma_ctx.txBuffer[0] = FRAME_START;
 80010e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001150 <send_packet_dma+0xa0>)
 80010e8:	227e      	movs	r2, #126	@ 0x7e
 80010ea:	721a      	strb	r2, [r3, #8]
            nslp_dma_ctx.txBuffer[1] = next->type;
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	4b17      	ldr	r3, [pc, #92]	@ (8001150 <send_packet_dma+0xa0>)
 80010f2:	725a      	strb	r2, [r3, #9]
            nslp_dma_ctx.txBuffer[2] = next->size;
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	785a      	ldrb	r2, [r3, #1]
 80010f8:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <send_packet_dma+0xa0>)
 80010fa:	729a      	strb	r2, [r3, #10]

            memcpy(&nslp_dma_ctx.txBuffer[3], next->payload, next->size);
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	6859      	ldr	r1, [r3, #4]
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	785b      	ldrb	r3, [r3, #1]
 8001104:	461a      	mov	r2, r3
 8001106:	4813      	ldr	r0, [pc, #76]	@ (8001154 <send_packet_dma+0xa4>)
 8001108:	f006 f818 	bl	800713c <memcpy>

            uint32_t crc = HAL_CRC_Calculate(nslp_dma_ctx.crc, (uint32_t *)&nslp_dma_ctx.txBuffer[1], packetSize);
 800110c:	4b10      	ldr	r3, [pc, #64]	@ (8001150 <send_packet_dma+0xa0>)
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	8a7a      	ldrh	r2, [r7, #18]
 8001112:	4911      	ldr	r1, [pc, #68]	@ (8001158 <send_packet_dma+0xa8>)
 8001114:	4618      	mov	r0, r3
 8001116:	f000 febd 	bl	8001e94 <HAL_CRC_Calculate>
 800111a:	4603      	mov	r3, r0
 800111c:	60fb      	str	r3, [r7, #12]
            memcpy(&nslp_dma_ctx.txBuffer[3 + next->size], &crc, CHECKSUM_SIZE);
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	785b      	ldrb	r3, [r3, #1]
 8001122:	3303      	adds	r3, #3
 8001124:	3308      	adds	r3, #8
 8001126:	4a0a      	ldr	r2, [pc, #40]	@ (8001150 <send_packet_dma+0xa0>)
 8001128:	4413      	add	r3, r2
 800112a:	68fa      	ldr	r2, [r7, #12]
 800112c:	601a      	str	r2, [r3, #0]

            txDone = 0;
 800112e:	4b07      	ldr	r3, [pc, #28]	@ (800114c <send_packet_dma+0x9c>)
 8001130:	2200      	movs	r2, #0
 8001132:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit_DMA(nslp_dma_ctx.uart, nslp_dma_ctx.txBuffer, totalSize);
 8001134:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <send_packet_dma+0xa0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	8a3a      	ldrh	r2, [r7, #16]
 800113a:	4908      	ldr	r1, [pc, #32]	@ (800115c <send_packet_dma+0xac>)
 800113c:	4618      	mov	r0, r3
 800113e:	f004 feab 	bl	8005e98 <HAL_UART_Transmit_DMA>
 8001142:	e000      	b.n	8001146 <send_packet_dma+0x96>
    if (!p || p->size > MAX_PACKET_SIZE) return;
 8001144:	bf00      	nop
        }
    }
}
 8001146:	3718      	adds	r7, #24
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	2000006c 	.word	0x2000006c
 8001150:	20000454 	.word	0x20000454
 8001154:	2000045f 	.word	0x2000045f
 8001158:	2000045d 	.word	0x2000045d
 800115c:	2000045c 	.word	0x2000045c

08001160 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
    if (huart != nslp_dma_ctx.uart) return;
 8001168:	4b22      	ldr	r3, [pc, #136]	@ (80011f4 <HAL_UART_TxCpltCallback+0x94>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	429a      	cmp	r2, r3
 8001170:	d13c      	bne.n	80011ec <HAL_UART_TxCpltCallback+0x8c>

    struct Packet *next = tx_queue_dequeue();
 8001172:	f7ff ff4b 	bl	800100c <tx_queue_dequeue>
 8001176:	6178      	str	r0, [r7, #20]
    if (next) {
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d032      	beq.n	80011e4 <HAL_UART_TxCpltCallback+0x84>
        uint16_t packetSize = HEADER_SIZE + next->size;
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	785b      	ldrb	r3, [r3, #1]
 8001182:	3302      	adds	r3, #2
 8001184:	827b      	strh	r3, [r7, #18]
        uint16_t totalSize = FRAME_START_SIZE + packetSize + CHECKSUM_SIZE;
 8001186:	8a7b      	ldrh	r3, [r7, #18]
 8001188:	3305      	adds	r3, #5
 800118a:	823b      	strh	r3, [r7, #16]

        nslp_dma_ctx.txBuffer[0] = FRAME_START;
 800118c:	4b19      	ldr	r3, [pc, #100]	@ (80011f4 <HAL_UART_TxCpltCallback+0x94>)
 800118e:	227e      	movs	r2, #126	@ 0x7e
 8001190:	721a      	strb	r2, [r3, #8]
        nslp_dma_ctx.txBuffer[1] = next->type;
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	781a      	ldrb	r2, [r3, #0]
 8001196:	4b17      	ldr	r3, [pc, #92]	@ (80011f4 <HAL_UART_TxCpltCallback+0x94>)
 8001198:	725a      	strb	r2, [r3, #9]
        nslp_dma_ctx.txBuffer[2] = next->size;
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	785a      	ldrb	r2, [r3, #1]
 800119e:	4b15      	ldr	r3, [pc, #84]	@ (80011f4 <HAL_UART_TxCpltCallback+0x94>)
 80011a0:	729a      	strb	r2, [r3, #10]

        memcpy(&nslp_dma_ctx.txBuffer[3], next->payload, next->size);
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	6859      	ldr	r1, [r3, #4]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	785b      	ldrb	r3, [r3, #1]
 80011aa:	461a      	mov	r2, r3
 80011ac:	4812      	ldr	r0, [pc, #72]	@ (80011f8 <HAL_UART_TxCpltCallback+0x98>)
 80011ae:	f005 ffc5 	bl	800713c <memcpy>

        uint32_t crc = HAL_CRC_Calculate(nslp_dma_ctx.crc, (uint32_t *)&nslp_dma_ctx.txBuffer[1], packetSize);
 80011b2:	4b10      	ldr	r3, [pc, #64]	@ (80011f4 <HAL_UART_TxCpltCallback+0x94>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	8a7a      	ldrh	r2, [r7, #18]
 80011b8:	4910      	ldr	r1, [pc, #64]	@ (80011fc <HAL_UART_TxCpltCallback+0x9c>)
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 fe6a 	bl	8001e94 <HAL_CRC_Calculate>
 80011c0:	4603      	mov	r3, r0
 80011c2:	60fb      	str	r3, [r7, #12]
        memcpy(&nslp_dma_ctx.txBuffer[3 + next->size], &crc, CHECKSUM_SIZE);
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	785b      	ldrb	r3, [r3, #1]
 80011c8:	3303      	adds	r3, #3
 80011ca:	3308      	adds	r3, #8
 80011cc:	4a09      	ldr	r2, [pc, #36]	@ (80011f4 <HAL_UART_TxCpltCallback+0x94>)
 80011ce:	4413      	add	r3, r2
 80011d0:	68fa      	ldr	r2, [r7, #12]
 80011d2:	601a      	str	r2, [r3, #0]

        HAL_UART_Transmit_DMA(nslp_dma_ctx.uart, nslp_dma_ctx.txBuffer, totalSize);
 80011d4:	4b07      	ldr	r3, [pc, #28]	@ (80011f4 <HAL_UART_TxCpltCallback+0x94>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	8a3a      	ldrh	r2, [r7, #16]
 80011da:	4909      	ldr	r1, [pc, #36]	@ (8001200 <HAL_UART_TxCpltCallback+0xa0>)
 80011dc:	4618      	mov	r0, r3
 80011de:	f004 fe5b 	bl	8005e98 <HAL_UART_Transmit_DMA>
 80011e2:	e004      	b.n	80011ee <HAL_UART_TxCpltCallback+0x8e>
    } else {
        txDone = 1;
 80011e4:	4b07      	ldr	r3, [pc, #28]	@ (8001204 <HAL_UART_TxCpltCallback+0xa4>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	701a      	strb	r2, [r3, #0]
 80011ea:	e000      	b.n	80011ee <HAL_UART_TxCpltCallback+0x8e>
    if (huart != nslp_dma_ctx.uart) return;
 80011ec:	bf00      	nop
    }
}
 80011ee:	3718      	adds	r7, #24
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000454 	.word	0x20000454
 80011f8:	2000045f 	.word	0x2000045f
 80011fc:	2000045d 	.word	0x2000045d
 8001200:	2000045c 	.word	0x2000045c
 8001204:	2000006c 	.word	0x2000006c

08001208 <nslp_start_rx_idle_dma>:

void nslp_start_rx_idle_dma(void) {
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
    HAL_UART_Receive_DMA(nslp_dma_ctx.uart, nslp_dma_ctx.rxBuffer, NSLP_RX_BUFFER_SIZE);
 800120c:	4b04      	ldr	r3, [pc, #16]	@ (8001220 <nslp_start_rx_idle_dma+0x18>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001214:	4903      	ldr	r1, [pc, #12]	@ (8001224 <nslp_start_rx_idle_dma+0x1c>)
 8001216:	4618      	mov	r0, r3
 8001218:	f004 febe 	bl	8005f98 <HAL_UART_Receive_DMA>
}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000454 	.word	0x20000454
 8001224:	20000562 	.word	0x20000562

08001228 <nslp_get_received_packet>:
    }

    nslp_start_rx_idle_dma();
}

struct Packet* nslp_get_received_packet(void) {
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
    return &nslp_dma_ctx.rxPacket;
 800122c:	4b02      	ldr	r3, [pc, #8]	@ (8001238 <nslp_get_received_packet+0x10>)
}
 800122e:	4618      	mov	r0, r3
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	20000794 	.word	0x20000794

0800123c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001242:	4b0f      	ldr	r3, [pc, #60]	@ (8001280 <HAL_MspInit+0x44>)
 8001244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001246:	4a0e      	ldr	r2, [pc, #56]	@ (8001280 <HAL_MspInit+0x44>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6613      	str	r3, [r2, #96]	@ 0x60
 800124e:	4b0c      	ldr	r3, [pc, #48]	@ (8001280 <HAL_MspInit+0x44>)
 8001250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800125a:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <HAL_MspInit+0x44>)
 800125c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800125e:	4a08      	ldr	r2, [pc, #32]	@ (8001280 <HAL_MspInit+0x44>)
 8001260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001264:	6593      	str	r3, [r2, #88]	@ 0x58
 8001266:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <HAL_MspInit+0x44>)
 8001268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800126a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001272:	f003 fe93 	bl	8004f9c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40021000 	.word	0x40021000

08001284 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001284:	b480      	push	{r7}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <HAL_CRC_MspInit+0x38>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d10b      	bne.n	80012ae <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001296:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <HAL_CRC_MspInit+0x3c>)
 8001298:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800129a:	4a09      	ldr	r2, [pc, #36]	@ (80012c0 <HAL_CRC_MspInit+0x3c>)
 800129c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80012a2:	4b07      	ldr	r3, [pc, #28]	@ (80012c0 <HAL_CRC_MspInit+0x3c>)
 80012a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80012ae:	bf00      	nop
 80012b0:	3714      	adds	r7, #20
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	40023000 	.word	0x40023000
 80012c0:	40021000 	.word	0x40021000

080012c4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b09a      	sub	sp, #104	@ 0x68
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012dc:	f107 0310 	add.w	r3, r7, #16
 80012e0:	2244      	movs	r2, #68	@ 0x44
 80012e2:	2100      	movs	r1, #0
 80012e4:	4618      	mov	r0, r3
 80012e6:	f005 fefd 	bl	80070e4 <memset>
  if(hi2c->Instance==I2C3)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a52      	ldr	r2, [pc, #328]	@ (8001438 <HAL_I2C_MspInit+0x174>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	f040 809c 	bne.w	800142e <HAL_I2C_MspInit+0x16a>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80012f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012fa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80012fc:	2300      	movs	r3, #0
 80012fe:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001300:	f107 0310 	add.w	r3, r7, #16
 8001304:	4618      	mov	r0, r3
 8001306:	f004 fb87 	bl	8005a18 <HAL_RCCEx_PeriphCLKConfig>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001310:	f7ff fe22 	bl	8000f58 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001314:	4b49      	ldr	r3, [pc, #292]	@ (800143c <HAL_I2C_MspInit+0x178>)
 8001316:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001318:	4a48      	ldr	r2, [pc, #288]	@ (800143c <HAL_I2C_MspInit+0x178>)
 800131a:	f043 0304 	orr.w	r3, r3, #4
 800131e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001320:	4b46      	ldr	r3, [pc, #280]	@ (800143c <HAL_I2C_MspInit+0x178>)
 8001322:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800132c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001330:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001332:	2312      	movs	r3, #18
 8001334:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001336:	2301      	movs	r3, #1
 8001338:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800133a:	2302      	movs	r3, #2
 800133c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 800133e:	2308      	movs	r3, #8
 8001340:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001342:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001346:	4619      	mov	r1, r3
 8001348:	483d      	ldr	r0, [pc, #244]	@ (8001440 <HAL_I2C_MspInit+0x17c>)
 800134a:	f001 fac5 	bl	80028d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800134e:	4b3b      	ldr	r3, [pc, #236]	@ (800143c <HAL_I2C_MspInit+0x178>)
 8001350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001352:	4a3a      	ldr	r2, [pc, #232]	@ (800143c <HAL_I2C_MspInit+0x178>)
 8001354:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001358:	6593      	str	r3, [r2, #88]	@ 0x58
 800135a:	4b38      	ldr	r3, [pc, #224]	@ (800143c <HAL_I2C_MspInit+0x178>)
 800135c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800135e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]

    /* I2C3 DMA Init */
    /* I2C3_TX Init */
    hdma_i2c3_tx.Instance = DMA1_Channel1;
 8001366:	4b37      	ldr	r3, [pc, #220]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 8001368:	4a37      	ldr	r2, [pc, #220]	@ (8001448 <HAL_I2C_MspInit+0x184>)
 800136a:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Request = DMA_REQUEST_I2C3_TX;
 800136c:	4b35      	ldr	r3, [pc, #212]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 800136e:	2215      	movs	r2, #21
 8001370:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001372:	4b34      	ldr	r3, [pc, #208]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 8001374:	2210      	movs	r2, #16
 8001376:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001378:	4b32      	ldr	r3, [pc, #200]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800137e:	4b31      	ldr	r3, [pc, #196]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 8001380:	2280      	movs	r2, #128	@ 0x80
 8001382:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001384:	4b2f      	ldr	r3, [pc, #188]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 8001386:	2200      	movs	r2, #0
 8001388:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800138a:	4b2e      	ldr	r3, [pc, #184]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 800138c:	2200      	movs	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 8001390:	4b2c      	ldr	r3, [pc, #176]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 8001392:	2200      	movs	r2, #0
 8001394:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001396:	4b2b      	ldr	r3, [pc, #172]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 8001398:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800139c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 800139e:	4829      	ldr	r0, [pc, #164]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 80013a0:	f000 ff1c 	bl	80021dc <HAL_DMA_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <HAL_I2C_MspInit+0xea>
    {
      Error_Handler();
 80013aa:	f7ff fdd5 	bl	8000f58 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c3_tx);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a24      	ldr	r2, [pc, #144]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 80013b2:	639a      	str	r2, [r3, #56]	@ 0x38
 80013b4:	4a23      	ldr	r2, [pc, #140]	@ (8001444 <HAL_I2C_MspInit+0x180>)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3_RX Init */
    hdma_i2c3_rx.Instance = DMA1_Channel2;
 80013ba:	4b24      	ldr	r3, [pc, #144]	@ (800144c <HAL_I2C_MspInit+0x188>)
 80013bc:	4a24      	ldr	r2, [pc, #144]	@ (8001450 <HAL_I2C_MspInit+0x18c>)
 80013be:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Request = DMA_REQUEST_I2C3_RX;
 80013c0:	4b22      	ldr	r3, [pc, #136]	@ (800144c <HAL_I2C_MspInit+0x188>)
 80013c2:	2214      	movs	r2, #20
 80013c4:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013c6:	4b21      	ldr	r3, [pc, #132]	@ (800144c <HAL_I2C_MspInit+0x188>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013cc:	4b1f      	ldr	r3, [pc, #124]	@ (800144c <HAL_I2C_MspInit+0x188>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80013d2:	4b1e      	ldr	r3, [pc, #120]	@ (800144c <HAL_I2C_MspInit+0x188>)
 80013d4:	2280      	movs	r2, #128	@ 0x80
 80013d6:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013d8:	4b1c      	ldr	r3, [pc, #112]	@ (800144c <HAL_I2C_MspInit+0x188>)
 80013da:	2200      	movs	r2, #0
 80013dc:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013de:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <HAL_I2C_MspInit+0x188>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 80013e4:	4b19      	ldr	r3, [pc, #100]	@ (800144c <HAL_I2C_MspInit+0x188>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80013ea:	4b18      	ldr	r3, [pc, #96]	@ (800144c <HAL_I2C_MspInit+0x188>)
 80013ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013f0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 80013f2:	4816      	ldr	r0, [pc, #88]	@ (800144c <HAL_I2C_MspInit+0x188>)
 80013f4:	f000 fef2 	bl	80021dc <HAL_DMA_Init>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <HAL_I2C_MspInit+0x13e>
    {
      Error_Handler();
 80013fe:	f7ff fdab 	bl	8000f58 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a11      	ldr	r2, [pc, #68]	@ (800144c <HAL_I2C_MspInit+0x188>)
 8001406:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001408:	4a10      	ldr	r2, [pc, #64]	@ (800144c <HAL_I2C_MspInit+0x188>)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2100      	movs	r1, #0
 8001412:	205c      	movs	r0, #92	@ 0x5c
 8001414:	f000 fc97 	bl	8001d46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8001418:	205c      	movs	r0, #92	@ 0x5c
 800141a:	f000 fcae 	bl	8001d7a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 800141e:	2200      	movs	r2, #0
 8001420:	2100      	movs	r1, #0
 8001422:	205d      	movs	r0, #93	@ 0x5d
 8001424:	f000 fc8f 	bl	8001d46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8001428:	205d      	movs	r0, #93	@ 0x5d
 800142a:	f000 fca6 	bl	8001d7a <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 800142e:	bf00      	nop
 8001430:	3768      	adds	r7, #104	@ 0x68
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40007800 	.word	0x40007800
 800143c:	40021000 	.word	0x40021000
 8001440:	48000800 	.word	0x48000800
 8001444:	20000240 	.word	0x20000240
 8001448:	40020008 	.word	0x40020008
 800144c:	200002a0 	.word	0x200002a0
 8001450:	4002001c 	.word	0x4002001c

08001454 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a13      	ldr	r2, [pc, #76]	@ (80014b0 <HAL_I2C_MspDeInit+0x5c>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d11f      	bne.n	80014a6 <HAL_I2C_MspDeInit+0x52>
  {
    /* USER CODE BEGIN I2C3_MspDeInit 0 */

    /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001466:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <HAL_I2C_MspDeInit+0x60>)
 8001468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146a:	4a12      	ldr	r2, [pc, #72]	@ (80014b4 <HAL_I2C_MspDeInit+0x60>)
 800146c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001470:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 8001472:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001476:	4810      	ldr	r0, [pc, #64]	@ (80014b8 <HAL_I2C_MspDeInit+0x64>)
 8001478:	f001 fbb0 	bl	8002bdc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 800147c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001480:	480d      	ldr	r0, [pc, #52]	@ (80014b8 <HAL_I2C_MspDeInit+0x64>)
 8001482:	f001 fbab 	bl	8002bdc <HAL_GPIO_DeInit>

    /* I2C3 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmatx);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800148a:	4618      	mov	r0, r3
 800148c:	f000 ff4e 	bl	800232c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001494:	4618      	mov	r0, r3
 8001496:	f000 ff49 	bl	800232c <HAL_DMA_DeInit>

    /* I2C3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 800149a:	205c      	movs	r0, #92	@ 0x5c
 800149c:	f000 fc7b 	bl	8001d96 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 80014a0:	205d      	movs	r0, #93	@ 0x5d
 80014a2:	f000 fc78 	bl	8001d96 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40007800 	.word	0x40007800
 80014b4:	40021000 	.word	0x40021000
 80014b8:	48000800 	.word	0x48000800

080014bc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b09a      	sub	sp, #104	@ 0x68
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]
 80014d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014d4:	f107 0310 	add.w	r3, r7, #16
 80014d8:	2244      	movs	r2, #68	@ 0x44
 80014da:	2100      	movs	r1, #0
 80014dc:	4618      	mov	r0, r3
 80014de:	f005 fe01 	bl	80070e4 <memset>
  if(huart->Instance==USART1)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a49      	ldr	r2, [pc, #292]	@ (800160c <HAL_UART_MspInit+0x150>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	f040 808b 	bne.w	8001604 <HAL_UART_MspInit+0x148>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80014ee:	2301      	movs	r3, #1
 80014f0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80014f2:	2300      	movs	r3, #0
 80014f4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014f6:	f107 0310 	add.w	r3, r7, #16
 80014fa:	4618      	mov	r0, r3
 80014fc:	f004 fa8c 	bl	8005a18 <HAL_RCCEx_PeriphCLKConfig>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001506:	f7ff fd27 	bl	8000f58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800150a:	4b41      	ldr	r3, [pc, #260]	@ (8001610 <HAL_UART_MspInit+0x154>)
 800150c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800150e:	4a40      	ldr	r2, [pc, #256]	@ (8001610 <HAL_UART_MspInit+0x154>)
 8001510:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001514:	6613      	str	r3, [r2, #96]	@ 0x60
 8001516:	4b3e      	ldr	r3, [pc, #248]	@ (8001610 <HAL_UART_MspInit+0x154>)
 8001518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800151a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001522:	4b3b      	ldr	r3, [pc, #236]	@ (8001610 <HAL_UART_MspInit+0x154>)
 8001524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001526:	4a3a      	ldr	r2, [pc, #232]	@ (8001610 <HAL_UART_MspInit+0x154>)
 8001528:	f043 0304 	orr.w	r3, r3, #4
 800152c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800152e:	4b38      	ldr	r3, [pc, #224]	@ (8001610 <HAL_UART_MspInit+0x154>)
 8001530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001532:	f003 0304 	and.w	r3, r3, #4
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800153a:	2330      	movs	r3, #48	@ 0x30
 800153c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153e:	2302      	movs	r3, #2
 8001540:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001546:	2300      	movs	r3, #0
 8001548:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800154a:	2307      	movs	r3, #7
 800154c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800154e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001552:	4619      	mov	r1, r3
 8001554:	482f      	ldr	r0, [pc, #188]	@ (8001614 <HAL_UART_MspInit+0x158>)
 8001556:	f001 f9bf 	bl	80028d8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 800155a:	4b2f      	ldr	r3, [pc, #188]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 800155c:	4a2f      	ldr	r2, [pc, #188]	@ (800161c <HAL_UART_MspInit+0x160>)
 800155e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001560:	4b2d      	ldr	r3, [pc, #180]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 8001562:	2218      	movs	r2, #24
 8001564:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001566:	4b2c      	ldr	r3, [pc, #176]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800156c:	4b2a      	ldr	r3, [pc, #168]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 800156e:	2200      	movs	r2, #0
 8001570:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001572:	4b29      	ldr	r3, [pc, #164]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 8001574:	2280      	movs	r2, #128	@ 0x80
 8001576:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001578:	4b27      	ldr	r3, [pc, #156]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 800157a:	2200      	movs	r2, #0
 800157c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800157e:	4b26      	ldr	r3, [pc, #152]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 8001580:	2200      	movs	r2, #0
 8001582:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001584:	4b24      	ldr	r3, [pc, #144]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 8001586:	2200      	movs	r2, #0
 8001588:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800158a:	4b23      	ldr	r3, [pc, #140]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 800158c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001590:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001592:	4821      	ldr	r0, [pc, #132]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 8001594:	f000 fe22 	bl	80021dc <HAL_DMA_Init>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800159e:	f7ff fcdb 	bl	8000f58 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a1c      	ldr	r2, [pc, #112]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 80015a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80015aa:	4a1b      	ldr	r2, [pc, #108]	@ (8001618 <HAL_UART_MspInit+0x15c>)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80015b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001620 <HAL_UART_MspInit+0x164>)
 80015b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001624 <HAL_UART_MspInit+0x168>)
 80015b4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80015b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001620 <HAL_UART_MspInit+0x164>)
 80015b8:	2219      	movs	r2, #25
 80015ba:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015bc:	4b18      	ldr	r3, [pc, #96]	@ (8001620 <HAL_UART_MspInit+0x164>)
 80015be:	2210      	movs	r2, #16
 80015c0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015c2:	4b17      	ldr	r3, [pc, #92]	@ (8001620 <HAL_UART_MspInit+0x164>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015c8:	4b15      	ldr	r3, [pc, #84]	@ (8001620 <HAL_UART_MspInit+0x164>)
 80015ca:	2280      	movs	r2, #128	@ 0x80
 80015cc:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015ce:	4b14      	ldr	r3, [pc, #80]	@ (8001620 <HAL_UART_MspInit+0x164>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015d4:	4b12      	ldr	r3, [pc, #72]	@ (8001620 <HAL_UART_MspInit+0x164>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80015da:	4b11      	ldr	r3, [pc, #68]	@ (8001620 <HAL_UART_MspInit+0x164>)
 80015dc:	2200      	movs	r2, #0
 80015de:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80015e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001620 <HAL_UART_MspInit+0x164>)
 80015e2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015e6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80015e8:	480d      	ldr	r0, [pc, #52]	@ (8001620 <HAL_UART_MspInit+0x164>)
 80015ea:	f000 fdf7 	bl	80021dc <HAL_DMA_Init>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 80015f4:	f7ff fcb0 	bl	8000f58 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a09      	ldr	r2, [pc, #36]	@ (8001620 <HAL_UART_MspInit+0x164>)
 80015fc:	67da      	str	r2, [r3, #124]	@ 0x7c
 80015fe:	4a08      	ldr	r2, [pc, #32]	@ (8001620 <HAL_UART_MspInit+0x164>)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001604:	bf00      	nop
 8001606:	3768      	adds	r7, #104	@ 0x68
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	40013800 	.word	0x40013800
 8001610:	40021000 	.word	0x40021000
 8001614:	48000800 	.word	0x48000800
 8001618:	20000394 	.word	0x20000394
 800161c:	40020030 	.word	0x40020030
 8001620:	200003f4 	.word	0x200003f4
 8001624:	40020044 	.word	0x40020044

08001628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800162c:	bf00      	nop
 800162e:	e7fd      	b.n	800162c <NMI_Handler+0x4>

08001630 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <HardFault_Handler+0x4>

08001638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800163c:	bf00      	nop
 800163e:	e7fd      	b.n	800163c <MemManage_Handler+0x4>

08001640 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001644:	bf00      	nop
 8001646:	e7fd      	b.n	8001644 <BusFault_Handler+0x4>

08001648 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800164c:	bf00      	nop
 800164e:	e7fd      	b.n	800164c <UsageFault_Handler+0x4>

08001650 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800165e:	b480      	push	{r7}
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800167e:	f000 fa45 	bl	8001b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 800168c:	4802      	ldr	r0, [pc, #8]	@ (8001698 <DMA1_Channel1_IRQHandler+0x10>)
 800168e:	f000 ffc5 	bl	800261c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000240 	.word	0x20000240

0800169c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 80016a0:	4802      	ldr	r0, [pc, #8]	@ (80016ac <DMA1_Channel2_IRQHandler+0x10>)
 80016a2:	f000 ffbb 	bl	800261c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	200002a0 	.word	0x200002a0

080016b0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80016b4:	4802      	ldr	r0, [pc, #8]	@ (80016c0 <DMA1_Channel3_IRQHandler+0x10>)
 80016b6:	f000 ffb1 	bl	800261c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000394 	.word	0x20000394

080016c4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80016c8:	4802      	ldr	r0, [pc, #8]	@ (80016d4 <DMA1_Channel4_IRQHandler+0x10>)
 80016ca:	f000 ffa7 	bl	800261c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200003f4 	.word	0x200003f4

080016d8 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt / I2C3 wake-up interrupt through EXTI line 27.
  */
void I2C3_EV_IRQHandler(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80016dc:	4802      	ldr	r0, [pc, #8]	@ (80016e8 <I2C3_EV_IRQHandler+0x10>)
 80016de:	f001 fe5d 	bl	800339c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	200001ec 	.word	0x200001ec

080016ec <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 80016f0:	4802      	ldr	r0, [pc, #8]	@ (80016fc <I2C3_ER_IRQHandler+0x10>)
 80016f2:	f001 fe6d 	bl	80033d0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200001ec 	.word	0x200001ec

08001700 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001704:	4b06      	ldr	r3, [pc, #24]	@ (8001720 <SystemInit+0x20>)
 8001706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800170a:	4a05      	ldr	r2, [pc, #20]	@ (8001720 <SystemInit+0x20>)
 800170c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001710:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e000ed00 	.word	0xe000ed00

08001724 <valve_set_openness>:
 *  Created on: Jun 6, 2025
 *      Author: Leon
 */
#include "valve.h"

void valve_set_openness(ValveController* valve, uint8_t openness) {
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	460b      	mov	r3, r1
 800172e:	70fb      	strb	r3, [r7, #3]
    if (openness > 255) openness = 255;
    valve->target_openness = openness;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	78fa      	ldrb	r2, [r7, #3]
 8001734:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    // New logic will handle real-time change in valve_update
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <valve_update>:

void valve_update(ValveController* valve) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 800174c:	f000 f9f0 	bl	8001b30 <HAL_GetTick>
 8001750:	6138      	str	r0, [r7, #16]
    int16_t delta;
    uint32_t elapsed;
    uint8_t new_position;

    switch (valve->state) {
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001758:	2b02      	cmp	r3, #2
 800175a:	f000 80dd 	beq.w	8001918 <valve_update+0x1d4>
 800175e:	2b02      	cmp	r3, #2
 8001760:	f300 8148 	bgt.w	80019f4 <valve_update+0x2b0>
 8001764:	2b00      	cmp	r3, #0
 8001766:	d002      	beq.n	800176e <valve_update+0x2a>
 8001768:	2b01      	cmp	r3, #1
 800176a:	d06e      	beq.n	800184a <valve_update+0x106>
 800176c:	e142      	b.n	80019f4 <valve_update+0x2b0>
        case VALVE_IDLE:
            if (valve->target_openness != valve->current_openness) {
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800177a:	429a      	cmp	r2, r3
 800177c:	f000 813f 	beq.w	80019fe <valve_update+0x2ba>
                delta = (int16_t)valve->target_openness - (int16_t)valve->current_openness;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001786:	461a      	mov	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	b29b      	uxth	r3, r3
 8001792:	817b      	strh	r3, [r7, #10]

                if (delta > 0) {
 8001794:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001798:	2b00      	cmp	r3, #0
 800179a:	dd1d      	ble.n	80017d8 <valve_update+0x94>
                    valve->move_duration = ((uint32_t)delta * valve->timeO) / 255;
 800179c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	69d2      	ldr	r2, [r2, #28]
 80017a4:	fb02 f303 	mul.w	r3, r2, r3
 80017a8:	4a99      	ldr	r2, [pc, #612]	@ (8001a10 <valve_update+0x2cc>)
 80017aa:	fba2 2303 	umull	r2, r3, r2, r3
 80017ae:	09da      	lsrs	r2, r3, #7
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	62da      	str	r2, [r3, #44]	@ 0x2c
                    valve->start_time = now;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	629a      	str	r2, [r3, #40]	@ 0x28
                    HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_SET);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	4618      	mov	r0, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	2201      	movs	r2, #1
 80017c8:	4619      	mov	r1, r3
 80017ca:	f001 fb01 	bl	8002dd0 <HAL_GPIO_WritePin>
                    valve->state = VALVE_OPENING;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2201      	movs	r2, #1
 80017d2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                else {
                	HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_RESET);
                	HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_RESET);
                }
            }
            break;
 80017d6:	e112      	b.n	80019fe <valve_update+0x2ba>
                } else if (delta < 0) {
 80017d8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	da1f      	bge.n	8001820 <valve_update+0xdc>
                    valve->move_duration = ((uint32_t)(-delta) * valve->timeC) / 255;
 80017e0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80017e4:	425b      	negs	r3, r3
 80017e6:	461a      	mov	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a1b      	ldr	r3, [r3, #32]
 80017ec:	fb02 f303 	mul.w	r3, r2, r3
 80017f0:	4a87      	ldr	r2, [pc, #540]	@ (8001a10 <valve_update+0x2cc>)
 80017f2:	fba2 2303 	umull	r2, r3, r2, r3
 80017f6:	09da      	lsrs	r2, r3, #7
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	62da      	str	r2, [r3, #44]	@ 0x2c
                    valve->start_time = now;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	693a      	ldr	r2, [r7, #16]
 8001800:	629a      	str	r2, [r3, #40]	@ 0x28
                    HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_SET);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	68db      	ldr	r3, [r3, #12]
 8001806:	4618      	mov	r0, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	b29b      	uxth	r3, r3
 800180e:	2201      	movs	r2, #1
 8001810:	4619      	mov	r1, r3
 8001812:	f001 fadd 	bl	8002dd0 <HAL_GPIO_WritePin>
                    valve->state = VALVE_CLOSING;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2202      	movs	r2, #2
 800181a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 800181e:	e0ee      	b.n	80019fe <valve_update+0x2ba>
                	HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_RESET);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	4618      	mov	r0, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	b29b      	uxth	r3, r3
 800182c:	2200      	movs	r2, #0
 800182e:	4619      	mov	r1, r3
 8001830:	f001 face 	bl	8002dd0 <HAL_GPIO_WritePin>
                	HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_RESET);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	4618      	mov	r0, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	b29b      	uxth	r3, r3
 8001840:	2200      	movs	r2, #0
 8001842:	4619      	mov	r1, r3
 8001844:	f001 fac4 	bl	8002dd0 <HAL_GPIO_WritePin>
            break;
 8001848:	e0d9      	b.n	80019fe <valve_update+0x2ba>

        case VALVE_OPENING:
            // Check for new target during movement
            elapsed = now - valve->start_time;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	60fb      	str	r3, [r7, #12]
            if (elapsed >= valve->move_duration) {
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001858:	68fa      	ldr	r2, [r7, #12]
 800185a:	429a      	cmp	r2, r3
 800185c:	d314      	bcc.n	8001888 <valve_update+0x144>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_RESET);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	4618      	mov	r0, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	b29b      	uxth	r3, r3
 800186a:	2200      	movs	r2, #0
 800186c:	4619      	mov	r1, r3
 800186e:	f001 faaf 	bl	8002dd0 <HAL_GPIO_WritePin>
                valve->current_openness = valve->target_openness;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 8001886:	e0bf      	b.n	8001a08 <valve_update+0x2c4>
            }

            // Calculate new openness based on time
            new_position = valve->current_openness + ((uint32_t)elapsed * 255 / valve->timeO);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f893 1024 	ldrb.w	r1, [r3, #36]	@ 0x24
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	4613      	mov	r3, r2
 8001892:	021b      	lsls	r3, r3, #8
 8001894:	1a9a      	subs	r2, r3, r2
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	69db      	ldr	r3, [r3, #28]
 800189a:	fbb2 f3f3 	udiv	r3, r2, r3
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	440b      	add	r3, r1
 80018a2:	75fb      	strb	r3, [r7, #23]
            if (new_position > 255) new_position = 255;

            // If target changed mid-movement, recalculate
            if (valve->target_openness < new_position) {
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80018aa:	7dfa      	ldrb	r2, [r7, #23]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d912      	bls.n	80018d6 <valve_update+0x192>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_RESET);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	4618      	mov	r0, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	2200      	movs	r2, #0
 80018be:	4619      	mov	r1, r3
 80018c0:	f001 fa86 	bl	8002dd0 <HAL_GPIO_WritePin>
                valve->current_openness = new_position;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	7dfa      	ldrb	r2, [r7, #23]
 80018c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 80018d4:	e098      	b.n	8001a08 <valve_update+0x2c4>
            }

            // Safety fallback: end movement if valve stopped moving
            if (!HAL_GPIO_ReadPin((GPIO_TypeDef*)valve->funBus, valve->funPin)) {
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	461a      	mov	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	691b      	ldr	r3, [r3, #16]
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	4619      	mov	r1, r3
 80018e4:	4610      	mov	r0, r2
 80018e6:	f001 fa5b 	bl	8002da0 <HAL_GPIO_ReadPin>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	f040 8088 	bne.w	8001a02 <valve_update+0x2be>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_RESET);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	4618      	mov	r0, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	b29b      	uxth	r3, r3
 80018fe:	2200      	movs	r2, #0
 8001900:	4619      	mov	r1, r3
 8001902:	f001 fa65 	bl	8002dd0 <HAL_GPIO_WritePin>
                valve->current_openness = 255;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	22ff      	movs	r2, #255	@ 0xff
 800190a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            }
            break;
 8001916:	e074      	b.n	8001a02 <valve_update+0x2be>

        case VALVE_CLOSING:
            elapsed = now - valve->start_time;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	60fb      	str	r3, [r7, #12]
            if (elapsed >= valve->move_duration) {
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	429a      	cmp	r2, r3
 800192a:	d314      	bcc.n	8001956 <valve_update+0x212>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_RESET);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	4618      	mov	r0, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	b29b      	uxth	r3, r3
 8001938:	2200      	movs	r2, #0
 800193a:	4619      	mov	r1, r3
 800193c:	f001 fa48 	bl	8002dd0 <HAL_GPIO_WritePin>
                valve->current_openness = valve->target_openness;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2200      	movs	r2, #0
 8001950:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 8001954:	e058      	b.n	8001a08 <valve_update+0x2c4>
            }

            new_position = valve->current_openness - ((uint32_t)elapsed * 255 / valve->timeC);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 1024 	ldrb.w	r1, [r3, #36]	@ 0x24
 800195c:	68fa      	ldr	r2, [r7, #12]
 800195e:	4613      	mov	r3, r2
 8001960:	021b      	lsls	r3, r3, #8
 8001962:	1a9a      	subs	r2, r3, r2
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a1b      	ldr	r3, [r3, #32]
 8001968:	fbb2 f3f3 	udiv	r3, r2, r3
 800196c:	b2db      	uxtb	r3, r3
 800196e:	1acb      	subs	r3, r1, r3
 8001970:	75fb      	strb	r3, [r7, #23]
            if (new_position > valve->current_openness) new_position = 0; // wrap protection
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001978:	7dfa      	ldrb	r2, [r7, #23]
 800197a:	429a      	cmp	r2, r3
 800197c:	d901      	bls.n	8001982 <valve_update+0x23e>
 800197e:	2300      	movs	r3, #0
 8001980:	75fb      	strb	r3, [r7, #23]

            if (valve->target_openness > new_position) {
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001988:	7dfa      	ldrb	r2, [r7, #23]
 800198a:	429a      	cmp	r2, r3
 800198c:	d212      	bcs.n	80019b4 <valve_update+0x270>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_RESET);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	4618      	mov	r0, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	b29b      	uxth	r3, r3
 800199a:	2200      	movs	r2, #0
 800199c:	4619      	mov	r1, r3
 800199e:	f001 fa17 	bl	8002dd0 <HAL_GPIO_WritePin>
                valve->current_openness = new_position;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	7dfa      	ldrb	r2, [r7, #23]
 80019a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 80019b2:	e029      	b.n	8001a08 <valve_update+0x2c4>
            }

            if (!HAL_GPIO_ReadPin((GPIO_TypeDef*)valve->funBus, valve->funPin)) {
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	695b      	ldr	r3, [r3, #20]
 80019b8:	461a      	mov	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	691b      	ldr	r3, [r3, #16]
 80019be:	b29b      	uxth	r3, r3
 80019c0:	4619      	mov	r1, r3
 80019c2:	4610      	mov	r0, r2
 80019c4:	f001 f9ec 	bl	8002da0 <HAL_GPIO_ReadPin>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d11b      	bne.n	8001a06 <valve_update+0x2c2>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_RESET);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	4618      	mov	r0, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	2200      	movs	r2, #0
 80019dc:	4619      	mov	r1, r3
 80019de:	f001 f9f7 	bl	8002dd0 <HAL_GPIO_WritePin>
                valve->current_openness = 0;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            }
            break;
 80019f2:	e008      	b.n	8001a06 <valve_update+0x2c2>

        default:
            valve->state = VALVE_IDLE;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 80019fc:	e004      	b.n	8001a08 <valve_update+0x2c4>
            break;
 80019fe:	bf00      	nop
 8001a00:	e002      	b.n	8001a08 <valve_update+0x2c4>
            break;
 8001a02:	bf00      	nop
 8001a04:	e000      	b.n	8001a08 <valve_update+0x2c4>
            break;
 8001a06:	bf00      	nop
    }
}
 8001a08:	bf00      	nop
 8001a0a:	3718      	adds	r7, #24
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	80808081 	.word	0x80808081

08001a14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a14:	480d      	ldr	r0, [pc, #52]	@ (8001a4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a16:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a18:	f7ff fe72 	bl	8001700 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a1c:	480c      	ldr	r0, [pc, #48]	@ (8001a50 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a1e:	490d      	ldr	r1, [pc, #52]	@ (8001a54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a20:	4a0d      	ldr	r2, [pc, #52]	@ (8001a58 <LoopForever+0xe>)
  movs r3, #0
 8001a22:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a24:	e002      	b.n	8001a2c <LoopCopyDataInit>

08001a26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a2a:	3304      	adds	r3, #4

08001a2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a30:	d3f9      	bcc.n	8001a26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a32:	4a0a      	ldr	r2, [pc, #40]	@ (8001a5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a34:	4c0a      	ldr	r4, [pc, #40]	@ (8001a60 <LoopForever+0x16>)
  movs r3, #0
 8001a36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a38:	e001      	b.n	8001a3e <LoopFillZerobss>

08001a3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a3c:	3204      	adds	r2, #4

08001a3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a40:	d3fb      	bcc.n	8001a3a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001a42:	f005 fb57 	bl	80070f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a46:	f7fe fff1 	bl	8000a2c <main>

08001a4a <LoopForever>:

LoopForever:
    b LoopForever
 8001a4a:	e7fe      	b.n	8001a4a <LoopForever>
  ldr   r0, =_estack
 8001a4c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a54:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001a58:	080071dc 	.word	0x080071dc
  ldr r2, =_sbss
 8001a5c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001a60:	200007c8 	.word	0x200007c8

08001a64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a64:	e7fe      	b.n	8001a64 <ADC1_2_IRQHandler>

08001a66 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a70:	2003      	movs	r0, #3
 8001a72:	f000 f95d 	bl	8001d30 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a76:	200f      	movs	r0, #15
 8001a78:	f000 f80e 	bl	8001a98 <HAL_InitTick>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d002      	beq.n	8001a88 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	71fb      	strb	r3, [r7, #7]
 8001a86:	e001      	b.n	8001a8c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a88:	f7ff fbd8 	bl	800123c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a8c:	79fb      	ldrb	r3, [r7, #7]

}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
	...

08001a98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001aa4:	4b16      	ldr	r3, [pc, #88]	@ (8001b00 <HAL_InitTick+0x68>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d022      	beq.n	8001af2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001aac:	4b15      	ldr	r3, [pc, #84]	@ (8001b04 <HAL_InitTick+0x6c>)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	4b13      	ldr	r3, [pc, #76]	@ (8001b00 <HAL_InitTick+0x68>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ab8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f000 f976 	bl	8001db2 <HAL_SYSTICK_Config>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d10f      	bne.n	8001aec <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2b0f      	cmp	r3, #15
 8001ad0:	d809      	bhi.n	8001ae6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	6879      	ldr	r1, [r7, #4]
 8001ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8001ada:	f000 f934 	bl	8001d46 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ade:	4a0a      	ldr	r2, [pc, #40]	@ (8001b08 <HAL_InitTick+0x70>)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6013      	str	r3, [r2, #0]
 8001ae4:	e007      	b.n	8001af6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	73fb      	strb	r3, [r7, #15]
 8001aea:	e004      	b.n	8001af6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	73fb      	strb	r3, [r7, #15]
 8001af0:	e001      	b.n	8001af6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3710      	adds	r7, #16
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000078 	.word	0x20000078
 8001b04:	20000070 	.word	0x20000070
 8001b08:	20000074 	.word	0x20000074

08001b0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b10:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <HAL_IncTick+0x1c>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	4b05      	ldr	r3, [pc, #20]	@ (8001b2c <HAL_IncTick+0x20>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4413      	add	r3, r2
 8001b1a:	4a03      	ldr	r2, [pc, #12]	@ (8001b28 <HAL_IncTick+0x1c>)
 8001b1c:	6013      	str	r3, [r2, #0]
}
 8001b1e:	bf00      	nop
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	200007c4 	.word	0x200007c4
 8001b2c:	20000078 	.word	0x20000078

08001b30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  return uwTick;
 8001b34:	4b03      	ldr	r3, [pc, #12]	@ (8001b44 <HAL_GetTick+0x14>)
 8001b36:	681b      	ldr	r3, [r3, #0]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	200007c4 	.word	0x200007c4

08001b48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f003 0307 	and.w	r3, r3, #7
 8001b56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b58:	4b0c      	ldr	r3, [pc, #48]	@ (8001b8c <__NVIC_SetPriorityGrouping+0x44>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b5e:	68ba      	ldr	r2, [r7, #8]
 8001b60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b64:	4013      	ands	r3, r2
 8001b66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b7a:	4a04      	ldr	r2, [pc, #16]	@ (8001b8c <__NVIC_SetPriorityGrouping+0x44>)
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	60d3      	str	r3, [r2, #12]
}
 8001b80:	bf00      	nop
 8001b82:	3714      	adds	r7, #20
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b94:	4b04      	ldr	r3, [pc, #16]	@ (8001ba8 <__NVIC_GetPriorityGrouping+0x18>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	0a1b      	lsrs	r3, r3, #8
 8001b9a:	f003 0307 	and.w	r3, r3, #7
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	db0b      	blt.n	8001bd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	f003 021f 	and.w	r2, r3, #31
 8001bc4:	4907      	ldr	r1, [pc, #28]	@ (8001be4 <__NVIC_EnableIRQ+0x38>)
 8001bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bca:	095b      	lsrs	r3, r3, #5
 8001bcc:	2001      	movs	r0, #1
 8001bce:	fa00 f202 	lsl.w	r2, r0, r2
 8001bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	e000e100 	.word	0xe000e100

08001be8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	db12      	blt.n	8001c20 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	f003 021f 	and.w	r2, r3, #31
 8001c00:	490a      	ldr	r1, [pc, #40]	@ (8001c2c <__NVIC_DisableIRQ+0x44>)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	095b      	lsrs	r3, r3, #5
 8001c08:	2001      	movs	r0, #1
 8001c0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c0e:	3320      	adds	r3, #32
 8001c10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001c14:	f3bf 8f4f 	dsb	sy
}
 8001c18:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c1a:	f3bf 8f6f 	isb	sy
}
 8001c1e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001c20:	bf00      	nop
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr
 8001c2c:	e000e100 	.word	0xe000e100

08001c30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	6039      	str	r1, [r7, #0]
 8001c3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	db0a      	blt.n	8001c5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	b2da      	uxtb	r2, r3
 8001c48:	490c      	ldr	r1, [pc, #48]	@ (8001c7c <__NVIC_SetPriority+0x4c>)
 8001c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4e:	0112      	lsls	r2, r2, #4
 8001c50:	b2d2      	uxtb	r2, r2
 8001c52:	440b      	add	r3, r1
 8001c54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c58:	e00a      	b.n	8001c70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	b2da      	uxtb	r2, r3
 8001c5e:	4908      	ldr	r1, [pc, #32]	@ (8001c80 <__NVIC_SetPriority+0x50>)
 8001c60:	79fb      	ldrb	r3, [r7, #7]
 8001c62:	f003 030f 	and.w	r3, r3, #15
 8001c66:	3b04      	subs	r3, #4
 8001c68:	0112      	lsls	r2, r2, #4
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	440b      	add	r3, r1
 8001c6e:	761a      	strb	r2, [r3, #24]
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	e000e100 	.word	0xe000e100
 8001c80:	e000ed00 	.word	0xe000ed00

08001c84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b089      	sub	sp, #36	@ 0x24
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f003 0307 	and.w	r3, r3, #7
 8001c96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	f1c3 0307 	rsb	r3, r3, #7
 8001c9e:	2b04      	cmp	r3, #4
 8001ca0:	bf28      	it	cs
 8001ca2:	2304      	movcs	r3, #4
 8001ca4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	3304      	adds	r3, #4
 8001caa:	2b06      	cmp	r3, #6
 8001cac:	d902      	bls.n	8001cb4 <NVIC_EncodePriority+0x30>
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	3b03      	subs	r3, #3
 8001cb2:	e000      	b.n	8001cb6 <NVIC_EncodePriority+0x32>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc2:	43da      	mvns	r2, r3
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	401a      	ands	r2, r3
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd6:	43d9      	mvns	r1, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cdc:	4313      	orrs	r3, r2
         );
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3724      	adds	r7, #36	@ 0x24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
	...

08001cec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cfc:	d301      	bcc.n	8001d02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e00f      	b.n	8001d22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d02:	4a0a      	ldr	r2, [pc, #40]	@ (8001d2c <SysTick_Config+0x40>)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	3b01      	subs	r3, #1
 8001d08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d0a:	210f      	movs	r1, #15
 8001d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d10:	f7ff ff8e 	bl	8001c30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d14:	4b05      	ldr	r3, [pc, #20]	@ (8001d2c <SysTick_Config+0x40>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d1a:	4b04      	ldr	r3, [pc, #16]	@ (8001d2c <SysTick_Config+0x40>)
 8001d1c:	2207      	movs	r2, #7
 8001d1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	e000e010 	.word	0xe000e010

08001d30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f7ff ff05 	bl	8001b48 <__NVIC_SetPriorityGrouping>
}
 8001d3e:	bf00      	nop
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b086      	sub	sp, #24
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	60b9      	str	r1, [r7, #8]
 8001d50:	607a      	str	r2, [r7, #4]
 8001d52:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d54:	f7ff ff1c 	bl	8001b90 <__NVIC_GetPriorityGrouping>
 8001d58:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	68b9      	ldr	r1, [r7, #8]
 8001d5e:	6978      	ldr	r0, [r7, #20]
 8001d60:	f7ff ff90 	bl	8001c84 <NVIC_EncodePriority>
 8001d64:	4602      	mov	r2, r0
 8001d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff ff5f 	bl	8001c30 <__NVIC_SetPriority>
}
 8001d72:	bf00      	nop
 8001d74:	3718      	adds	r7, #24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b082      	sub	sp, #8
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	4603      	mov	r3, r0
 8001d82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff0f 	bl	8001bac <__NVIC_EnableIRQ>
}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff1f 	bl	8001be8 <__NVIC_DisableIRQ>
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff ff96 	bl	8001cec <SysTick_Config>
 8001dc0:	4603      	mov	r3, r0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e054      	b.n	8001e88 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7f5b      	ldrb	r3, [r3, #29]
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d105      	bne.n	8001df4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f7ff fa48 	bl	8001284 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2202      	movs	r2, #2
 8001df8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	791b      	ldrb	r3, [r3, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d10c      	bne.n	8001e1c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a22      	ldr	r2, [pc, #136]	@ (8001e90 <HAL_CRC_Init+0xc4>)
 8001e08:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f022 0218 	bic.w	r2, r2, #24
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	e00c      	b.n	8001e36 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6899      	ldr	r1, [r3, #8]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	461a      	mov	r2, r3
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 f94a 	bl	80020c0 <HAL_CRCEx_Polynomial_Set>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e028      	b.n	8001e88 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	795b      	ldrb	r3, [r3, #5]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d105      	bne.n	8001e4a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f04f 32ff 	mov.w	r2, #4294967295
 8001e46:	611a      	str	r2, [r3, #16]
 8001e48:	e004      	b.n	8001e54 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	6912      	ldr	r2, [r2, #16]
 8001e52:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	695a      	ldr	r2, [r3, #20]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	430a      	orrs	r2, r1
 8001e68:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	699a      	ldr	r2, [r3, #24]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	04c11db7 	.word	0x04c11db7

08001e94 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f042 0201 	orr.w	r2, r2, #1
 8001eb8:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6a1b      	ldr	r3, [r3, #32]
 8001ebe:	2b03      	cmp	r3, #3
 8001ec0:	d006      	beq.n	8001ed0 <HAL_CRC_Calculate+0x3c>
 8001ec2:	2b03      	cmp	r3, #3
 8001ec4:	d829      	bhi.n	8001f1a <HAL_CRC_Calculate+0x86>
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d019      	beq.n	8001efe <HAL_CRC_Calculate+0x6a>
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d01e      	beq.n	8001f0c <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8001ece:	e024      	b.n	8001f1a <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	e00a      	b.n	8001eec <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	441a      	add	r2, r3
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6812      	ldr	r2, [r2, #0]
 8001ee4:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	3301      	adds	r3, #1
 8001eea:	617b      	str	r3, [r7, #20]
 8001eec:	697a      	ldr	r2, [r7, #20]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d3f0      	bcc.n	8001ed6 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	613b      	str	r3, [r7, #16]
      break;
 8001efc:	e00e      	b.n	8001f1c <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	68b9      	ldr	r1, [r7, #8]
 8001f02:	68f8      	ldr	r0, [r7, #12]
 8001f04:	f000 f812 	bl	8001f2c <CRC_Handle_8>
 8001f08:	6138      	str	r0, [r7, #16]
      break;
 8001f0a:	e007      	b.n	8001f1c <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	68b9      	ldr	r1, [r7, #8]
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	f000 f89b 	bl	800204c <CRC_Handle_16>
 8001f16:	6138      	str	r0, [r7, #16]
      break;
 8001f18:	e000      	b.n	8001f1c <HAL_CRC_Calculate+0x88>
      break;
 8001f1a:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8001f22:	693b      	ldr	r3, [r7, #16]
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3718      	adds	r7, #24
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b089      	sub	sp, #36	@ 0x24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8001f38:	2300      	movs	r3, #0
 8001f3a:	61fb      	str	r3, [r7, #28]
 8001f3c:	e023      	b.n	8001f86 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	68ba      	ldr	r2, [r7, #8]
 8001f44:	4413      	add	r3, r2
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	3301      	adds	r3, #1
 8001f50:	68b9      	ldr	r1, [r7, #8]
 8001f52:	440b      	add	r3, r1
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001f58:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	3302      	adds	r3, #2
 8001f60:	68b9      	ldr	r1, [r7, #8]
 8001f62:	440b      	add	r3, r1
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8001f68:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	3303      	adds	r3, #3
 8001f70:	68b9      	ldr	r1, [r7, #8]
 8001f72:	440b      	add	r3, r1
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8001f7c:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001f7e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	3301      	adds	r3, #1
 8001f84:	61fb      	str	r3, [r7, #28]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	089b      	lsrs	r3, r3, #2
 8001f8a:	69fa      	ldr	r2, [r7, #28]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d3d6      	bcc.n	8001f3e <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f003 0303 	and.w	r3, r3, #3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d04f      	beq.n	800203a <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f003 0303 	and.w	r3, r3, #3
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d107      	bne.n	8001fb4 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	68ba      	ldr	r2, [r7, #8]
 8001faa:	4413      	add	r3, r2
 8001fac:	68fa      	ldr	r2, [r7, #12]
 8001fae:	6812      	ldr	r2, [r2, #0]
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d117      	bne.n	8001fee <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	68ba      	ldr	r2, [r7, #8]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	b21b      	sxth	r3, r3
 8001fca:	021b      	lsls	r3, r3, #8
 8001fcc:	b21a      	sxth	r2, r3
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	68b9      	ldr	r1, [r7, #8]
 8001fd6:	440b      	add	r3, r1
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	b21b      	sxth	r3, r3
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	b21b      	sxth	r3, r3
 8001fe0:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	8b7a      	ldrh	r2, [r7, #26]
 8001fec:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f003 0303 	and.w	r3, r3, #3
 8001ff4:	2b03      	cmp	r3, #3
 8001ff6:	d120      	bne.n	800203a <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	68ba      	ldr	r2, [r7, #8]
 8001ffe:	4413      	add	r3, r2
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	b21b      	sxth	r3, r3
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	b21a      	sxth	r2, r3
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	3301      	adds	r3, #1
 800200e:	68b9      	ldr	r1, [r7, #8]
 8002010:	440b      	add	r3, r1
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	b21b      	sxth	r3, r3
 8002016:	4313      	orrs	r3, r2
 8002018:	b21b      	sxth	r3, r3
 800201a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	8b7a      	ldrh	r2, [r7, #26]
 8002026:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	3302      	adds	r3, #2
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	4413      	add	r3, r2
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	6812      	ldr	r2, [r2, #0]
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3724      	adds	r7, #36	@ 0x24
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800204c:	b480      	push	{r7}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	e013      	b.n	8002086 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	68ba      	ldr	r2, [r7, #8]
 8002064:	4413      	add	r3, r2
 8002066:	881b      	ldrh	r3, [r3, #0]
 8002068:	041a      	lsls	r2, r3, #16
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	3302      	adds	r3, #2
 8002070:	68b9      	ldr	r1, [r7, #8]
 8002072:	440b      	add	r3, r1
 8002074:	881b      	ldrh	r3, [r3, #0]
 8002076:	4619      	mov	r1, r3
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	430a      	orrs	r2, r1
 800207e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	3301      	adds	r3, #1
 8002084:	617b      	str	r3, [r7, #20]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	085b      	lsrs	r3, r3, #1
 800208a:	697a      	ldr	r2, [r7, #20]
 800208c:	429a      	cmp	r2, r3
 800208e:	d3e6      	bcc.n	800205e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d009      	beq.n	80020ae <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	68ba      	ldr	r2, [r7, #8]
 80020a6:	4413      	add	r3, r2
 80020a8:	881a      	ldrh	r2, [r3, #0]
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	371c      	adds	r7, #28
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b087      	sub	sp, #28
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020cc:	2300      	movs	r3, #0
 80020ce:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80020d0:	231f      	movs	r3, #31
 80020d2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d102      	bne.n	80020e4 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	75fb      	strb	r3, [r7, #23]
 80020e2:	e063      	b.n	80021ac <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80020e4:	bf00      	nop
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1e5a      	subs	r2, r3, #1
 80020ea:	613a      	str	r2, [r7, #16]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d009      	beq.n	8002104 <HAL_CRCEx_Polynomial_Set+0x44>
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	f003 031f 	and.w	r3, r3, #31
 80020f6:	68ba      	ldr	r2, [r7, #8]
 80020f8:	fa22 f303 	lsr.w	r3, r2, r3
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	2b00      	cmp	r3, #0
 8002102:	d0f0      	beq.n	80020e6 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b18      	cmp	r3, #24
 8002108:	d846      	bhi.n	8002198 <HAL_CRCEx_Polynomial_Set+0xd8>
 800210a:	a201      	add	r2, pc, #4	@ (adr r2, 8002110 <HAL_CRCEx_Polynomial_Set+0x50>)
 800210c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002110:	0800219f 	.word	0x0800219f
 8002114:	08002199 	.word	0x08002199
 8002118:	08002199 	.word	0x08002199
 800211c:	08002199 	.word	0x08002199
 8002120:	08002199 	.word	0x08002199
 8002124:	08002199 	.word	0x08002199
 8002128:	08002199 	.word	0x08002199
 800212c:	08002199 	.word	0x08002199
 8002130:	0800218d 	.word	0x0800218d
 8002134:	08002199 	.word	0x08002199
 8002138:	08002199 	.word	0x08002199
 800213c:	08002199 	.word	0x08002199
 8002140:	08002199 	.word	0x08002199
 8002144:	08002199 	.word	0x08002199
 8002148:	08002199 	.word	0x08002199
 800214c:	08002199 	.word	0x08002199
 8002150:	08002181 	.word	0x08002181
 8002154:	08002199 	.word	0x08002199
 8002158:	08002199 	.word	0x08002199
 800215c:	08002199 	.word	0x08002199
 8002160:	08002199 	.word	0x08002199
 8002164:	08002199 	.word	0x08002199
 8002168:	08002199 	.word	0x08002199
 800216c:	08002199 	.word	0x08002199
 8002170:	08002175 	.word	0x08002175
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	2b06      	cmp	r3, #6
 8002178:	d913      	bls.n	80021a2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800217e:	e010      	b.n	80021a2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	2b07      	cmp	r3, #7
 8002184:	d90f      	bls.n	80021a6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800218a:	e00c      	b.n	80021a6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	2b0f      	cmp	r3, #15
 8002190:	d90b      	bls.n	80021aa <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002196:	e008      	b.n	80021aa <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	75fb      	strb	r3, [r7, #23]
        break;
 800219c:	e006      	b.n	80021ac <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800219e:	bf00      	nop
 80021a0:	e004      	b.n	80021ac <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80021a2:	bf00      	nop
 80021a4:	e002      	b.n	80021ac <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80021a6:	bf00      	nop
 80021a8:	e000      	b.n	80021ac <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80021aa:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80021ac:	7dfb      	ldrb	r3, [r7, #23]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d10d      	bne.n	80021ce <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68ba      	ldr	r2, [r7, #8]
 80021b8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f023 0118 	bic.w	r1, r3, #24
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	430a      	orrs	r2, r1
 80021cc:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80021ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	371c      	adds	r7, #28
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d101      	bne.n	80021ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e08d      	b.n	800230a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	461a      	mov	r2, r3
 80021f4:	4b47      	ldr	r3, [pc, #284]	@ (8002314 <HAL_DMA_Init+0x138>)
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d80f      	bhi.n	800221a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	461a      	mov	r2, r3
 8002200:	4b45      	ldr	r3, [pc, #276]	@ (8002318 <HAL_DMA_Init+0x13c>)
 8002202:	4413      	add	r3, r2
 8002204:	4a45      	ldr	r2, [pc, #276]	@ (800231c <HAL_DMA_Init+0x140>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	091b      	lsrs	r3, r3, #4
 800220c:	009a      	lsls	r2, r3, #2
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a42      	ldr	r2, [pc, #264]	@ (8002320 <HAL_DMA_Init+0x144>)
 8002216:	641a      	str	r2, [r3, #64]	@ 0x40
 8002218:	e00e      	b.n	8002238 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	461a      	mov	r2, r3
 8002220:	4b40      	ldr	r3, [pc, #256]	@ (8002324 <HAL_DMA_Init+0x148>)
 8002222:	4413      	add	r3, r2
 8002224:	4a3d      	ldr	r2, [pc, #244]	@ (800231c <HAL_DMA_Init+0x140>)
 8002226:	fba2 2303 	umull	r2, r3, r2, r3
 800222a:	091b      	lsrs	r3, r3, #4
 800222c:	009a      	lsls	r2, r3, #2
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a3c      	ldr	r2, [pc, #240]	@ (8002328 <HAL_DMA_Init+0x14c>)
 8002236:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2202      	movs	r2, #2
 800223c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800224e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002252:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800225c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002268:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	699b      	ldr	r3, [r3, #24]
 800226e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002274:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a1b      	ldr	r3, [r3, #32]
 800227a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800227c:	68fa      	ldr	r2, [r7, #12]
 800227e:	4313      	orrs	r3, r2
 8002280:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f000 fac2 	bl	8002814 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002298:	d102      	bne.n	80022a0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022a8:	b2d2      	uxtb	r2, r2
 80022aa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022b4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d010      	beq.n	80022e0 <HAL_DMA_Init+0x104>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	d80c      	bhi.n	80022e0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f000 fae2 	bl	8002890 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80022dc:	605a      	str	r2, [r3, #4]
 80022de:	e008      	b.n	80022f2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40020407 	.word	0x40020407
 8002318:	bffdfff8 	.word	0xbffdfff8
 800231c:	cccccccd 	.word	0xcccccccd
 8002320:	40020000 	.word	0x40020000
 8002324:	bffdfbf8 	.word	0xbffdfbf8
 8002328:	40020400 	.word	0x40020400

0800232c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e07b      	b.n	8002436 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 0201 	bic.w	r2, r2, #1
 800234c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	461a      	mov	r2, r3
 8002354:	4b3a      	ldr	r3, [pc, #232]	@ (8002440 <HAL_DMA_DeInit+0x114>)
 8002356:	429a      	cmp	r2, r3
 8002358:	d80f      	bhi.n	800237a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	461a      	mov	r2, r3
 8002360:	4b38      	ldr	r3, [pc, #224]	@ (8002444 <HAL_DMA_DeInit+0x118>)
 8002362:	4413      	add	r3, r2
 8002364:	4a38      	ldr	r2, [pc, #224]	@ (8002448 <HAL_DMA_DeInit+0x11c>)
 8002366:	fba2 2303 	umull	r2, r3, r2, r3
 800236a:	091b      	lsrs	r3, r3, #4
 800236c:	009a      	lsls	r2, r3, #2
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a35      	ldr	r2, [pc, #212]	@ (800244c <HAL_DMA_DeInit+0x120>)
 8002376:	641a      	str	r2, [r3, #64]	@ 0x40
 8002378:	e00e      	b.n	8002398 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	461a      	mov	r2, r3
 8002380:	4b33      	ldr	r3, [pc, #204]	@ (8002450 <HAL_DMA_DeInit+0x124>)
 8002382:	4413      	add	r3, r2
 8002384:	4a30      	ldr	r2, [pc, #192]	@ (8002448 <HAL_DMA_DeInit+0x11c>)
 8002386:	fba2 2303 	umull	r2, r3, r2, r3
 800238a:	091b      	lsrs	r3, r3, #4
 800238c:	009a      	lsls	r2, r3, #2
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a2f      	ldr	r2, [pc, #188]	@ (8002454 <HAL_DMA_DeInit+0x128>)
 8002396:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023a4:	f003 021f 	and.w	r2, r3, #31
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ac:	2101      	movs	r1, #1
 80023ae:	fa01 f202 	lsl.w	r2, r1, r2
 80023b2:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 fa2d 	bl	8002814 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80023ca:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d00f      	beq.n	80023f4 <HAL_DMA_DeInit+0xc8>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b04      	cmp	r3, #4
 80023da:	d80b      	bhi.n	80023f4 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f000 fa57 	bl	8002890 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80023f2:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40020407 	.word	0x40020407
 8002444:	bffdfff8 	.word	0xbffdfff8
 8002448:	cccccccd 	.word	0xcccccccd
 800244c:	40020000 	.word	0x40020000
 8002450:	bffdfbf8 	.word	0xbffdfbf8
 8002454:	40020400 	.word	0x40020400

08002458 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b086      	sub	sp, #24
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
 8002464:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002470:	2b01      	cmp	r3, #1
 8002472:	d101      	bne.n	8002478 <HAL_DMA_Start_IT+0x20>
 8002474:	2302      	movs	r3, #2
 8002476:	e066      	b.n	8002546 <HAL_DMA_Start_IT+0xee>
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002486:	b2db      	uxtb	r3, r3
 8002488:	2b01      	cmp	r3, #1
 800248a:	d155      	bne.n	8002538 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2202      	movs	r2, #2
 8002490:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f022 0201 	bic.w	r2, r2, #1
 80024a8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	68b9      	ldr	r1, [r7, #8]
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f000 f970 	bl	8002796 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d008      	beq.n	80024d0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f042 020e 	orr.w	r2, r2, #14
 80024cc:	601a      	str	r2, [r3, #0]
 80024ce:	e00f      	b.n	80024f0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f022 0204 	bic.w	r2, r2, #4
 80024de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f042 020a 	orr.w	r2, r2, #10
 80024ee:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d007      	beq.n	800250e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002508:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800250c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002512:	2b00      	cmp	r3, #0
 8002514:	d007      	beq.n	8002526 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002520:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002524:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f042 0201 	orr.w	r2, r2, #1
 8002534:	601a      	str	r2, [r3, #0]
 8002536:	e005      	b.n	8002544 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002540:	2302      	movs	r3, #2
 8002542:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002544:	7dfb      	ldrb	r3, [r7, #23]
}
 8002546:	4618      	mov	r0, r3
 8002548:	3718      	adds	r7, #24
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b084      	sub	sp, #16
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002556:	2300      	movs	r3, #0
 8002558:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b02      	cmp	r3, #2
 8002564:	d00d      	beq.n	8002582 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2204      	movs	r2, #4
 800256a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	73fb      	strb	r3, [r7, #15]
 8002580:	e047      	b.n	8002612 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f022 020e 	bic.w	r2, r2, #14
 8002590:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 0201 	bic.w	r2, r2, #1
 80025a0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b6:	f003 021f 	and.w	r2, r3, #31
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025be:	2101      	movs	r1, #1
 80025c0:	fa01 f202 	lsl.w	r2, r1, r2
 80025c4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80025ce:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00c      	beq.n	80025f2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025e6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80025f0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2201      	movs	r2, #1
 80025f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	4798      	blx	r3
    }
  }
  return status;
 8002612:	7bfb      	ldrb	r3, [r7, #15]
}
 8002614:	4618      	mov	r0, r3
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}

0800261c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002638:	f003 031f 	and.w	r3, r3, #31
 800263c:	2204      	movs	r2, #4
 800263e:	409a      	lsls	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4013      	ands	r3, r2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d026      	beq.n	8002696 <HAL_DMA_IRQHandler+0x7a>
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	f003 0304 	and.w	r3, r3, #4
 800264e:	2b00      	cmp	r3, #0
 8002650:	d021      	beq.n	8002696 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0320 	and.w	r3, r3, #32
 800265c:	2b00      	cmp	r3, #0
 800265e:	d107      	bne.n	8002670 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f022 0204 	bic.w	r2, r2, #4
 800266e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002674:	f003 021f 	and.w	r2, r3, #31
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267c:	2104      	movs	r1, #4
 800267e:	fa01 f202 	lsl.w	r2, r1, r2
 8002682:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002688:	2b00      	cmp	r3, #0
 800268a:	d071      	beq.n	8002770 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002694:	e06c      	b.n	8002770 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269a:	f003 031f 	and.w	r3, r3, #31
 800269e:	2202      	movs	r2, #2
 80026a0:	409a      	lsls	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	4013      	ands	r3, r2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d02e      	beq.n	8002708 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d029      	beq.n	8002708 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0320 	and.w	r3, r3, #32
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10b      	bne.n	80026da <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f022 020a 	bic.w	r2, r2, #10
 80026d0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026de:	f003 021f 	and.w	r2, r3, #31
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	2102      	movs	r1, #2
 80026e8:	fa01 f202 	lsl.w	r2, r1, r2
 80026ec:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d038      	beq.n	8002770 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002706:	e033      	b.n	8002770 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270c:	f003 031f 	and.w	r3, r3, #31
 8002710:	2208      	movs	r2, #8
 8002712:	409a      	lsls	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	4013      	ands	r3, r2
 8002718:	2b00      	cmp	r3, #0
 800271a:	d02a      	beq.n	8002772 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	f003 0308 	and.w	r3, r3, #8
 8002722:	2b00      	cmp	r3, #0
 8002724:	d025      	beq.n	8002772 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 020e 	bic.w	r2, r2, #14
 8002734:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273a:	f003 021f 	and.w	r2, r3, #31
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	2101      	movs	r1, #1
 8002744:	fa01 f202 	lsl.w	r2, r1, r2
 8002748:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002764:	2b00      	cmp	r3, #0
 8002766:	d004      	beq.n	8002772 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002770:	bf00      	nop
 8002772:	bf00      	nop
}
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800277a:	b480      	push	{r7}
 800277c:	b083      	sub	sp, #12
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002788:	b2db      	uxtb	r3, r3
}
 800278a:	4618      	mov	r0, r3
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr

08002796 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002796:	b480      	push	{r7}
 8002798:	b085      	sub	sp, #20
 800279a:	af00      	add	r7, sp, #0
 800279c:	60f8      	str	r0, [r7, #12]
 800279e:	60b9      	str	r1, [r7, #8]
 80027a0:	607a      	str	r2, [r7, #4]
 80027a2:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027a8:	68fa      	ldr	r2, [r7, #12]
 80027aa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80027ac:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d004      	beq.n	80027c0 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ba:	68fa      	ldr	r2, [r7, #12]
 80027bc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80027be:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c4:	f003 021f 	and.w	r2, r3, #31
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027cc:	2101      	movs	r1, #1
 80027ce:	fa01 f202 	lsl.w	r2, r1, r2
 80027d2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	683a      	ldr	r2, [r7, #0]
 80027da:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b10      	cmp	r3, #16
 80027e2:	d108      	bne.n	80027f6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68ba      	ldr	r2, [r7, #8]
 80027f2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80027f4:	e007      	b.n	8002806 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68ba      	ldr	r2, [r7, #8]
 80027fc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	60da      	str	r2, [r3, #12]
}
 8002806:	bf00      	nop
 8002808:	3714      	adds	r7, #20
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
	...

08002814 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002814:	b480      	push	{r7}
 8002816:	b087      	sub	sp, #28
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	461a      	mov	r2, r3
 8002822:	4b16      	ldr	r3, [pc, #88]	@ (800287c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002824:	429a      	cmp	r2, r3
 8002826:	d802      	bhi.n	800282e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002828:	4b15      	ldr	r3, [pc, #84]	@ (8002880 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800282a:	617b      	str	r3, [r7, #20]
 800282c:	e001      	b.n	8002832 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800282e:	4b15      	ldr	r3, [pc, #84]	@ (8002884 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002830:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	b2db      	uxtb	r3, r3
 800283c:	3b08      	subs	r3, #8
 800283e:	4a12      	ldr	r2, [pc, #72]	@ (8002888 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002840:	fba2 2303 	umull	r2, r3, r2, r3
 8002844:	091b      	lsrs	r3, r3, #4
 8002846:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284c:	089b      	lsrs	r3, r3, #2
 800284e:	009a      	lsls	r2, r3, #2
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	4413      	add	r3, r2
 8002854:	461a      	mov	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a0b      	ldr	r2, [pc, #44]	@ (800288c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800285e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f003 031f 	and.w	r3, r3, #31
 8002866:	2201      	movs	r2, #1
 8002868:	409a      	lsls	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800286e:	bf00      	nop
 8002870:	371c      	adds	r7, #28
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40020407 	.word	0x40020407
 8002880:	40020800 	.word	0x40020800
 8002884:	40020820 	.word	0x40020820
 8002888:	cccccccd 	.word	0xcccccccd
 800288c:	40020880 	.word	0x40020880

08002890 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002890:	b480      	push	{r7}
 8002892:	b085      	sub	sp, #20
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	b2db      	uxtb	r3, r3
 800289e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80028a0:	68fa      	ldr	r2, [r7, #12]
 80028a2:	4b0b      	ldr	r3, [pc, #44]	@ (80028d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80028a4:	4413      	add	r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	461a      	mov	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a08      	ldr	r2, [pc, #32]	@ (80028d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80028b2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	3b01      	subs	r3, #1
 80028b8:	f003 031f 	and.w	r3, r3, #31
 80028bc:	2201      	movs	r2, #1
 80028be:	409a      	lsls	r2, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80028c4:	bf00      	nop
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr
 80028d0:	1000823f 	.word	0x1000823f
 80028d4:	40020940 	.word	0x40020940

080028d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d8:	b480      	push	{r7}
 80028da:	b087      	sub	sp, #28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80028e6:	e15a      	b.n	8002b9e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	2101      	movs	r1, #1
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	fa01 f303 	lsl.w	r3, r1, r3
 80028f4:	4013      	ands	r3, r2
 80028f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f000 814c 	beq.w	8002b98 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f003 0303 	and.w	r3, r3, #3
 8002908:	2b01      	cmp	r3, #1
 800290a:	d005      	beq.n	8002918 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002914:	2b02      	cmp	r3, #2
 8002916:	d130      	bne.n	800297a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	2203      	movs	r2, #3
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	43db      	mvns	r3, r3
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	4013      	ands	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	68da      	ldr	r2, [r3, #12]
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	693a      	ldr	r2, [r7, #16]
 8002946:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800294e:	2201      	movs	r2, #1
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	43db      	mvns	r3, r3
 8002958:	693a      	ldr	r2, [r7, #16]
 800295a:	4013      	ands	r3, r2
 800295c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	091b      	lsrs	r3, r3, #4
 8002964:	f003 0201 	and.w	r2, r3, #1
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	4313      	orrs	r3, r2
 8002972:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	693a      	ldr	r2, [r7, #16]
 8002978:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f003 0303 	and.w	r3, r3, #3
 8002982:	2b03      	cmp	r3, #3
 8002984:	d017      	beq.n	80029b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	2203      	movs	r2, #3
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43db      	mvns	r3, r3
 8002998:	693a      	ldr	r2, [r7, #16]
 800299a:	4013      	ands	r3, r2
 800299c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	689a      	ldr	r2, [r3, #8]
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f003 0303 	and.w	r3, r3, #3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d123      	bne.n	8002a0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	08da      	lsrs	r2, r3, #3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	3208      	adds	r2, #8
 80029ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	220f      	movs	r2, #15
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	43db      	mvns	r3, r3
 80029e0:	693a      	ldr	r2, [r7, #16]
 80029e2:	4013      	ands	r3, r2
 80029e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	691a      	ldr	r2, [r3, #16]
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	08da      	lsrs	r2, r3, #3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	3208      	adds	r2, #8
 8002a04:	6939      	ldr	r1, [r7, #16]
 8002a06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	2203      	movs	r2, #3
 8002a16:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1a:	43db      	mvns	r3, r3
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f003 0203 	and.w	r2, r3, #3
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f000 80a6 	beq.w	8002b98 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a4c:	4b5b      	ldr	r3, [pc, #364]	@ (8002bbc <HAL_GPIO_Init+0x2e4>)
 8002a4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a50:	4a5a      	ldr	r2, [pc, #360]	@ (8002bbc <HAL_GPIO_Init+0x2e4>)
 8002a52:	f043 0301 	orr.w	r3, r3, #1
 8002a56:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a58:	4b58      	ldr	r3, [pc, #352]	@ (8002bbc <HAL_GPIO_Init+0x2e4>)
 8002a5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	60bb      	str	r3, [r7, #8]
 8002a62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a64:	4a56      	ldr	r2, [pc, #344]	@ (8002bc0 <HAL_GPIO_Init+0x2e8>)
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	089b      	lsrs	r3, r3, #2
 8002a6a:	3302      	adds	r3, #2
 8002a6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	f003 0303 	and.w	r3, r3, #3
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	220f      	movs	r2, #15
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	43db      	mvns	r3, r3
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	4013      	ands	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a8e:	d01f      	beq.n	8002ad0 <HAL_GPIO_Init+0x1f8>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a4c      	ldr	r2, [pc, #304]	@ (8002bc4 <HAL_GPIO_Init+0x2ec>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d019      	beq.n	8002acc <HAL_GPIO_Init+0x1f4>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a4b      	ldr	r2, [pc, #300]	@ (8002bc8 <HAL_GPIO_Init+0x2f0>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d013      	beq.n	8002ac8 <HAL_GPIO_Init+0x1f0>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a4a      	ldr	r2, [pc, #296]	@ (8002bcc <HAL_GPIO_Init+0x2f4>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d00d      	beq.n	8002ac4 <HAL_GPIO_Init+0x1ec>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a49      	ldr	r2, [pc, #292]	@ (8002bd0 <HAL_GPIO_Init+0x2f8>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d007      	beq.n	8002ac0 <HAL_GPIO_Init+0x1e8>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a48      	ldr	r2, [pc, #288]	@ (8002bd4 <HAL_GPIO_Init+0x2fc>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d101      	bne.n	8002abc <HAL_GPIO_Init+0x1e4>
 8002ab8:	2305      	movs	r3, #5
 8002aba:	e00a      	b.n	8002ad2 <HAL_GPIO_Init+0x1fa>
 8002abc:	2306      	movs	r3, #6
 8002abe:	e008      	b.n	8002ad2 <HAL_GPIO_Init+0x1fa>
 8002ac0:	2304      	movs	r3, #4
 8002ac2:	e006      	b.n	8002ad2 <HAL_GPIO_Init+0x1fa>
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e004      	b.n	8002ad2 <HAL_GPIO_Init+0x1fa>
 8002ac8:	2302      	movs	r3, #2
 8002aca:	e002      	b.n	8002ad2 <HAL_GPIO_Init+0x1fa>
 8002acc:	2301      	movs	r3, #1
 8002ace:	e000      	b.n	8002ad2 <HAL_GPIO_Init+0x1fa>
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	f002 0203 	and.w	r2, r2, #3
 8002ad8:	0092      	lsls	r2, r2, #2
 8002ada:	4093      	lsls	r3, r2
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ae2:	4937      	ldr	r1, [pc, #220]	@ (8002bc0 <HAL_GPIO_Init+0x2e8>)
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	089b      	lsrs	r3, r3, #2
 8002ae8:	3302      	adds	r3, #2
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002af0:	4b39      	ldr	r3, [pc, #228]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	43db      	mvns	r3, r3
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	4013      	ands	r3, r2
 8002afe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d003      	beq.n	8002b14 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b14:	4a30      	ldr	r2, [pc, #192]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	43db      	mvns	r3, r3
 8002b24:	693a      	ldr	r2, [r7, #16]
 8002b26:	4013      	ands	r3, r2
 8002b28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d003      	beq.n	8002b3e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002b36:	693a      	ldr	r2, [r7, #16]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b3e:	4a26      	ldr	r2, [pc, #152]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002b44:	4b24      	ldr	r3, [pc, #144]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	43db      	mvns	r3, r3
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	4013      	ands	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d003      	beq.n	8002b68 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002b60:	693a      	ldr	r2, [r7, #16]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b68:	4a1b      	ldr	r2, [pc, #108]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	43db      	mvns	r3, r3
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d003      	beq.n	8002b92 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b92:	4a11      	ldr	r2, [pc, #68]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f47f ae9d 	bne.w	80028e8 <HAL_GPIO_Init+0x10>
  }
}
 8002bae:	bf00      	nop
 8002bb0:	bf00      	nop
 8002bb2:	371c      	adds	r7, #28
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	40021000 	.word	0x40021000
 8002bc0:	40010000 	.word	0x40010000
 8002bc4:	48000400 	.word	0x48000400
 8002bc8:	48000800 	.word	0x48000800
 8002bcc:	48000c00 	.word	0x48000c00
 8002bd0:	48001000 	.word	0x48001000
 8002bd4:	48001400 	.word	0x48001400
 8002bd8:	40010400 	.word	0x40010400

08002bdc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b087      	sub	sp, #28
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002be6:	2300      	movs	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8002bea:	e0bd      	b.n	8002d68 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8002bec:	2201      	movs	r2, #1
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	683a      	ldr	r2, [r7, #0]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f000 80b0 	beq.w	8002d62 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8002c02:	4a60      	ldr	r2, [pc, #384]	@ (8002d84 <HAL_GPIO_DeInit+0x1a8>)
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	089b      	lsrs	r3, r3, #2
 8002c08:	3302      	adds	r3, #2
 8002c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c0e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	f003 0303 	and.w	r3, r3, #3
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	220f      	movs	r2, #15
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	4013      	ands	r3, r2
 8002c22:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002c2a:	d01f      	beq.n	8002c6c <HAL_GPIO_DeInit+0x90>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	4a56      	ldr	r2, [pc, #344]	@ (8002d88 <HAL_GPIO_DeInit+0x1ac>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d019      	beq.n	8002c68 <HAL_GPIO_DeInit+0x8c>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4a55      	ldr	r2, [pc, #340]	@ (8002d8c <HAL_GPIO_DeInit+0x1b0>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d013      	beq.n	8002c64 <HAL_GPIO_DeInit+0x88>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	4a54      	ldr	r2, [pc, #336]	@ (8002d90 <HAL_GPIO_DeInit+0x1b4>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d00d      	beq.n	8002c60 <HAL_GPIO_DeInit+0x84>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	4a53      	ldr	r2, [pc, #332]	@ (8002d94 <HAL_GPIO_DeInit+0x1b8>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d007      	beq.n	8002c5c <HAL_GPIO_DeInit+0x80>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a52      	ldr	r2, [pc, #328]	@ (8002d98 <HAL_GPIO_DeInit+0x1bc>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d101      	bne.n	8002c58 <HAL_GPIO_DeInit+0x7c>
 8002c54:	2305      	movs	r3, #5
 8002c56:	e00a      	b.n	8002c6e <HAL_GPIO_DeInit+0x92>
 8002c58:	2306      	movs	r3, #6
 8002c5a:	e008      	b.n	8002c6e <HAL_GPIO_DeInit+0x92>
 8002c5c:	2304      	movs	r3, #4
 8002c5e:	e006      	b.n	8002c6e <HAL_GPIO_DeInit+0x92>
 8002c60:	2303      	movs	r3, #3
 8002c62:	e004      	b.n	8002c6e <HAL_GPIO_DeInit+0x92>
 8002c64:	2302      	movs	r3, #2
 8002c66:	e002      	b.n	8002c6e <HAL_GPIO_DeInit+0x92>
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e000      	b.n	8002c6e <HAL_GPIO_DeInit+0x92>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	697a      	ldr	r2, [r7, #20]
 8002c70:	f002 0203 	and.w	r2, r2, #3
 8002c74:	0092      	lsls	r2, r2, #2
 8002c76:	4093      	lsls	r3, r2
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d132      	bne.n	8002ce4 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002c7e:	4b47      	ldr	r3, [pc, #284]	@ (8002d9c <HAL_GPIO_DeInit+0x1c0>)
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	43db      	mvns	r3, r3
 8002c86:	4945      	ldr	r1, [pc, #276]	@ (8002d9c <HAL_GPIO_DeInit+0x1c0>)
 8002c88:	4013      	ands	r3, r2
 8002c8a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002c8c:	4b43      	ldr	r3, [pc, #268]	@ (8002d9c <HAL_GPIO_DeInit+0x1c0>)
 8002c8e:	685a      	ldr	r2, [r3, #4]
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	43db      	mvns	r3, r3
 8002c94:	4941      	ldr	r1, [pc, #260]	@ (8002d9c <HAL_GPIO_DeInit+0x1c0>)
 8002c96:	4013      	ands	r3, r2
 8002c98:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002c9a:	4b40      	ldr	r3, [pc, #256]	@ (8002d9c <HAL_GPIO_DeInit+0x1c0>)
 8002c9c:	68da      	ldr	r2, [r3, #12]
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	493e      	ldr	r1, [pc, #248]	@ (8002d9c <HAL_GPIO_DeInit+0x1c0>)
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002ca8:	4b3c      	ldr	r3, [pc, #240]	@ (8002d9c <HAL_GPIO_DeInit+0x1c0>)
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	43db      	mvns	r3, r3
 8002cb0:	493a      	ldr	r1, [pc, #232]	@ (8002d9c <HAL_GPIO_DeInit+0x1c0>)
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	f003 0303 	and.w	r3, r3, #3
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	220f      	movs	r2, #15
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002cc6:	4a2f      	ldr	r2, [pc, #188]	@ (8002d84 <HAL_GPIO_DeInit+0x1a8>)
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	089b      	lsrs	r3, r3, #2
 8002ccc:	3302      	adds	r3, #2
 8002cce:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	43da      	mvns	r2, r3
 8002cd6:	482b      	ldr	r0, [pc, #172]	@ (8002d84 <HAL_GPIO_DeInit+0x1a8>)
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	089b      	lsrs	r3, r3, #2
 8002cdc:	400a      	ands	r2, r1
 8002cde:	3302      	adds	r3, #2
 8002ce0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	2103      	movs	r1, #3
 8002cee:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf2:	431a      	orrs	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	08da      	lsrs	r2, r3, #3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	3208      	adds	r2, #8
 8002d00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	f003 0307 	and.w	r3, r3, #7
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	220f      	movs	r2, #15
 8002d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d12:	43db      	mvns	r3, r3
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	08d2      	lsrs	r2, r2, #3
 8002d18:	4019      	ands	r1, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	3208      	adds	r2, #8
 8002d1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	68da      	ldr	r2, [r3, #12]
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	2103      	movs	r1, #3
 8002d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	401a      	ands	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685a      	ldr	r2, [r3, #4]
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	fa01 f303 	lsl.w	r3, r1, r3
 8002d44:	43db      	mvns	r3, r3
 8002d46:	401a      	ands	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	2103      	movs	r1, #3
 8002d56:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	401a      	ands	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	609a      	str	r2, [r3, #8]
    }

    position++;
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	3301      	adds	r3, #1
 8002d66:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f47f af3b 	bne.w	8002bec <HAL_GPIO_DeInit+0x10>
  }
}
 8002d76:	bf00      	nop
 8002d78:	bf00      	nop
 8002d7a:	371c      	adds	r7, #28
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	40010000 	.word	0x40010000
 8002d88:	48000400 	.word	0x48000400
 8002d8c:	48000800 	.word	0x48000800
 8002d90:	48000c00 	.word	0x48000c00
 8002d94:	48001000 	.word	0x48001000
 8002d98:	48001400 	.word	0x48001400
 8002d9c:	40010400 	.word	0x40010400

08002da0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	460b      	mov	r3, r1
 8002daa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	691a      	ldr	r2, [r3, #16]
 8002db0:	887b      	ldrh	r3, [r7, #2]
 8002db2:	4013      	ands	r3, r2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d002      	beq.n	8002dbe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002db8:	2301      	movs	r3, #1
 8002dba:	73fb      	strb	r3, [r7, #15]
 8002dbc:	e001      	b.n	8002dc2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3714      	adds	r7, #20
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	807b      	strh	r3, [r7, #2]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002de0:	787b      	ldrb	r3, [r7, #1]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d003      	beq.n	8002dee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002de6:	887a      	ldrh	r2, [r7, #2]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002dec:	e002      	b.n	8002df4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002dee:	887a      	ldrh	r2, [r7, #2]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e08d      	b.n	8002f2e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d106      	bne.n	8002e2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f7fe fa4c 	bl	80012c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2224      	movs	r2, #36	@ 0x24
 8002e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 0201 	bic.w	r2, r2, #1
 8002e42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e50:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689a      	ldr	r2, [r3, #8]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e60:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d107      	bne.n	8002e7a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689a      	ldr	r2, [r3, #8]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e76:	609a      	str	r2, [r3, #8]
 8002e78:	e006      	b.n	8002e88 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	689a      	ldr	r2, [r3, #8]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002e86:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d108      	bne.n	8002ea2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e9e:	605a      	str	r2, [r3, #4]
 8002ea0:	e007      	b.n	8002eb2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eb0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6812      	ldr	r2, [r2, #0]
 8002ebc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002ec0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ec4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68da      	ldr	r2, [r3, #12]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ed4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	691a      	ldr	r2, [r3, #16]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	695b      	ldr	r3, [r3, #20]
 8002ede:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	430a      	orrs	r2, r1
 8002eee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	69d9      	ldr	r1, [r3, #28]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a1a      	ldr	r2, [r3, #32]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f042 0201 	orr.w	r2, r2, #1
 8002f0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2220      	movs	r2, #32
 8002f1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b082      	sub	sp, #8
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e021      	b.n	8002f8c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2224      	movs	r2, #36	@ 0x24
 8002f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 0201 	bic.w	r2, r2, #1
 8002f5e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f7fe fa77 	bl	8001454 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b08a      	sub	sp, #40	@ 0x28
 8002f98:	af02      	add	r7, sp, #8
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	607a      	str	r2, [r7, #4]
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	817b      	strh	r3, [r7, #10]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b20      	cmp	r3, #32
 8002fb6:	f040 80ef 	bne.w	8003198 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fc8:	d101      	bne.n	8002fce <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8002fca:	2302      	movs	r3, #2
 8002fcc:	e0e5      	b.n	800319a <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d101      	bne.n	8002fdc <HAL_I2C_Master_Transmit_DMA+0x48>
 8002fd8:	2302      	movs	r3, #2
 8002fda:	e0de      	b.n	800319a <HAL_I2C_Master_Transmit_DMA+0x206>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2221      	movs	r2, #33	@ 0x21
 8002fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2210      	movs	r2, #16
 8002ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	893a      	ldrh	r2, [r7, #8]
 8003004:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	4a66      	ldr	r2, [pc, #408]	@ (80031a4 <HAL_I2C_Master_Transmit_DMA+0x210>)
 800300a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	4a66      	ldr	r2, [pc, #408]	@ (80031a8 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8003010:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003016:	b29b      	uxth	r3, r3
 8003018:	2bff      	cmp	r3, #255	@ 0xff
 800301a:	d906      	bls.n	800302a <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	22ff      	movs	r2, #255	@ 0xff
 8003020:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003022:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003026:	61fb      	str	r3, [r7, #28]
 8003028:	e007      	b.n	800303a <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800302e:	b29a      	uxth	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003034:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003038:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800303e:	2b00      	cmp	r3, #0
 8003040:	d01a      	beq.n	8003078 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003046:	781a      	ldrb	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003052:	1c5a      	adds	r2, r3, #1
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800305c:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003062:	b29b      	uxth	r3, r3
 8003064:	3b01      	subs	r3, #1
 8003066:	b29a      	uxth	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003070:	3b01      	subs	r3, #1
 8003072:	b29a      	uxth	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800307c:	2b00      	cmp	r3, #0
 800307e:	d074      	beq.n	800316a <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003084:	2b00      	cmp	r3, #0
 8003086:	d022      	beq.n	80030ce <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800308c:	4a47      	ldr	r2, [pc, #284]	@ (80031ac <HAL_I2C_Master_Transmit_DMA+0x218>)
 800308e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003094:	4a46      	ldr	r2, [pc, #280]	@ (80031b0 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8003096:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800309c:	2200      	movs	r2, #0
 800309e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030a4:	2200      	movs	r2, #0
 80030a6:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b0:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80030b8:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80030be:	f7ff f9cb 	bl	8002458 <HAL_DMA_Start_IT>
 80030c2:	4603      	mov	r3, r0
 80030c4:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80030c6:	7dfb      	ldrb	r3, [r7, #23]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d13a      	bne.n	8003142 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 80030cc:	e013      	b.n	80030f6 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2220      	movs	r2, #32
 80030d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e051      	b.n	800319a <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	3301      	adds	r3, #1
 80030fe:	b2da      	uxtb	r2, r3
 8003100:	8979      	ldrh	r1, [r7, #10]
 8003102:	4b2c      	ldr	r3, [pc, #176]	@ (80031b4 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8003104:	9300      	str	r3, [sp, #0]
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	f001 fcf7 	bl	8004afc <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003112:	b29a      	uxth	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	b29a      	uxth	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003128:	2110      	movs	r1, #16
 800312a:	68f8      	ldr	r0, [r7, #12]
 800312c:	f001 fd18 	bl	8004b60 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	e028      	b.n	8003194 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2220      	movs	r2, #32
 8003146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003156:	f043 0210 	orr.w	r2, r3, #16
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e017      	b.n	800319a <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	4a12      	ldr	r2, [pc, #72]	@ (80031b8 <HAL_I2C_Master_Transmit_DMA+0x224>)
 800316e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	b2da      	uxtb	r2, r3
 8003174:	8979      	ldrh	r1, [r7, #10]
 8003176:	4b0f      	ldr	r3, [pc, #60]	@ (80031b4 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800317e:	68f8      	ldr	r0, [r7, #12]
 8003180:	f001 fcbc 	bl	8004afc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800318c:	2101      	movs	r1, #1
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f001 fce6 	bl	8004b60 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8003194:	2300      	movs	r3, #0
 8003196:	e000      	b.n	800319a <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8003198:	2302      	movs	r3, #2
  }
}
 800319a:	4618      	mov	r0, r3
 800319c:	3720      	adds	r7, #32
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	ffff0000 	.word	0xffff0000
 80031a8:	08003997 	.word	0x08003997
 80031ac:	08004967 	.word	0x08004967
 80031b0:	08004a93 	.word	0x08004a93
 80031b4:	80002000 	.word	0x80002000
 80031b8:	08003527 	.word	0x08003527

080031bc <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b088      	sub	sp, #32
 80031c0:	af02      	add	r7, sp, #8
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	607a      	str	r2, [r7, #4]
 80031c6:	461a      	mov	r2, r3
 80031c8:	460b      	mov	r3, r1
 80031ca:	817b      	strh	r3, [r7, #10]
 80031cc:	4613      	mov	r3, r2
 80031ce:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	2b20      	cmp	r3, #32
 80031da:	f040 80cd 	bne.w	8003378 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031ec:	d101      	bne.n	80031f2 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 80031ee:	2302      	movs	r3, #2
 80031f0:	e0c3      	b.n	800337a <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d101      	bne.n	8003200 <HAL_I2C_Master_Receive_DMA+0x44>
 80031fc:	2302      	movs	r3, #2
 80031fe:	e0bc      	b.n	800337a <HAL_I2C_Master_Receive_DMA+0x1be>
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2222      	movs	r2, #34	@ 0x22
 800320c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2210      	movs	r2, #16
 8003214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2200      	movs	r2, #0
 800321c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	893a      	ldrh	r2, [r7, #8]
 8003228:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	4a55      	ldr	r2, [pc, #340]	@ (8003384 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 800322e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	4a55      	ldr	r2, [pc, #340]	@ (8003388 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8003234:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800323a:	b29b      	uxth	r3, r3
 800323c:	2bff      	cmp	r3, #255	@ 0xff
 800323e:	d906      	bls.n	800324e <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	22ff      	movs	r2, #255	@ 0xff
 8003244:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003246:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800324a:	617b      	str	r3, [r7, #20]
 800324c:	e007      	b.n	800325e <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003252:	b29a      	uxth	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003258:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800325c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003262:	2b00      	cmp	r3, #0
 8003264:	d070      	beq.n	8003348 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800326a:	2b00      	cmp	r3, #0
 800326c:	d020      	beq.n	80032b0 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003272:	4a46      	ldr	r2, [pc, #280]	@ (800338c <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8003274:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800327a:	4a45      	ldr	r2, [pc, #276]	@ (8003390 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 800327c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003282:	2200      	movs	r2, #0
 8003284:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800328a:	2200      	movs	r2, #0
 800328c:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	3324      	adds	r3, #36	@ 0x24
 8003298:	4619      	mov	r1, r3
 800329a:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80032a0:	f7ff f8da 	bl	8002458 <HAL_DMA_Start_IT>
 80032a4:	4603      	mov	r3, r0
 80032a6:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80032a8:	7cfb      	ldrb	r3, [r7, #19]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d138      	bne.n	8003320 <HAL_I2C_Master_Receive_DMA+0x164>
 80032ae:	e013      	b.n	80032d8 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2220      	movs	r2, #32
 80032b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e050      	b.n	800337a <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032dc:	b2da      	uxtb	r2, r3
 80032de:	8979      	ldrh	r1, [r7, #10]
 80032e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003394 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	68f8      	ldr	r0, [r7, #12]
 80032e8:	f001 fc08 	bl	8004afc <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003306:	2110      	movs	r1, #16
 8003308:	68f8      	ldr	r0, [r7, #12]
 800330a:	f001 fc29 	bl	8004b60 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	e029      	b.n	8003374 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2220      	movs	r2, #32
 8003324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003334:	f043 0210 	orr.w	r2, r3, #16
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e018      	b.n	800337a <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4a13      	ldr	r2, [pc, #76]	@ (8003398 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 800334c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003352:	b2da      	uxtb	r2, r3
 8003354:	8979      	ldrh	r1, [r7, #10]
 8003356:	4b0f      	ldr	r3, [pc, #60]	@ (8003394 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f001 fbcc 	bl	8004afc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800336c:	2102      	movs	r1, #2
 800336e:	68f8      	ldr	r0, [r7, #12]
 8003370:	f001 fbf6 	bl	8004b60 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8003374:	2300      	movs	r3, #0
 8003376:	e000      	b.n	800337a <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8003378:	2302      	movs	r3, #2
  }
}
 800337a:	4618      	mov	r0, r3
 800337c:	3718      	adds	r7, #24
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	ffff0000 	.word	0xffff0000
 8003388:	08003997 	.word	0x08003997
 800338c:	080049fd 	.word	0x080049fd
 8003390:	08004a93 	.word	0x08004a93
 8003394:	80002400 	.word	0x80002400
 8003398:	08003527 	.word	0x08003527

0800339c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d005      	beq.n	80033c8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	68f9      	ldr	r1, [r7, #12]
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	4798      	blx	r3
  }
}
 80033c8:	bf00      	nop
 80033ca:	3710      	adds	r7, #16
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	0a1b      	lsrs	r3, r3, #8
 80033ec:	f003 0301 	and.w	r3, r3, #1
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d010      	beq.n	8003416 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	09db      	lsrs	r3, r3, #7
 80033f8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d00a      	beq.n	8003416 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003404:	f043 0201 	orr.w	r2, r3, #1
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003414:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	0a9b      	lsrs	r3, r3, #10
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d010      	beq.n	8003444 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	09db      	lsrs	r3, r3, #7
 8003426:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003432:	f043 0208 	orr.w	r2, r3, #8
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003442:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	0a5b      	lsrs	r3, r3, #9
 8003448:	f003 0301 	and.w	r3, r3, #1
 800344c:	2b00      	cmp	r3, #0
 800344e:	d010      	beq.n	8003472 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	09db      	lsrs	r3, r3, #7
 8003454:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00a      	beq.n	8003472 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003460:	f043 0202 	orr.w	r2, r3, #2
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003470:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003476:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f003 030b 	and.w	r3, r3, #11
 800347e:	2b00      	cmp	r3, #0
 8003480:	d003      	beq.n	800348a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8003482:	68f9      	ldr	r1, [r7, #12]
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f001 f933 	bl	80046f0 <I2C_ITError>
  }
}
 800348a:	bf00      	nop
 800348c:	3718      	adds	r7, #24
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003492:	b480      	push	{r7}
 8003494:	b083      	sub	sp, #12
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800349a:	bf00      	nop
 800349c:	370c      	adds	r7, #12
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr

080034a6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034a6:	b480      	push	{r7}
 80034a8:	b083      	sub	sp, #12
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr

080034ba <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b083      	sub	sp, #12
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
 80034c2:	460b      	mov	r3, r1
 80034c4:	70fb      	strb	r3, [r7, #3]
 80034c6:	4613      	mov	r3, r2
 80034c8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80034ca:	bf00      	nop
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034ea:	b480      	push	{r7}
 80034ec:	b083      	sub	sp, #12
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80034f2:	bf00      	nop
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034fe:	b480      	push	{r7}
 8003500:	b083      	sub	sp, #12
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003506:	bf00      	nop
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr

08003512 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003512:	b480      	push	{r7}
 8003514:	b083      	sub	sp, #12
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr

08003526 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	b088      	sub	sp, #32
 800352a:	af02      	add	r7, sp, #8
 800352c:	60f8      	str	r0, [r7, #12]
 800352e:	60b9      	str	r1, [r7, #8]
 8003530:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800353c:	2b01      	cmp	r3, #1
 800353e:	d101      	bne.n	8003544 <I2C_Master_ISR_IT+0x1e>
 8003540:	2302      	movs	r3, #2
 8003542:	e120      	b.n	8003786 <I2C_Master_ISR_IT+0x260>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	091b      	lsrs	r3, r3, #4
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b00      	cmp	r3, #0
 8003556:	d013      	beq.n	8003580 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	091b      	lsrs	r3, r3, #4
 800355c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00d      	beq.n	8003580 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2210      	movs	r2, #16
 800356a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003570:	f043 0204 	orr.w	r2, r3, #4
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f001 f9d0 	bl	800491e <I2C_Flush_TXDR>
 800357e:	e0ed      	b.n	800375c <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	089b      	lsrs	r3, r3, #2
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b00      	cmp	r3, #0
 800358a:	d023      	beq.n	80035d4 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	089b      	lsrs	r3, r3, #2
 8003590:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003594:	2b00      	cmp	r3, #0
 8003596:	d01d      	beq.n	80035d4 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	f023 0304 	bic.w	r3, r3, #4
 800359e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035aa:	b2d2      	uxtb	r2, r2
 80035ac:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b2:	1c5a      	adds	r2, r3, #1
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035bc:	3b01      	subs	r3, #1
 80035be:	b29a      	uxth	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	3b01      	subs	r3, #1
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035d2:	e0c3      	b.n	800375c <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	099b      	lsrs	r3, r3, #6
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d12a      	bne.n	8003636 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	085b      	lsrs	r3, r3, #1
 80035e4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d024      	beq.n	8003636 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	085b      	lsrs	r3, r3, #1
 80035f0:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d01e      	beq.n	8003636 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f000 80ac 	beq.w	800375c <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003608:	781a      	ldrb	r2, [r3, #0]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003614:	1c5a      	adds	r2, r3, #1
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800361e:	3b01      	subs	r3, #1
 8003620:	b29a      	uxth	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800362a:	b29b      	uxth	r3, r3
 800362c:	3b01      	subs	r3, #1
 800362e:	b29a      	uxth	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8003634:	e092      	b.n	800375c <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	09db      	lsrs	r3, r3, #7
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b00      	cmp	r3, #0
 8003640:	d05d      	beq.n	80036fe <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	099b      	lsrs	r3, r3, #6
 8003646:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800364a:	2b00      	cmp	r3, #0
 800364c:	d057      	beq.n	80036fe <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003652:	b29b      	uxth	r3, r3
 8003654:	2b00      	cmp	r3, #0
 8003656:	d040      	beq.n	80036da <I2C_Master_ISR_IT+0x1b4>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800365c:	2b00      	cmp	r3, #0
 800365e:	d13c      	bne.n	80036da <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	b29b      	uxth	r3, r3
 8003668:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800366c:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003672:	b29b      	uxth	r3, r3
 8003674:	2bff      	cmp	r3, #255	@ 0xff
 8003676:	d90e      	bls.n	8003696 <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	22ff      	movs	r2, #255	@ 0xff
 800367c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003682:	b2da      	uxtb	r2, r3
 8003684:	8a79      	ldrh	r1, [r7, #18]
 8003686:	2300      	movs	r3, #0
 8003688:	9300      	str	r3, [sp, #0]
 800368a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f001 fa34 	bl	8004afc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003694:	e032      	b.n	80036fc <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800369a:	b29a      	uxth	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036a8:	d00b      	beq.n	80036c2 <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ae:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80036b4:	8a79      	ldrh	r1, [r7, #18]
 80036b6:	2000      	movs	r0, #0
 80036b8:	9000      	str	r0, [sp, #0]
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f001 fa1e 	bl	8004afc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036c0:	e01c      	b.n	80036fc <I2C_Master_ISR_IT+0x1d6>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	8a79      	ldrh	r1, [r7, #18]
 80036ca:	2300      	movs	r3, #0
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f001 fa12 	bl	8004afc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036d8:	e010      	b.n	80036fc <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036e8:	d003      	beq.n	80036f2 <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f000 fcdb 	bl	80040a6 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036f0:	e034      	b.n	800375c <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80036f2:	2140      	movs	r1, #64	@ 0x40
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 fffb 	bl	80046f0 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036fa:	e02f      	b.n	800375c <I2C_Master_ISR_IT+0x236>
 80036fc:	e02e      	b.n	800375c <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	099b      	lsrs	r3, r3, #6
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d028      	beq.n	800375c <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	099b      	lsrs	r3, r3, #6
 800370e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003712:	2b00      	cmp	r3, #0
 8003714:	d022      	beq.n	800375c <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800371a:	b29b      	uxth	r3, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	d119      	bne.n	8003754 <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800372a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800372e:	d015      	beq.n	800375c <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003734:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003738:	d108      	bne.n	800374c <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	685a      	ldr	r2, [r3, #4]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003748:	605a      	str	r2, [r3, #4]
 800374a:	e007      	b.n	800375c <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f000 fcaa 	bl	80040a6 <I2C_ITMasterSeqCplt>
 8003752:	e003      	b.n	800375c <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003754:	2140      	movs	r1, #64	@ 0x40
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 ffca 	bl	80046f0 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	095b      	lsrs	r3, r3, #5
 8003760:	f003 0301 	and.w	r3, r3, #1
 8003764:	2b00      	cmp	r3, #0
 8003766:	d009      	beq.n	800377c <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	095b      	lsrs	r3, r3, #5
 800376c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003770:	2b00      	cmp	r3, #0
 8003772:	d003      	beq.n	800377c <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8003774:	6979      	ldr	r1, [r7, #20]
 8003776:	68f8      	ldr	r0, [r7, #12]
 8003778:	f000 fd30 	bl	80041dc <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}

0800378e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800378e:	b580      	push	{r7, lr}
 8003790:	b086      	sub	sp, #24
 8003792:	af00      	add	r7, sp, #0
 8003794:	60f8      	str	r0, [r7, #12]
 8003796:	60b9      	str	r1, [r7, #8]
 8003798:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800379e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d101      	bne.n	80037b2 <I2C_Slave_ISR_IT+0x24>
 80037ae:	2302      	movs	r3, #2
 80037b0:	e0ed      	b.n	800398e <I2C_Slave_ISR_IT+0x200>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	095b      	lsrs	r3, r3, #5
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00a      	beq.n	80037dc <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	095b      	lsrs	r3, r3, #5
 80037ca:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d004      	beq.n	80037dc <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80037d2:	6939      	ldr	r1, [r7, #16]
 80037d4:	68f8      	ldr	r0, [r7, #12]
 80037d6:	f000 fdcb 	bl	8004370 <I2C_ITSlaveCplt>
 80037da:	e0d3      	b.n	8003984 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	091b      	lsrs	r3, r3, #4
 80037e0:	f003 0301 	and.w	r3, r3, #1
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d04d      	beq.n	8003884 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	091b      	lsrs	r3, r3, #4
 80037ec:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d047      	beq.n	8003884 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d128      	bne.n	8003850 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b28      	cmp	r3, #40	@ 0x28
 8003808:	d108      	bne.n	800381c <I2C_Slave_ISR_IT+0x8e>
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003810:	d104      	bne.n	800381c <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003812:	6939      	ldr	r1, [r7, #16]
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 ff15 	bl	8004644 <I2C_ITListenCplt>
 800381a:	e032      	b.n	8003882 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b29      	cmp	r3, #41	@ 0x29
 8003826:	d10e      	bne.n	8003846 <I2C_Slave_ISR_IT+0xb8>
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800382e:	d00a      	beq.n	8003846 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2210      	movs	r2, #16
 8003836:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f001 f870 	bl	800491e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 fc6e 	bl	8004120 <I2C_ITSlaveSeqCplt>
 8003844:	e01d      	b.n	8003882 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2210      	movs	r2, #16
 800384c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800384e:	e096      	b.n	800397e <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2210      	movs	r2, #16
 8003856:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800385c:	f043 0204 	orr.w	r2, r3, #4
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d004      	beq.n	8003874 <I2C_Slave_ISR_IT+0xe6>
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003870:	f040 8085 	bne.w	800397e <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003878:	4619      	mov	r1, r3
 800387a:	68f8      	ldr	r0, [r7, #12]
 800387c:	f000 ff38 	bl	80046f0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003880:	e07d      	b.n	800397e <I2C_Slave_ISR_IT+0x1f0>
 8003882:	e07c      	b.n	800397e <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	089b      	lsrs	r3, r3, #2
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d030      	beq.n	80038f2 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	089b      	lsrs	r3, r3, #2
 8003894:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003898:	2b00      	cmp	r3, #0
 800389a:	d02a      	beq.n	80038f2 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d018      	beq.n	80038d8 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b0:	b2d2      	uxtb	r2, r2
 80038b2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b8:	1c5a      	adds	r2, r3, #1
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038c2:	3b01      	subs	r3, #1
 80038c4:	b29a      	uxth	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	3b01      	subs	r3, #1
 80038d2:	b29a      	uxth	r2, r3
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038dc:	b29b      	uxth	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d14f      	bne.n	8003982 <I2C_Slave_ISR_IT+0x1f4>
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80038e8:	d04b      	beq.n	8003982 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	f000 fc18 	bl	8004120 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80038f0:	e047      	b.n	8003982 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	08db      	lsrs	r3, r3, #3
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00a      	beq.n	8003914 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	08db      	lsrs	r3, r3, #3
 8003902:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003906:	2b00      	cmp	r3, #0
 8003908:	d004      	beq.n	8003914 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800390a:	6939      	ldr	r1, [r7, #16]
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f000 fb46 	bl	8003f9e <I2C_ITAddrCplt>
 8003912:	e037      	b.n	8003984 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	085b      	lsrs	r3, r3, #1
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b00      	cmp	r3, #0
 800391e:	d031      	beq.n	8003984 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	085b      	lsrs	r3, r3, #1
 8003924:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003928:	2b00      	cmp	r3, #0
 800392a:	d02b      	beq.n	8003984 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003930:	b29b      	uxth	r3, r3
 8003932:	2b00      	cmp	r3, #0
 8003934:	d018      	beq.n	8003968 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393a:	781a      	ldrb	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003946:	1c5a      	adds	r2, r3, #1
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003950:	b29b      	uxth	r3, r3
 8003952:	3b01      	subs	r3, #1
 8003954:	b29a      	uxth	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800395e:	3b01      	subs	r3, #1
 8003960:	b29a      	uxth	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003966:	e00d      	b.n	8003984 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800396e:	d002      	beq.n	8003976 <I2C_Slave_ISR_IT+0x1e8>
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d106      	bne.n	8003984 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f000 fbd2 	bl	8004120 <I2C_ITSlaveSeqCplt>
 800397c:	e002      	b.n	8003984 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800397e:	bf00      	nop
 8003980:	e000      	b.n	8003984 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8003982:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3718      	adds	r7, #24
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b088      	sub	sp, #32
 800399a:	af02      	add	r7, sp, #8
 800399c:	60f8      	str	r0, [r7, #12]
 800399e:	60b9      	str	r1, [r7, #8]
 80039a0:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d101      	bne.n	80039b0 <I2C_Master_ISR_DMA+0x1a>
 80039ac:	2302      	movs	r3, #2
 80039ae:	e0e1      	b.n	8003b74 <I2C_Master_ISR_DMA+0x1de>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	091b      	lsrs	r3, r3, #4
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d017      	beq.n	80039f4 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	091b      	lsrs	r3, r3, #4
 80039c8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d011      	beq.n	80039f4 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2210      	movs	r2, #16
 80039d6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039dc:	f043 0204 	orr.w	r2, r3, #4
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80039e4:	2120      	movs	r1, #32
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f001 f8ba 	bl	8004b60 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f000 ff96 	bl	800491e <I2C_Flush_TXDR>
 80039f2:	e0ba      	b.n	8003b6a <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	09db      	lsrs	r3, r3, #7
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d072      	beq.n	8003ae6 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	099b      	lsrs	r3, r3, #6
 8003a04:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d06c      	beq.n	8003ae6 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a1a:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d04e      	beq.n	8003ac4 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a32:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	2bff      	cmp	r3, #255	@ 0xff
 8003a3c:	d906      	bls.n	8003a4c <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	22ff      	movs	r2, #255	@ 0xff
 8003a42:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8003a44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003a48:	617b      	str	r3, [r7, #20]
 8003a4a:	e010      	b.n	8003a6e <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a50:	b29a      	uxth	r2, r3
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a5e:	d003      	beq.n	8003a68 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a64:	617b      	str	r3, [r7, #20]
 8003a66:	e002      	b.n	8003a6e <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8003a68:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a6c:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a72:	b2da      	uxtb	r2, r3
 8003a74:	8a79      	ldrh	r1, [r7, #18]
 8003a76:	2300      	movs	r3, #0
 8003a78:	9300      	str	r3, [sp, #0]
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	68f8      	ldr	r0, [r7, #12]
 8003a7e:	f001 f83d 	bl	8004afc <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a86:	b29a      	uxth	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	2b22      	cmp	r3, #34	@ 0x22
 8003a9e:	d108      	bne.n	8003ab2 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003aae:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003ab0:	e05b      	b.n	8003b6a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ac0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003ac2:	e052      	b.n	8003b6a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ace:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ad2:	d003      	beq.n	8003adc <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	f000 fae6 	bl	80040a6 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003ada:	e046      	b.n	8003b6a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003adc:	2140      	movs	r1, #64	@ 0x40
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	f000 fe06 	bl	80046f0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003ae4:	e041      	b.n	8003b6a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	099b      	lsrs	r3, r3, #6
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d029      	beq.n	8003b46 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	099b      	lsrs	r3, r3, #6
 8003af6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d023      	beq.n	8003b46 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d119      	bne.n	8003b3c <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b16:	d027      	beq.n	8003b68 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b20:	d108      	bne.n	8003b34 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b30:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003b32:	e019      	b.n	8003b68 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003b34:	68f8      	ldr	r0, [r7, #12]
 8003b36:	f000 fab6 	bl	80040a6 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003b3a:	e015      	b.n	8003b68 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003b3c:	2140      	movs	r1, #64	@ 0x40
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 fdd6 	bl	80046f0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003b44:	e010      	b.n	8003b68 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	095b      	lsrs	r3, r3, #5
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00b      	beq.n	8003b6a <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	095b      	lsrs	r3, r3, #5
 8003b56:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d005      	beq.n	8003b6a <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003b5e:	68b9      	ldr	r1, [r7, #8]
 8003b60:	68f8      	ldr	r0, [r7, #12]
 8003b62:	f000 fb3b 	bl	80041dc <I2C_ITMasterCplt>
 8003b66:	e000      	b.n	8003b6a <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8003b68:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3718      	adds	r7, #24
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b088      	sub	sp, #32
 8003b80:	af02      	add	r7, sp, #8
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003b88:	4b92      	ldr	r3, [pc, #584]	@ (8003dd4 <I2C_Mem_ISR_DMA+0x258>)
 8003b8a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d101      	bne.n	8003b9a <I2C_Mem_ISR_DMA+0x1e>
 8003b96:	2302      	movs	r3, #2
 8003b98:	e118      	b.n	8003dcc <I2C_Mem_ISR_DMA+0x250>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	091b      	lsrs	r3, r3, #4
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d017      	beq.n	8003bde <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	091b      	lsrs	r3, r3, #4
 8003bb2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d011      	beq.n	8003bde <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2210      	movs	r2, #16
 8003bc0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bc6:	f043 0204 	orr.w	r2, r3, #4
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003bce:	2120      	movs	r1, #32
 8003bd0:	68f8      	ldr	r0, [r7, #12]
 8003bd2:	f000 ffc5 	bl	8004b60 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 fea1 	bl	800491e <I2C_Flush_TXDR>
 8003bdc:	e0f1      	b.n	8003dc2 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	085b      	lsrs	r3, r3, #1
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00f      	beq.n	8003c0a <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	085b      	lsrs	r3, r3, #1
 8003bee:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d009      	beq.n	8003c0a <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003bfe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f04f 32ff 	mov.w	r2, #4294967295
 8003c06:	651a      	str	r2, [r3, #80]	@ 0x50
 8003c08:	e0db      	b.n	8003dc2 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	09db      	lsrs	r3, r3, #7
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d060      	beq.n	8003cd8 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	099b      	lsrs	r3, r3, #6
 8003c1a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d05a      	beq.n	8003cd8 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003c22:	2101      	movs	r1, #1
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f001 f81f 	bl	8004c68 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003c2a:	2110      	movs	r1, #16
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f000 ff97 	bl	8004b60 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d048      	beq.n	8003cce <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	2bff      	cmp	r3, #255	@ 0xff
 8003c44:	d910      	bls.n	8003c68 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	22ff      	movs	r2, #255	@ 0xff
 8003c4a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c50:	b299      	uxth	r1, r3
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c56:	b2da      	uxtb	r2, r3
 8003c58:	2300      	movs	r3, #0
 8003c5a:	9300      	str	r3, [sp, #0]
 8003c5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f000 ff4b 	bl	8004afc <I2C_TransferConfig>
 8003c66:	e011      	b.n	8003c8c <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c76:	b299      	uxth	r1, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c7c:	b2da      	uxtb	r2, r3
 8003c7e:	2300      	movs	r3, #0
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f000 ff38 	bl	8004afc <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b22      	cmp	r3, #34	@ 0x22
 8003ca8:	d108      	bne.n	8003cbc <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003cb8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003cba:	e082      	b.n	8003dc2 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cca:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003ccc:	e079      	b.n	8003dc2 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003cce:	2140      	movs	r1, #64	@ 0x40
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 fd0d 	bl	80046f0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003cd6:	e074      	b.n	8003dc2 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	099b      	lsrs	r3, r3, #6
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d05e      	beq.n	8003da2 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	099b      	lsrs	r3, r3, #6
 8003ce8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d058      	beq.n	8003da2 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003cf0:	2101      	movs	r1, #1
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f000 ffb8 	bl	8004c68 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003cf8:	2110      	movs	r1, #16
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 ff30 	bl	8004b60 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	2b22      	cmp	r3, #34	@ 0x22
 8003d0a:	d101      	bne.n	8003d10 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 8003d0c:	4b32      	ldr	r3, [pc, #200]	@ (8003dd8 <I2C_Mem_ISR_DMA+0x25c>)
 8003d0e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	2bff      	cmp	r3, #255	@ 0xff
 8003d18:	d910      	bls.n	8003d3c <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	22ff      	movs	r2, #255	@ 0xff
 8003d1e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d24:	b299      	uxth	r1, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d2a:	b2da      	uxtb	r2, r3
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 fee1 	bl	8004afc <I2C_TransferConfig>
 8003d3a:	e011      	b.n	8003d60 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d40:	b29a      	uxth	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d4a:	b299      	uxth	r1, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	9300      	str	r3, [sp, #0]
 8003d56:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 fece 	bl	8004afc <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d64:	b29a      	uxth	r2, r3
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b22      	cmp	r3, #34	@ 0x22
 8003d7c:	d108      	bne.n	8003d90 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d8c:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d8e:	e018      	b.n	8003dc2 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d9e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003da0:	e00f      	b.n	8003dc2 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	095b      	lsrs	r3, r3, #5
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d009      	beq.n	8003dc2 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	095b      	lsrs	r3, r3, #5
 8003db2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d003      	beq.n	8003dc2 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003dba:	68b9      	ldr	r1, [r7, #8]
 8003dbc:	68f8      	ldr	r0, [r7, #12]
 8003dbe:	f000 fa0d 	bl	80041dc <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3718      	adds	r7, #24
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	80002000 	.word	0x80002000
 8003dd8:	80002400 	.word	0x80002400

08003ddc <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b088      	sub	sp, #32
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dec:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003dee:	2300      	movs	r3, #0
 8003df0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d101      	bne.n	8003e00 <I2C_Slave_ISR_DMA+0x24>
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	e0ca      	b.n	8003f96 <I2C_Slave_ISR_DMA+0x1ba>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	095b      	lsrs	r3, r3, #5
 8003e0c:	f003 0301 	and.w	r3, r3, #1
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00a      	beq.n	8003e2a <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	095b      	lsrs	r3, r3, #5
 8003e18:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d004      	beq.n	8003e2a <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003e20:	68b9      	ldr	r1, [r7, #8]
 8003e22:	68f8      	ldr	r0, [r7, #12]
 8003e24:	f000 faa4 	bl	8004370 <I2C_ITSlaveCplt>
 8003e28:	e0b0      	b.n	8003f8c <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	091b      	lsrs	r3, r3, #4
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	f000 809a 	beq.w	8003f6c <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	091b      	lsrs	r3, r3, #4
 8003e3c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	f000 8093 	beq.w	8003f6c <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	0b9b      	lsrs	r3, r3, #14
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d105      	bne.n	8003e5e <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	0bdb      	lsrs	r3, r3, #15
 8003e56:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d07f      	beq.n	8003f5e <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00d      	beq.n	8003e82 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	0bdb      	lsrs	r3, r3, #15
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d007      	beq.n	8003e82 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d101      	bne.n	8003e82 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00d      	beq.n	8003ea6 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	0b9b      	lsrs	r3, r3, #14
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d007      	beq.n	8003ea6 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d128      	bne.n	8003efe <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	2b28      	cmp	r3, #40	@ 0x28
 8003eb6:	d108      	bne.n	8003eca <I2C_Slave_ISR_DMA+0xee>
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ebe:	d104      	bne.n	8003eca <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003ec0:	68b9      	ldr	r1, [r7, #8]
 8003ec2:	68f8      	ldr	r0, [r7, #12]
 8003ec4:	f000 fbbe 	bl	8004644 <I2C_ITListenCplt>
 8003ec8:	e048      	b.n	8003f5c <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b29      	cmp	r3, #41	@ 0x29
 8003ed4:	d10e      	bne.n	8003ef4 <I2C_Slave_ISR_DMA+0x118>
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003edc:	d00a      	beq.n	8003ef4 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2210      	movs	r2, #16
 8003ee4:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f000 fd19 	bl	800491e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 f917 	bl	8004120 <I2C_ITSlaveSeqCplt>
 8003ef2:	e033      	b.n	8003f5c <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2210      	movs	r2, #16
 8003efa:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003efc:	e034      	b.n	8003f68 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2210      	movs	r2, #16
 8003f04:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0a:	f043 0204 	orr.w	r2, r3, #4
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f18:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d003      	beq.n	8003f28 <I2C_Slave_ISR_DMA+0x14c>
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f26:	d11f      	bne.n	8003f68 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003f28:	7dfb      	ldrb	r3, [r7, #23]
 8003f2a:	2b21      	cmp	r3, #33	@ 0x21
 8003f2c:	d002      	beq.n	8003f34 <I2C_Slave_ISR_DMA+0x158>
 8003f2e:	7dfb      	ldrb	r3, [r7, #23]
 8003f30:	2b29      	cmp	r3, #41	@ 0x29
 8003f32:	d103      	bne.n	8003f3c <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2221      	movs	r2, #33	@ 0x21
 8003f38:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f3a:	e008      	b.n	8003f4e <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f3c:	7dfb      	ldrb	r3, [r7, #23]
 8003f3e:	2b22      	cmp	r3, #34	@ 0x22
 8003f40:	d002      	beq.n	8003f48 <I2C_Slave_ISR_DMA+0x16c>
 8003f42:	7dfb      	ldrb	r3, [r7, #23]
 8003f44:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f46:	d102      	bne.n	8003f4e <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2222      	movs	r2, #34	@ 0x22
 8003f4c:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f52:	4619      	mov	r1, r3
 8003f54:	68f8      	ldr	r0, [r7, #12]
 8003f56:	f000 fbcb 	bl	80046f0 <I2C_ITError>
      if (treatdmanack == 1U)
 8003f5a:	e005      	b.n	8003f68 <I2C_Slave_ISR_DMA+0x18c>
 8003f5c:	e004      	b.n	8003f68 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2210      	movs	r2, #16
 8003f64:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003f66:	e011      	b.n	8003f8c <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8003f68:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003f6a:	e00f      	b.n	8003f8c <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	08db      	lsrs	r3, r3, #3
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d009      	beq.n	8003f8c <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	08db      	lsrs	r3, r3, #3
 8003f7c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d003      	beq.n	8003f8c <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8003f84:	68b9      	ldr	r1, [r7, #8]
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	f000 f809 	bl	8003f9e <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3720      	adds	r7, #32
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b084      	sub	sp, #16
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
 8003fa6:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003fb4:	2b28      	cmp	r3, #40	@ 0x28
 8003fb6:	d16a      	bne.n	800408e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	0c1b      	lsrs	r3, r3, #16
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	0c1b      	lsrs	r3, r3, #16
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003fd6:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fe4:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003ff2:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d138      	bne.n	800406e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003ffc:	897b      	ldrh	r3, [r7, #10]
 8003ffe:	09db      	lsrs	r3, r3, #7
 8004000:	b29a      	uxth	r2, r3
 8004002:	89bb      	ldrh	r3, [r7, #12]
 8004004:	4053      	eors	r3, r2
 8004006:	b29b      	uxth	r3, r3
 8004008:	f003 0306 	and.w	r3, r3, #6
 800400c:	2b00      	cmp	r3, #0
 800400e:	d11c      	bne.n	800404a <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004010:	897b      	ldrh	r3, [r7, #10]
 8004012:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004018:	1c5a      	adds	r2, r3, #1
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004022:	2b02      	cmp	r3, #2
 8004024:	d13b      	bne.n	800409e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2208      	movs	r2, #8
 8004032:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800403c:	89ba      	ldrh	r2, [r7, #12]
 800403e:	7bfb      	ldrb	r3, [r7, #15]
 8004040:	4619      	mov	r1, r3
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f7ff fa39 	bl	80034ba <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004048:	e029      	b.n	800409e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800404a:	893b      	ldrh	r3, [r7, #8]
 800404c:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800404e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 fe08 	bl	8004c68 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004060:	89ba      	ldrh	r2, [r7, #12]
 8004062:	7bfb      	ldrb	r3, [r7, #15]
 8004064:	4619      	mov	r1, r3
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f7ff fa27 	bl	80034ba <HAL_I2C_AddrCallback>
}
 800406c:	e017      	b.n	800409e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800406e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 fdf8 	bl	8004c68 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004080:	89ba      	ldrh	r2, [r7, #12]
 8004082:	7bfb      	ldrb	r3, [r7, #15]
 8004084:	4619      	mov	r1, r3
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f7ff fa17 	bl	80034ba <HAL_I2C_AddrCallback>
}
 800408c:	e007      	b.n	800409e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2208      	movs	r2, #8
 8004094:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800409e:	bf00      	nop
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b082      	sub	sp, #8
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	2b21      	cmp	r3, #33	@ 0x21
 80040c0:	d115      	bne.n	80040ee <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2220      	movs	r2, #32
 80040c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2211      	movs	r2, #17
 80040ce:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80040d6:	2101      	movs	r1, #1
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 fdc5 	bl	8004c68 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f7fc faa4 	bl	8000634 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80040ec:	e014      	b.n	8004118 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2220      	movs	r2, #32
 80040f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2212      	movs	r2, #18
 80040fa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004102:	2102      	movs	r1, #2
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 fdaf 	bl	8004c68 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7fc fac0 	bl	8000698 <HAL_I2C_MasterRxCpltCallback>
}
 8004118:	bf00      	nop
 800411a:	3708      	adds	r7, #8
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	0b9b      	lsrs	r3, r3, #14
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	2b00      	cmp	r3, #0
 8004142:	d008      	beq.n	8004156 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004152:	601a      	str	r2, [r3, #0]
 8004154:	e00d      	b.n	8004172 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	0bdb      	lsrs	r3, r3, #15
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d007      	beq.n	8004172 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004170:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b29      	cmp	r3, #41	@ 0x29
 800417c:	d112      	bne.n	80041a4 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2228      	movs	r2, #40	@ 0x28
 8004182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2221      	movs	r2, #33	@ 0x21
 800418a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800418c:	2101      	movs	r1, #1
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 fd6a 	bl	8004c68 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f7ff f978 	bl	8003492 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80041a2:	e017      	b.n	80041d4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80041ae:	d111      	bne.n	80041d4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2228      	movs	r2, #40	@ 0x28
 80041b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2222      	movs	r2, #34	@ 0x22
 80041bc:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80041be:	2102      	movs	r1, #2
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 fd51 	bl	8004c68 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f7ff f969 	bl	80034a6 <HAL_I2C_SlaveRxCpltCallback>
}
 80041d4:	bf00      	nop
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2220      	movs	r2, #32
 80041f0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b21      	cmp	r3, #33	@ 0x21
 80041fc:	d107      	bne.n	800420e <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80041fe:	2101      	movs	r1, #1
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 fd31 	bl	8004c68 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2211      	movs	r2, #17
 800420a:	631a      	str	r2, [r3, #48]	@ 0x30
 800420c:	e00c      	b.n	8004228 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004214:	b2db      	uxtb	r3, r3
 8004216:	2b22      	cmp	r3, #34	@ 0x22
 8004218:	d106      	bne.n	8004228 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800421a:	2102      	movs	r1, #2
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f000 fd23 	bl	8004c68 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2212      	movs	r2, #18
 8004226:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6859      	ldr	r1, [r3, #4]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	4b4d      	ldr	r3, [pc, #308]	@ (8004368 <I2C_ITMasterCplt+0x18c>)
 8004234:	400b      	ands	r3, r1
 8004236:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a4a      	ldr	r2, [pc, #296]	@ (800436c <I2C_ITMasterCplt+0x190>)
 8004242:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	091b      	lsrs	r3, r3, #4
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	2b00      	cmp	r3, #0
 800424e:	d009      	beq.n	8004264 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2210      	movs	r2, #16
 8004256:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425c:	f043 0204 	orr.w	r2, r3, #4
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b60      	cmp	r3, #96	@ 0x60
 800426e:	d10b      	bne.n	8004288 <I2C_ITMasterCplt+0xac>
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	089b      	lsrs	r3, r3, #2
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	2b00      	cmp	r3, #0
 800427a:	d005      	beq.n	8004288 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004282:	b2db      	uxtb	r3, r3
 8004284:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004286:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 fb48 	bl	800491e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004292:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b60      	cmp	r3, #96	@ 0x60
 800429e:	d002      	beq.n	80042a6 <I2C_ITMasterCplt+0xca>
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d006      	beq.n	80042b4 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042aa:	4619      	mov	r1, r3
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 fa1f 	bl	80046f0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80042b2:	e054      	b.n	800435e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b21      	cmp	r3, #33	@ 0x21
 80042be:	d124      	bne.n	800430a <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b40      	cmp	r3, #64	@ 0x40
 80042d8:	d10b      	bne.n	80042f2 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7ff f8fd 	bl	80034ea <HAL_I2C_MemTxCpltCallback>
}
 80042f0:	e035      	b.n	800435e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7fc f996 	bl	8000634 <HAL_I2C_MasterTxCpltCallback>
}
 8004308:	e029      	b.n	800435e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b22      	cmp	r3, #34	@ 0x22
 8004314:	d123      	bne.n	800435e <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2220      	movs	r2, #32
 800431a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800432a:	b2db      	uxtb	r3, r3
 800432c:	2b40      	cmp	r3, #64	@ 0x40
 800432e:	d10b      	bne.n	8004348 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f7ff f8dc 	bl	80034fe <HAL_I2C_MemRxCpltCallback>
}
 8004346:	e00a      	b.n	800435e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f7fc f99d 	bl	8000698 <HAL_I2C_MasterRxCpltCallback>
}
 800435e:	bf00      	nop
 8004360:	3718      	adds	r7, #24
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	fe00e800 	.word	0xfe00e800
 800436c:	ffff0000 	.word	0xffff0000

08004370 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b086      	sub	sp, #24
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800438a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004392:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2220      	movs	r2, #32
 800439a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800439c:	7afb      	ldrb	r3, [r7, #11]
 800439e:	2b21      	cmp	r3, #33	@ 0x21
 80043a0:	d002      	beq.n	80043a8 <I2C_ITSlaveCplt+0x38>
 80043a2:	7afb      	ldrb	r3, [r7, #11]
 80043a4:	2b29      	cmp	r3, #41	@ 0x29
 80043a6:	d108      	bne.n	80043ba <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80043a8:	f248 0101 	movw	r1, #32769	@ 0x8001
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 fc5b 	bl	8004c68 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2221      	movs	r2, #33	@ 0x21
 80043b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80043b8:	e019      	b.n	80043ee <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80043ba:	7afb      	ldrb	r3, [r7, #11]
 80043bc:	2b22      	cmp	r3, #34	@ 0x22
 80043be:	d002      	beq.n	80043c6 <I2C_ITSlaveCplt+0x56>
 80043c0:	7afb      	ldrb	r3, [r7, #11]
 80043c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80043c4:	d108      	bne.n	80043d8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80043c6:	f248 0102 	movw	r1, #32770	@ 0x8002
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 fc4c 	bl	8004c68 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2222      	movs	r2, #34	@ 0x22
 80043d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80043d6:	e00a      	b.n	80043ee <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80043d8:	7afb      	ldrb	r3, [r7, #11]
 80043da:	2b28      	cmp	r3, #40	@ 0x28
 80043dc:	d107      	bne.n	80043ee <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80043de:	f248 0103 	movw	r1, #32771	@ 0x8003
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 fc40 	bl	8004c68 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	685a      	ldr	r2, [r3, #4]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043fc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6859      	ldr	r1, [r3, #4]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	4b8c      	ldr	r3, [pc, #560]	@ (800463c <I2C_ITSlaveCplt+0x2cc>)
 800440a:	400b      	ands	r3, r1
 800440c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 fa85 	bl	800491e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	0b9b      	lsrs	r3, r3, #14
 8004418:	f003 0301 	and.w	r3, r3, #1
 800441c:	2b00      	cmp	r3, #0
 800441e:	d013      	beq.n	8004448 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800442e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004434:	2b00      	cmp	r3, #0
 8004436:	d020      	beq.n	800447a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	b29a      	uxth	r2, r3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004446:	e018      	b.n	800447a <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	0bdb      	lsrs	r3, r3, #15
 800444c:	f003 0301 	and.w	r3, r3, #1
 8004450:	2b00      	cmp	r3, #0
 8004452:	d012      	beq.n	800447a <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004462:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004468:	2b00      	cmp	r3, #0
 800446a:	d006      	beq.n	800447a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	b29a      	uxth	r2, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	089b      	lsrs	r3, r3, #2
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d020      	beq.n	80044c8 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	f023 0304 	bic.w	r3, r3, #4
 800448c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004498:	b2d2      	uxtb	r2, r2
 800449a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a0:	1c5a      	adds	r2, r3, #1
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00c      	beq.n	80044c8 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b2:	3b01      	subs	r3, #1
 80044b4:	b29a      	uxth	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044be:	b29b      	uxth	r3, r3
 80044c0:	3b01      	subs	r3, #1
 80044c2:	b29a      	uxth	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d005      	beq.n	80044de <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044d6:	f043 0204 	orr.w	r2, r3, #4
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	091b      	lsrs	r3, r3, #4
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d04a      	beq.n	8004580 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	091b      	lsrs	r3, r3, #4
 80044ee:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d044      	beq.n	8004580 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d128      	bne.n	8004552 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2b28      	cmp	r3, #40	@ 0x28
 800450a:	d108      	bne.n	800451e <I2C_ITSlaveCplt+0x1ae>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004512:	d104      	bne.n	800451e <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004514:	6979      	ldr	r1, [r7, #20]
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f894 	bl	8004644 <I2C_ITListenCplt>
 800451c:	e030      	b.n	8004580 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004524:	b2db      	uxtb	r3, r3
 8004526:	2b29      	cmp	r3, #41	@ 0x29
 8004528:	d10e      	bne.n	8004548 <I2C_ITSlaveCplt+0x1d8>
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004530:	d00a      	beq.n	8004548 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2210      	movs	r2, #16
 8004538:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f9ef 	bl	800491e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f7ff fded 	bl	8004120 <I2C_ITSlaveSeqCplt>
 8004546:	e01b      	b.n	8004580 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2210      	movs	r2, #16
 800454e:	61da      	str	r2, [r3, #28]
 8004550:	e016      	b.n	8004580 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2210      	movs	r2, #16
 8004558:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800455e:	f043 0204 	orr.w	r2, r3, #4
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d003      	beq.n	8004574 <I2C_ITSlaveCplt+0x204>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004572:	d105      	bne.n	8004580 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004578:	4619      	mov	r1, r3
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 f8b8 	bl	80046f0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004592:	2b00      	cmp	r3, #0
 8004594:	d010      	beq.n	80045b8 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800459a:	4619      	mov	r1, r3
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 f8a7 	bl	80046f0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b28      	cmp	r3, #40	@ 0x28
 80045ac:	d141      	bne.n	8004632 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80045ae:	6979      	ldr	r1, [r7, #20]
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 f847 	bl	8004644 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80045b6:	e03c      	b.n	8004632 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045c0:	d014      	beq.n	80045ec <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f7ff fdac 	bl	8004120 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004640 <I2C_ITSlaveCplt+0x2d0>)
 80045cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2220      	movs	r2, #32
 80045d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7fe ff76 	bl	80034d6 <HAL_I2C_ListenCpltCallback>
}
 80045ea:	e022      	b.n	8004632 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b22      	cmp	r3, #34	@ 0x22
 80045f6:	d10e      	bne.n	8004616 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2220      	movs	r2, #32
 80045fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7fe ff49 	bl	80034a6 <HAL_I2C_SlaveRxCpltCallback>
}
 8004614:	e00d      	b.n	8004632 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2220      	movs	r2, #32
 800461a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f7fe ff30 	bl	8003492 <HAL_I2C_SlaveTxCpltCallback>
}
 8004632:	bf00      	nop
 8004634:	3718      	adds	r7, #24
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	fe00e800 	.word	0xfe00e800
 8004640:	ffff0000 	.word	0xffff0000

08004644 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a26      	ldr	r2, [pc, #152]	@ (80046ec <I2C_ITListenCplt+0xa8>)
 8004652:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2220      	movs	r2, #32
 800465e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	089b      	lsrs	r3, r3, #2
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	2b00      	cmp	r3, #0
 800467a:	d022      	beq.n	80046c2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004686:	b2d2      	uxtb	r2, r2
 8004688:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468e:	1c5a      	adds	r2, r3, #1
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004698:	2b00      	cmp	r3, #0
 800469a:	d012      	beq.n	80046c2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046a0:	3b01      	subs	r3, #1
 80046a2:	b29a      	uxth	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	3b01      	subs	r3, #1
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ba:	f043 0204 	orr.w	r2, r3, #4
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80046c2:	f248 0103 	movw	r1, #32771	@ 0x8003
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 face 	bl	8004c68 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2210      	movs	r2, #16
 80046d2:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f7fe fefa 	bl	80034d6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80046e2:	bf00      	nop
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	ffff0000 	.word	0xffff0000

080046f0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004700:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a6d      	ldr	r2, [pc, #436]	@ (80048c4 <I2C_ITError+0x1d4>)
 800470e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	431a      	orrs	r2, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004722:	7bfb      	ldrb	r3, [r7, #15]
 8004724:	2b28      	cmp	r3, #40	@ 0x28
 8004726:	d005      	beq.n	8004734 <I2C_ITError+0x44>
 8004728:	7bfb      	ldrb	r3, [r7, #15]
 800472a:	2b29      	cmp	r3, #41	@ 0x29
 800472c:	d002      	beq.n	8004734 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800472e:	7bfb      	ldrb	r3, [r7, #15]
 8004730:	2b2a      	cmp	r3, #42	@ 0x2a
 8004732:	d10b      	bne.n	800474c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004734:	2103      	movs	r1, #3
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 fa96 	bl	8004c68 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2228      	movs	r2, #40	@ 0x28
 8004740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a60      	ldr	r2, [pc, #384]	@ (80048c8 <I2C_ITError+0x1d8>)
 8004748:	635a      	str	r2, [r3, #52]	@ 0x34
 800474a:	e030      	b.n	80047ae <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800474c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f000 fa89 	bl	8004c68 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 f8e1 	bl	800491e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b60      	cmp	r3, #96	@ 0x60
 8004766:	d01f      	beq.n	80047a8 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2220      	movs	r2, #32
 800476c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	f003 0320 	and.w	r3, r3, #32
 800477a:	2b20      	cmp	r3, #32
 800477c:	d114      	bne.n	80047a8 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	f003 0310 	and.w	r3, r3, #16
 8004788:	2b10      	cmp	r3, #16
 800478a:	d109      	bne.n	80047a0 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2210      	movs	r2, #16
 8004792:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004798:	f043 0204 	orr.w	r2, r3, #4
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2220      	movs	r2, #32
 80047a6:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b2:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d039      	beq.n	8004830 <I2C_ITError+0x140>
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	2b11      	cmp	r3, #17
 80047c0:	d002      	beq.n	80047c8 <I2C_ITError+0xd8>
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	2b21      	cmp	r3, #33	@ 0x21
 80047c6:	d133      	bne.n	8004830 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047d6:	d107      	bne.n	80047e8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80047e6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7fd ffc4 	bl	800277a <HAL_DMA_GetState>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d017      	beq.n	8004828 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047fc:	4a33      	ldr	r2, [pc, #204]	@ (80048cc <I2C_ITError+0x1dc>)
 80047fe:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480c:	4618      	mov	r0, r3
 800480e:	f7fd fe9e 	bl	800254e <HAL_DMA_Abort_IT>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d04d      	beq.n	80048b4 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004822:	4610      	mov	r0, r2
 8004824:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004826:	e045      	b.n	80048b4 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f000 f851 	bl	80048d0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800482e:	e041      	b.n	80048b4 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004834:	2b00      	cmp	r3, #0
 8004836:	d039      	beq.n	80048ac <I2C_ITError+0x1bc>
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	2b12      	cmp	r3, #18
 800483c:	d002      	beq.n	8004844 <I2C_ITError+0x154>
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	2b22      	cmp	r3, #34	@ 0x22
 8004842:	d133      	bne.n	80048ac <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800484e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004852:	d107      	bne.n	8004864 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004862:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004868:	4618      	mov	r0, r3
 800486a:	f7fd ff86 	bl	800277a <HAL_DMA_GetState>
 800486e:	4603      	mov	r3, r0
 8004870:	2b01      	cmp	r3, #1
 8004872:	d017      	beq.n	80048a4 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004878:	4a14      	ldr	r2, [pc, #80]	@ (80048cc <I2C_ITError+0x1dc>)
 800487a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004888:	4618      	mov	r0, r3
 800488a:	f7fd fe60 	bl	800254e <HAL_DMA_Abort_IT>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d011      	beq.n	80048b8 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800489e:	4610      	mov	r0, r2
 80048a0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80048a2:	e009      	b.n	80048b8 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f000 f813 	bl	80048d0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80048aa:	e005      	b.n	80048b8 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 f80f 	bl	80048d0 <I2C_TreatErrorCallback>
  }
}
 80048b2:	e002      	b.n	80048ba <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80048b4:	bf00      	nop
 80048b6:	e000      	b.n	80048ba <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80048b8:	bf00      	nop
}
 80048ba:	bf00      	nop
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	ffff0000 	.word	0xffff0000
 80048c8:	0800378f 	.word	0x0800378f
 80048cc:	08004ac1 	.word	0x08004ac1

080048d0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	2b60      	cmp	r3, #96	@ 0x60
 80048e2:	d10e      	bne.n	8004902 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2220      	movs	r2, #32
 80048e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f7fe fe09 	bl	8003512 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004900:	e009      	b.n	8004916 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f7fc f84d 	bl	80009b0 <HAL_I2C_ErrorCallback>
}
 8004916:	bf00      	nop
 8004918:	3708      	adds	r7, #8
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}

0800491e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800491e:	b480      	push	{r7}
 8004920:	b083      	sub	sp, #12
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b02      	cmp	r3, #2
 8004932:	d103      	bne.n	800493c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2200      	movs	r2, #0
 800493a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b01      	cmp	r3, #1
 8004948:	d007      	beq.n	800495a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	699a      	ldr	r2, [r3, #24]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f042 0201 	orr.w	r2, r2, #1
 8004958:	619a      	str	r2, [r3, #24]
  }
}
 800495a:	bf00      	nop
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr

08004966 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b084      	sub	sp, #16
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004972:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004982:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004988:	b29b      	uxth	r3, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	d104      	bne.n	8004998 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800498e:	2120      	movs	r1, #32
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f000 f8e5 	bl	8004b60 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8004996:	e02d      	b.n	80049f4 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80049a0:	441a      	add	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	2bff      	cmp	r3, #255	@ 0xff
 80049ae:	d903      	bls.n	80049b8 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	22ff      	movs	r2, #255	@ 0xff
 80049b4:	851a      	strh	r2, [r3, #40]	@ 0x28
 80049b6:	e004      	b.n	80049c2 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049bc:	b29a      	uxth	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ca:	4619      	mov	r1, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	3328      	adds	r3, #40	@ 0x28
 80049d2:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80049d8:	f7fd fd3e 	bl	8002458 <HAL_DMA_Start_IT>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d004      	beq.n	80049ec <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80049e2:	2110      	movs	r1, #16
 80049e4:	68f8      	ldr	r0, [r7, #12]
 80049e6:	f7ff fe83 	bl	80046f0 <I2C_ITError>
}
 80049ea:	e003      	b.n	80049f4 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80049ec:	2140      	movs	r1, #64	@ 0x40
 80049ee:	68f8      	ldr	r0, [r7, #12]
 80049f0:	f000 f8b6 	bl	8004b60 <I2C_Enable_IRQ>
}
 80049f4:	bf00      	nop
 80049f6:	3710      	adds	r7, #16
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a08:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a18:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d104      	bne.n	8004a2e <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004a24:	2120      	movs	r1, #32
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 f89a 	bl	8004b60 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8004a2c:	e02d      	b.n	8004a8a <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a32:	68fa      	ldr	r2, [r7, #12]
 8004a34:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8004a36:	441a      	add	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	2bff      	cmp	r3, #255	@ 0xff
 8004a44:	d903      	bls.n	8004a4e <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	22ff      	movs	r2, #255	@ 0xff
 8004a4a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004a4c:	e004      	b.n	8004a58 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	3324      	adds	r3, #36	@ 0x24
 8004a62:	4619      	mov	r1, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a68:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8004a6e:	f7fd fcf3 	bl	8002458 <HAL_DMA_Start_IT>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d004      	beq.n	8004a82 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004a78:	2110      	movs	r1, #16
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f7ff fe38 	bl	80046f0 <I2C_ITError>
}
 8004a80:	e003      	b.n	8004a8a <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8004a82:	2140      	movs	r1, #64	@ 0x40
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f000 f86b 	bl	8004b60 <I2C_Enable_IRQ>
}
 8004a8a:	bf00      	nop
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b084      	sub	sp, #16
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004aae:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004ab0:	2110      	movs	r1, #16
 8004ab2:	68f8      	ldr	r0, [r7, #12]
 8004ab4:	f7ff fe1c 	bl	80046f0 <I2C_ITError>
}
 8004ab8:	bf00      	nop
 8004aba:	3710      	adds	r7, #16
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004acc:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ada:	2200      	movs	r2, #0
 8004adc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d003      	beq.n	8004aee <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aea:	2200      	movs	r2, #0
 8004aec:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004aee:	68f8      	ldr	r0, [r7, #12]
 8004af0:	f7ff feee 	bl	80048d0 <I2C_TreatErrorCallback>
}
 8004af4:	bf00      	nop
 8004af6:	3710      	adds	r7, #16
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b087      	sub	sp, #28
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	607b      	str	r3, [r7, #4]
 8004b06:	460b      	mov	r3, r1
 8004b08:	817b      	strh	r3, [r7, #10]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b0e:	897b      	ldrh	r3, [r7, #10]
 8004b10:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b14:	7a7b      	ldrb	r3, [r7, #9]
 8004b16:	041b      	lsls	r3, r3, #16
 8004b18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b1c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b22:	6a3b      	ldr	r3, [r7, #32]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b2a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	685a      	ldr	r2, [r3, #4]
 8004b32:	6a3b      	ldr	r3, [r7, #32]
 8004b34:	0d5b      	lsrs	r3, r3, #21
 8004b36:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004b3a:	4b08      	ldr	r3, [pc, #32]	@ (8004b5c <I2C_TransferConfig+0x60>)
 8004b3c:	430b      	orrs	r3, r1
 8004b3e:	43db      	mvns	r3, r3
 8004b40:	ea02 0103 	and.w	r1, r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004b4e:	bf00      	nop
 8004b50:	371c      	adds	r7, #28
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	03ff63ff 	.word	0x03ff63ff

08004b60 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b085      	sub	sp, #20
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	460b      	mov	r3, r1
 8004b6a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b74:	4a39      	ldr	r2, [pc, #228]	@ (8004c5c <I2C_Enable_IRQ+0xfc>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d032      	beq.n	8004be0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004b7e:	4a38      	ldr	r2, [pc, #224]	@ (8004c60 <I2C_Enable_IRQ+0x100>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d02d      	beq.n	8004be0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004b88:	4a36      	ldr	r2, [pc, #216]	@ (8004c64 <I2C_Enable_IRQ+0x104>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d028      	beq.n	8004be0 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004b8e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	da03      	bge.n	8004b9e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004b9c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004b9e:	887b      	ldrh	r3, [r7, #2]
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d003      	beq.n	8004bb0 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004bae:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004bb0:	887b      	ldrh	r3, [r7, #2]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004bc0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004bc2:	887b      	ldrh	r3, [r7, #2]
 8004bc4:	2b10      	cmp	r3, #16
 8004bc6:	d103      	bne.n	8004bd0 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004bce:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004bd0:	887b      	ldrh	r3, [r7, #2]
 8004bd2:	2b20      	cmp	r3, #32
 8004bd4:	d133      	bne.n	8004c3e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f043 0320 	orr.w	r3, r3, #32
 8004bdc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004bde:	e02e      	b.n	8004c3e <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004be0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	da03      	bge.n	8004bf0 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004bee:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004bf0:	887b      	ldrh	r3, [r7, #2]
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004c00:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004c02:	887b      	ldrh	r3, [r7, #2]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004c12:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004c14:	887b      	ldrh	r3, [r7, #2]
 8004c16:	2b10      	cmp	r3, #16
 8004c18:	d103      	bne.n	8004c22 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004c20:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004c22:	887b      	ldrh	r3, [r7, #2]
 8004c24:	2b20      	cmp	r3, #32
 8004c26:	d103      	bne.n	8004c30 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004c2e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004c30:	887b      	ldrh	r3, [r7, #2]
 8004c32:	2b40      	cmp	r3, #64	@ 0x40
 8004c34:	d103      	bne.n	8004c3e <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c3c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	6819      	ldr	r1, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68fa      	ldr	r2, [r7, #12]
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	601a      	str	r2, [r3, #0]
}
 8004c4e:	bf00      	nop
 8004c50:	3714      	adds	r7, #20
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	08003997 	.word	0x08003997
 8004c60:	08003ddd 	.word	0x08003ddd
 8004c64:	08003b7d 	.word	0x08003b7d

08004c68 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	460b      	mov	r3, r1
 8004c72:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004c74:	2300      	movs	r3, #0
 8004c76:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004c78:	887b      	ldrh	r3, [r7, #2]
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00f      	beq.n	8004ca2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8004c88:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004c96:	2b28      	cmp	r3, #40	@ 0x28
 8004c98:	d003      	beq.n	8004ca2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004ca0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004ca2:	887b      	ldrh	r3, [r7, #2]
 8004ca4:	f003 0302 	and.w	r3, r3, #2
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00f      	beq.n	8004ccc <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8004cb2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004cc0:	2b28      	cmp	r3, #40	@ 0x28
 8004cc2:	d003      	beq.n	8004ccc <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004cca:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004ccc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	da03      	bge.n	8004cdc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004cda:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004cdc:	887b      	ldrh	r3, [r7, #2]
 8004cde:	2b10      	cmp	r3, #16
 8004ce0:	d103      	bne.n	8004cea <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004ce8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004cea:	887b      	ldrh	r3, [r7, #2]
 8004cec:	2b20      	cmp	r3, #32
 8004cee:	d103      	bne.n	8004cf8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f043 0320 	orr.w	r3, r3, #32
 8004cf6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004cf8:	887b      	ldrh	r3, [r7, #2]
 8004cfa:	2b40      	cmp	r3, #64	@ 0x40
 8004cfc:	d103      	bne.n	8004d06 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d04:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	6819      	ldr	r1, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	43da      	mvns	r2, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	400a      	ands	r2, r1
 8004d16:	601a      	str	r2, [r3, #0]
}
 8004d18:	bf00      	nop
 8004d1a:	3714      	adds	r7, #20
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2b20      	cmp	r3, #32
 8004d38:	d138      	bne.n	8004dac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d101      	bne.n	8004d48 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004d44:	2302      	movs	r3, #2
 8004d46:	e032      	b.n	8004dae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2224      	movs	r2, #36	@ 0x24
 8004d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f022 0201 	bic.w	r2, r2, #1
 8004d66:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d76:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	6819      	ldr	r1, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	683a      	ldr	r2, [r7, #0]
 8004d84:	430a      	orrs	r2, r1
 8004d86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f042 0201 	orr.w	r2, r2, #1
 8004d96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2220      	movs	r2, #32
 8004d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004da8:	2300      	movs	r3, #0
 8004daa:	e000      	b.n	8004dae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004dac:	2302      	movs	r3, #2
  }
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	370c      	adds	r7, #12
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr

08004dba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004dba:	b480      	push	{r7}
 8004dbc:	b085      	sub	sp, #20
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
 8004dc2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	2b20      	cmp	r3, #32
 8004dce:	d139      	bne.n	8004e44 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d101      	bne.n	8004dde <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004dda:	2302      	movs	r3, #2
 8004ddc:	e033      	b.n	8004e46 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2201      	movs	r2, #1
 8004de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2224      	movs	r2, #36	@ 0x24
 8004dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f022 0201 	bic.w	r2, r2, #1
 8004dfc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004e0c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	021b      	lsls	r3, r3, #8
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f042 0201 	orr.w	r2, r2, #1
 8004e2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2220      	movs	r2, #32
 8004e34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e40:	2300      	movs	r3, #0
 8004e42:	e000      	b.n	8004e46 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004e44:	2302      	movs	r3, #2
  }
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3714      	adds	r7, #20
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
	...

08004e54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d141      	bne.n	8004ee6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e62:	4b4b      	ldr	r3, [pc, #300]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e6e:	d131      	bne.n	8004ed4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e70:	4b47      	ldr	r3, [pc, #284]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e76:	4a46      	ldr	r2, [pc, #280]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e80:	4b43      	ldr	r3, [pc, #268]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e88:	4a41      	ldr	r2, [pc, #260]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e90:	4b40      	ldr	r3, [pc, #256]	@ (8004f94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2232      	movs	r2, #50	@ 0x32
 8004e96:	fb02 f303 	mul.w	r3, r2, r3
 8004e9a:	4a3f      	ldr	r2, [pc, #252]	@ (8004f98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea0:	0c9b      	lsrs	r3, r3, #18
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ea6:	e002      	b.n	8004eae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004eae:	4b38      	ldr	r3, [pc, #224]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eba:	d102      	bne.n	8004ec2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1f2      	bne.n	8004ea8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ec2:	4b33      	ldr	r3, [pc, #204]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ece:	d158      	bne.n	8004f82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e057      	b.n	8004f84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ed4:	4b2e      	ldr	r3, [pc, #184]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eda:	4a2d      	ldr	r2, [pc, #180]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004edc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ee0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004ee4:	e04d      	b.n	8004f82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eec:	d141      	bne.n	8004f72 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004eee:	4b28      	ldr	r3, [pc, #160]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004efa:	d131      	bne.n	8004f60 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004efc:	4b24      	ldr	r3, [pc, #144]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f02:	4a23      	ldr	r2, [pc, #140]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f0c:	4b20      	ldr	r3, [pc, #128]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f14:	4a1e      	ldr	r2, [pc, #120]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8004f94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2232      	movs	r2, #50	@ 0x32
 8004f22:	fb02 f303 	mul.w	r3, r2, r3
 8004f26:	4a1c      	ldr	r2, [pc, #112]	@ (8004f98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f28:	fba2 2303 	umull	r2, r3, r2, r3
 8004f2c:	0c9b      	lsrs	r3, r3, #18
 8004f2e:	3301      	adds	r3, #1
 8004f30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f32:	e002      	b.n	8004f3a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	3b01      	subs	r3, #1
 8004f38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f3a:	4b15      	ldr	r3, [pc, #84]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f46:	d102      	bne.n	8004f4e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1f2      	bne.n	8004f34 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f4e:	4b10      	ldr	r3, [pc, #64]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f5a:	d112      	bne.n	8004f82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e011      	b.n	8004f84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f60:	4b0b      	ldr	r3, [pc, #44]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f66:	4a0a      	ldr	r2, [pc, #40]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004f70:	e007      	b.n	8004f82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004f72:	4b07      	ldr	r3, [pc, #28]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f7a:	4a05      	ldr	r2, [pc, #20]	@ (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f7c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f80:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004f82:	2300      	movs	r3, #0
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3714      	adds	r7, #20
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr
 8004f90:	40007000 	.word	0x40007000
 8004f94:	20000070 	.word	0x20000070
 8004f98:	431bde83 	.word	0x431bde83

08004f9c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004fa0:	4b05      	ldr	r3, [pc, #20]	@ (8004fb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	4a04      	ldr	r2, [pc, #16]	@ (8004fb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004fa6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004faa:	6093      	str	r3, [r2, #8]
}
 8004fac:	bf00      	nop
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop
 8004fb8:	40007000 	.word	0x40007000

08004fbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b088      	sub	sp, #32
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e2fe      	b.n	80055cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d075      	beq.n	80050c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fda:	4b97      	ldr	r3, [pc, #604]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f003 030c 	and.w	r3, r3, #12
 8004fe2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fe4:	4b94      	ldr	r3, [pc, #592]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	f003 0303 	and.w	r3, r3, #3
 8004fec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	2b0c      	cmp	r3, #12
 8004ff2:	d102      	bne.n	8004ffa <HAL_RCC_OscConfig+0x3e>
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	2b03      	cmp	r3, #3
 8004ff8:	d002      	beq.n	8005000 <HAL_RCC_OscConfig+0x44>
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d10b      	bne.n	8005018 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005000:	4b8d      	ldr	r3, [pc, #564]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d05b      	beq.n	80050c4 <HAL_RCC_OscConfig+0x108>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d157      	bne.n	80050c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e2d9      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005020:	d106      	bne.n	8005030 <HAL_RCC_OscConfig+0x74>
 8005022:	4b85      	ldr	r3, [pc, #532]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a84      	ldr	r2, [pc, #528]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005028:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800502c:	6013      	str	r3, [r2, #0]
 800502e:	e01d      	b.n	800506c <HAL_RCC_OscConfig+0xb0>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005038:	d10c      	bne.n	8005054 <HAL_RCC_OscConfig+0x98>
 800503a:	4b7f      	ldr	r3, [pc, #508]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a7e      	ldr	r2, [pc, #504]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005040:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005044:	6013      	str	r3, [r2, #0]
 8005046:	4b7c      	ldr	r3, [pc, #496]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a7b      	ldr	r2, [pc, #492]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 800504c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005050:	6013      	str	r3, [r2, #0]
 8005052:	e00b      	b.n	800506c <HAL_RCC_OscConfig+0xb0>
 8005054:	4b78      	ldr	r3, [pc, #480]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a77      	ldr	r2, [pc, #476]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 800505a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800505e:	6013      	str	r3, [r2, #0]
 8005060:	4b75      	ldr	r3, [pc, #468]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a74      	ldr	r2, [pc, #464]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005066:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800506a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d013      	beq.n	800509c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005074:	f7fc fd5c 	bl	8001b30 <HAL_GetTick>
 8005078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800507a:	e008      	b.n	800508e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800507c:	f7fc fd58 	bl	8001b30 <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	2b64      	cmp	r3, #100	@ 0x64
 8005088:	d901      	bls.n	800508e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e29e      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800508e:	4b6a      	ldr	r3, [pc, #424]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d0f0      	beq.n	800507c <HAL_RCC_OscConfig+0xc0>
 800509a:	e014      	b.n	80050c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509c:	f7fc fd48 	bl	8001b30 <HAL_GetTick>
 80050a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050a2:	e008      	b.n	80050b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050a4:	f7fc fd44 	bl	8001b30 <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	2b64      	cmp	r3, #100	@ 0x64
 80050b0:	d901      	bls.n	80050b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e28a      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050b6:	4b60      	ldr	r3, [pc, #384]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1f0      	bne.n	80050a4 <HAL_RCC_OscConfig+0xe8>
 80050c2:	e000      	b.n	80050c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0302 	and.w	r3, r3, #2
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d075      	beq.n	80051be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050d2:	4b59      	ldr	r3, [pc, #356]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	f003 030c 	and.w	r3, r3, #12
 80050da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050dc:	4b56      	ldr	r3, [pc, #344]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	f003 0303 	and.w	r3, r3, #3
 80050e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	2b0c      	cmp	r3, #12
 80050ea:	d102      	bne.n	80050f2 <HAL_RCC_OscConfig+0x136>
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d002      	beq.n	80050f8 <HAL_RCC_OscConfig+0x13c>
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	2b04      	cmp	r3, #4
 80050f6:	d11f      	bne.n	8005138 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050f8:	4b4f      	ldr	r3, [pc, #316]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005100:	2b00      	cmp	r3, #0
 8005102:	d005      	beq.n	8005110 <HAL_RCC_OscConfig+0x154>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d101      	bne.n	8005110 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e25d      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005110:	4b49      	ldr	r3, [pc, #292]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	061b      	lsls	r3, r3, #24
 800511e:	4946      	ldr	r1, [pc, #280]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005120:	4313      	orrs	r3, r2
 8005122:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005124:	4b45      	ldr	r3, [pc, #276]	@ (800523c <HAL_RCC_OscConfig+0x280>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4618      	mov	r0, r3
 800512a:	f7fc fcb5 	bl	8001a98 <HAL_InitTick>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d043      	beq.n	80051bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e249      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d023      	beq.n	8005188 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005140:	4b3d      	ldr	r3, [pc, #244]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a3c      	ldr	r2, [pc, #240]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005146:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800514a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800514c:	f7fc fcf0 	bl	8001b30 <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005154:	f7fc fcec 	bl	8001b30 <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b02      	cmp	r3, #2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e232      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005166:	4b34      	ldr	r3, [pc, #208]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800516e:	2b00      	cmp	r3, #0
 8005170:	d0f0      	beq.n	8005154 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005172:	4b31      	ldr	r3, [pc, #196]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	061b      	lsls	r3, r3, #24
 8005180:	492d      	ldr	r1, [pc, #180]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005182:	4313      	orrs	r3, r2
 8005184:	604b      	str	r3, [r1, #4]
 8005186:	e01a      	b.n	80051be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005188:	4b2b      	ldr	r3, [pc, #172]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a2a      	ldr	r2, [pc, #168]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 800518e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005192:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005194:	f7fc fccc 	bl	8001b30 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800519c:	f7fc fcc8 	bl	8001b30 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e20e      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051ae:	4b22      	ldr	r3, [pc, #136]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1f0      	bne.n	800519c <HAL_RCC_OscConfig+0x1e0>
 80051ba:	e000      	b.n	80051be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0308 	and.w	r3, r3, #8
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d041      	beq.n	800524e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d01c      	beq.n	800520c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051d2:	4b19      	ldr	r3, [pc, #100]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 80051d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051d8:	4a17      	ldr	r2, [pc, #92]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 80051da:	f043 0301 	orr.w	r3, r3, #1
 80051de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051e2:	f7fc fca5 	bl	8001b30 <HAL_GetTick>
 80051e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051e8:	e008      	b.n	80051fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051ea:	f7fc fca1 	bl	8001b30 <HAL_GetTick>
 80051ee:	4602      	mov	r2, r0
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d901      	bls.n	80051fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e1e7      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051fc:	4b0e      	ldr	r3, [pc, #56]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 80051fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005202:	f003 0302 	and.w	r3, r3, #2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d0ef      	beq.n	80051ea <HAL_RCC_OscConfig+0x22e>
 800520a:	e020      	b.n	800524e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800520c:	4b0a      	ldr	r3, [pc, #40]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 800520e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005212:	4a09      	ldr	r2, [pc, #36]	@ (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005214:	f023 0301 	bic.w	r3, r3, #1
 8005218:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800521c:	f7fc fc88 	bl	8001b30 <HAL_GetTick>
 8005220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005222:	e00d      	b.n	8005240 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005224:	f7fc fc84 	bl	8001b30 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	2b02      	cmp	r3, #2
 8005230:	d906      	bls.n	8005240 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e1ca      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
 8005236:	bf00      	nop
 8005238:	40021000 	.word	0x40021000
 800523c:	20000074 	.word	0x20000074
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005240:	4b8c      	ldr	r3, [pc, #560]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005242:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1ea      	bne.n	8005224 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0304 	and.w	r3, r3, #4
 8005256:	2b00      	cmp	r3, #0
 8005258:	f000 80a6 	beq.w	80053a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800525c:	2300      	movs	r3, #0
 800525e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005260:	4b84      	ldr	r3, [pc, #528]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005264:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d101      	bne.n	8005270 <HAL_RCC_OscConfig+0x2b4>
 800526c:	2301      	movs	r3, #1
 800526e:	e000      	b.n	8005272 <HAL_RCC_OscConfig+0x2b6>
 8005270:	2300      	movs	r3, #0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00d      	beq.n	8005292 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005276:	4b7f      	ldr	r3, [pc, #508]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800527a:	4a7e      	ldr	r2, [pc, #504]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800527c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005280:	6593      	str	r3, [r2, #88]	@ 0x58
 8005282:	4b7c      	ldr	r3, [pc, #496]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005286:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800528a:	60fb      	str	r3, [r7, #12]
 800528c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800528e:	2301      	movs	r3, #1
 8005290:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005292:	4b79      	ldr	r3, [pc, #484]	@ (8005478 <HAL_RCC_OscConfig+0x4bc>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800529a:	2b00      	cmp	r3, #0
 800529c:	d118      	bne.n	80052d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800529e:	4b76      	ldr	r3, [pc, #472]	@ (8005478 <HAL_RCC_OscConfig+0x4bc>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a75      	ldr	r2, [pc, #468]	@ (8005478 <HAL_RCC_OscConfig+0x4bc>)
 80052a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052aa:	f7fc fc41 	bl	8001b30 <HAL_GetTick>
 80052ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052b0:	e008      	b.n	80052c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052b2:	f7fc fc3d 	bl	8001b30 <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e183      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052c4:	4b6c      	ldr	r3, [pc, #432]	@ (8005478 <HAL_RCC_OscConfig+0x4bc>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d0f0      	beq.n	80052b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d108      	bne.n	80052ea <HAL_RCC_OscConfig+0x32e>
 80052d8:	4b66      	ldr	r3, [pc, #408]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80052da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052de:	4a65      	ldr	r2, [pc, #404]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80052e0:	f043 0301 	orr.w	r3, r3, #1
 80052e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052e8:	e024      	b.n	8005334 <HAL_RCC_OscConfig+0x378>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	2b05      	cmp	r3, #5
 80052f0:	d110      	bne.n	8005314 <HAL_RCC_OscConfig+0x358>
 80052f2:	4b60      	ldr	r3, [pc, #384]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80052f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052f8:	4a5e      	ldr	r2, [pc, #376]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80052fa:	f043 0304 	orr.w	r3, r3, #4
 80052fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005302:	4b5c      	ldr	r3, [pc, #368]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005308:	4a5a      	ldr	r2, [pc, #360]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800530a:	f043 0301 	orr.w	r3, r3, #1
 800530e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005312:	e00f      	b.n	8005334 <HAL_RCC_OscConfig+0x378>
 8005314:	4b57      	ldr	r3, [pc, #348]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800531a:	4a56      	ldr	r2, [pc, #344]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800531c:	f023 0301 	bic.w	r3, r3, #1
 8005320:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005324:	4b53      	ldr	r3, [pc, #332]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800532a:	4a52      	ldr	r2, [pc, #328]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800532c:	f023 0304 	bic.w	r3, r3, #4
 8005330:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d016      	beq.n	800536a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800533c:	f7fc fbf8 	bl	8001b30 <HAL_GetTick>
 8005340:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005342:	e00a      	b.n	800535a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005344:	f7fc fbf4 	bl	8001b30 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005352:	4293      	cmp	r3, r2
 8005354:	d901      	bls.n	800535a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e138      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800535a:	4b46      	ldr	r3, [pc, #280]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800535c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b00      	cmp	r3, #0
 8005366:	d0ed      	beq.n	8005344 <HAL_RCC_OscConfig+0x388>
 8005368:	e015      	b.n	8005396 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800536a:	f7fc fbe1 	bl	8001b30 <HAL_GetTick>
 800536e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005370:	e00a      	b.n	8005388 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005372:	f7fc fbdd 	bl	8001b30 <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005380:	4293      	cmp	r3, r2
 8005382:	d901      	bls.n	8005388 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005384:	2303      	movs	r3, #3
 8005386:	e121      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005388:	4b3a      	ldr	r3, [pc, #232]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800538a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1ed      	bne.n	8005372 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005396:	7ffb      	ldrb	r3, [r7, #31]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d105      	bne.n	80053a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800539c:	4b35      	ldr	r3, [pc, #212]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800539e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a0:	4a34      	ldr	r2, [pc, #208]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053a6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0320 	and.w	r3, r3, #32
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d03c      	beq.n	800542e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	699b      	ldr	r3, [r3, #24]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d01c      	beq.n	80053f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80053bc:	4b2d      	ldr	r3, [pc, #180]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053c2:	4a2c      	ldr	r2, [pc, #176]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053c4:	f043 0301 	orr.w	r3, r3, #1
 80053c8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053cc:	f7fc fbb0 	bl	8001b30 <HAL_GetTick>
 80053d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80053d2:	e008      	b.n	80053e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053d4:	f7fc fbac 	bl	8001b30 <HAL_GetTick>
 80053d8:	4602      	mov	r2, r0
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d901      	bls.n	80053e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80053e2:	2303      	movs	r3, #3
 80053e4:	e0f2      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80053e6:	4b23      	ldr	r3, [pc, #140]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053ec:	f003 0302 	and.w	r3, r3, #2
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d0ef      	beq.n	80053d4 <HAL_RCC_OscConfig+0x418>
 80053f4:	e01b      	b.n	800542e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80053f6:	4b1f      	ldr	r3, [pc, #124]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053fc:	4a1d      	ldr	r2, [pc, #116]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053fe:	f023 0301 	bic.w	r3, r3, #1
 8005402:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005406:	f7fc fb93 	bl	8001b30 <HAL_GetTick>
 800540a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800540c:	e008      	b.n	8005420 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800540e:	f7fc fb8f 	bl	8001b30 <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	2b02      	cmp	r3, #2
 800541a:	d901      	bls.n	8005420 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e0d5      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005420:	4b14      	ldr	r3, [pc, #80]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005422:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d1ef      	bne.n	800540e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	2b00      	cmp	r3, #0
 8005434:	f000 80c9 	beq.w	80055ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005438:	4b0e      	ldr	r3, [pc, #56]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	f003 030c 	and.w	r3, r3, #12
 8005440:	2b0c      	cmp	r3, #12
 8005442:	f000 8083 	beq.w	800554c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	69db      	ldr	r3, [r3, #28]
 800544a:	2b02      	cmp	r3, #2
 800544c:	d15e      	bne.n	800550c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800544e:	4b09      	ldr	r3, [pc, #36]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a08      	ldr	r2, [pc, #32]	@ (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005454:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005458:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800545a:	f7fc fb69 	bl	8001b30 <HAL_GetTick>
 800545e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005460:	e00c      	b.n	800547c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005462:	f7fc fb65 	bl	8001b30 <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	2b02      	cmp	r3, #2
 800546e:	d905      	bls.n	800547c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e0ab      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
 8005474:	40021000 	.word	0x40021000
 8005478:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800547c:	4b55      	ldr	r3, [pc, #340]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1ec      	bne.n	8005462 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005488:	4b52      	ldr	r3, [pc, #328]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 800548a:	68da      	ldr	r2, [r3, #12]
 800548c:	4b52      	ldr	r3, [pc, #328]	@ (80055d8 <HAL_RCC_OscConfig+0x61c>)
 800548e:	4013      	ands	r3, r2
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	6a11      	ldr	r1, [r2, #32]
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005498:	3a01      	subs	r2, #1
 800549a:	0112      	lsls	r2, r2, #4
 800549c:	4311      	orrs	r1, r2
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80054a2:	0212      	lsls	r2, r2, #8
 80054a4:	4311      	orrs	r1, r2
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80054aa:	0852      	lsrs	r2, r2, #1
 80054ac:	3a01      	subs	r2, #1
 80054ae:	0552      	lsls	r2, r2, #21
 80054b0:	4311      	orrs	r1, r2
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80054b6:	0852      	lsrs	r2, r2, #1
 80054b8:	3a01      	subs	r2, #1
 80054ba:	0652      	lsls	r2, r2, #25
 80054bc:	4311      	orrs	r1, r2
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80054c2:	06d2      	lsls	r2, r2, #27
 80054c4:	430a      	orrs	r2, r1
 80054c6:	4943      	ldr	r1, [pc, #268]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 80054c8:	4313      	orrs	r3, r2
 80054ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054cc:	4b41      	ldr	r3, [pc, #260]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a40      	ldr	r2, [pc, #256]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 80054d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80054d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80054d8:	4b3e      	ldr	r3, [pc, #248]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	4a3d      	ldr	r2, [pc, #244]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 80054de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80054e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e4:	f7fc fb24 	bl	8001b30 <HAL_GetTick>
 80054e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054ea:	e008      	b.n	80054fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054ec:	f7fc fb20 	bl	8001b30 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d901      	bls.n	80054fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e066      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054fe:	4b35      	ldr	r3, [pc, #212]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d0f0      	beq.n	80054ec <HAL_RCC_OscConfig+0x530>
 800550a:	e05e      	b.n	80055ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800550c:	4b31      	ldr	r3, [pc, #196]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a30      	ldr	r2, [pc, #192]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 8005512:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005516:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005518:	f7fc fb0a 	bl	8001b30 <HAL_GetTick>
 800551c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005520:	f7fc fb06 	bl	8001b30 <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b02      	cmp	r3, #2
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e04c      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005532:	4b28      	ldr	r3, [pc, #160]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1f0      	bne.n	8005520 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800553e:	4b25      	ldr	r3, [pc, #148]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 8005540:	68da      	ldr	r2, [r3, #12]
 8005542:	4924      	ldr	r1, [pc, #144]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 8005544:	4b25      	ldr	r3, [pc, #148]	@ (80055dc <HAL_RCC_OscConfig+0x620>)
 8005546:	4013      	ands	r3, r2
 8005548:	60cb      	str	r3, [r1, #12]
 800554a:	e03e      	b.n	80055ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	69db      	ldr	r3, [r3, #28]
 8005550:	2b01      	cmp	r3, #1
 8005552:	d101      	bne.n	8005558 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e039      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005558:	4b1e      	ldr	r3, [pc, #120]	@ (80055d4 <HAL_RCC_OscConfig+0x618>)
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f003 0203 	and.w	r2, r3, #3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a1b      	ldr	r3, [r3, #32]
 8005568:	429a      	cmp	r2, r3
 800556a:	d12c      	bne.n	80055c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005576:	3b01      	subs	r3, #1
 8005578:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800557a:	429a      	cmp	r2, r3
 800557c:	d123      	bne.n	80055c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005588:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800558a:	429a      	cmp	r2, r3
 800558c:	d11b      	bne.n	80055c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005598:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800559a:	429a      	cmp	r2, r3
 800559c:	d113      	bne.n	80055c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a8:	085b      	lsrs	r3, r3, #1
 80055aa:	3b01      	subs	r3, #1
 80055ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80055ae:	429a      	cmp	r2, r3
 80055b0:	d109      	bne.n	80055c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055bc:	085b      	lsrs	r3, r3, #1
 80055be:	3b01      	subs	r3, #1
 80055c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d001      	beq.n	80055ca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e000      	b.n	80055cc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3720      	adds	r7, #32
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	40021000 	.word	0x40021000
 80055d8:	019f800c 	.word	0x019f800c
 80055dc:	feeefffc 	.word	0xfeeefffc

080055e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b086      	sub	sp, #24
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80055ea:	2300      	movs	r3, #0
 80055ec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d101      	bne.n	80055f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e11e      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055f8:	4b91      	ldr	r3, [pc, #580]	@ (8005840 <HAL_RCC_ClockConfig+0x260>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 030f 	and.w	r3, r3, #15
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	429a      	cmp	r2, r3
 8005604:	d910      	bls.n	8005628 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005606:	4b8e      	ldr	r3, [pc, #568]	@ (8005840 <HAL_RCC_ClockConfig+0x260>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f023 020f 	bic.w	r2, r3, #15
 800560e:	498c      	ldr	r1, [pc, #560]	@ (8005840 <HAL_RCC_ClockConfig+0x260>)
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	4313      	orrs	r3, r2
 8005614:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005616:	4b8a      	ldr	r3, [pc, #552]	@ (8005840 <HAL_RCC_ClockConfig+0x260>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 030f 	and.w	r3, r3, #15
 800561e:	683a      	ldr	r2, [r7, #0]
 8005620:	429a      	cmp	r2, r3
 8005622:	d001      	beq.n	8005628 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e106      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b00      	cmp	r3, #0
 8005632:	d073      	beq.n	800571c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	2b03      	cmp	r3, #3
 800563a:	d129      	bne.n	8005690 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800563c:	4b81      	ldr	r3, [pc, #516]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e0f4      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800564c:	f000 f99e 	bl	800598c <RCC_GetSysClockFreqFromPLLSource>
 8005650:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	4a7c      	ldr	r2, [pc, #496]	@ (8005848 <HAL_RCC_ClockConfig+0x268>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d93f      	bls.n	80056da <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800565a:	4b7a      	ldr	r3, [pc, #488]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d009      	beq.n	800567a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800566e:	2b00      	cmp	r3, #0
 8005670:	d033      	beq.n	80056da <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005676:	2b00      	cmp	r3, #0
 8005678:	d12f      	bne.n	80056da <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800567a:	4b72      	ldr	r3, [pc, #456]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005682:	4a70      	ldr	r2, [pc, #448]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005684:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005688:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800568a:	2380      	movs	r3, #128	@ 0x80
 800568c:	617b      	str	r3, [r7, #20]
 800568e:	e024      	b.n	80056da <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	2b02      	cmp	r3, #2
 8005696:	d107      	bne.n	80056a8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005698:	4b6a      	ldr	r3, [pc, #424]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d109      	bne.n	80056b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e0c6      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056a8:	4b66      	ldr	r3, [pc, #408]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d101      	bne.n	80056b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e0be      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80056b8:	f000 f8ce 	bl	8005858 <HAL_RCC_GetSysClockFreq>
 80056bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	4a61      	ldr	r2, [pc, #388]	@ (8005848 <HAL_RCC_ClockConfig+0x268>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d909      	bls.n	80056da <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80056c6:	4b5f      	ldr	r3, [pc, #380]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056ce:	4a5d      	ldr	r2, [pc, #372]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 80056d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056d4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80056d6:	2380      	movs	r3, #128	@ 0x80
 80056d8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80056da:	4b5a      	ldr	r3, [pc, #360]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f023 0203 	bic.w	r2, r3, #3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	4957      	ldr	r1, [pc, #348]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056ec:	f7fc fa20 	bl	8001b30 <HAL_GetTick>
 80056f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056f2:	e00a      	b.n	800570a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056f4:	f7fc fa1c 	bl	8001b30 <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005702:	4293      	cmp	r3, r2
 8005704:	d901      	bls.n	800570a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e095      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800570a:	4b4e      	ldr	r3, [pc, #312]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	f003 020c 	and.w	r2, r3, #12
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	429a      	cmp	r2, r3
 800571a:	d1eb      	bne.n	80056f4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d023      	beq.n	8005770 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b00      	cmp	r3, #0
 8005732:	d005      	beq.n	8005740 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005734:	4b43      	ldr	r3, [pc, #268]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	4a42      	ldr	r2, [pc, #264]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 800573a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800573e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0308 	and.w	r3, r3, #8
 8005748:	2b00      	cmp	r3, #0
 800574a:	d007      	beq.n	800575c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800574c:	4b3d      	ldr	r3, [pc, #244]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005754:	4a3b      	ldr	r2, [pc, #236]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005756:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800575a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800575c:	4b39      	ldr	r3, [pc, #228]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	4936      	ldr	r1, [pc, #216]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 800576a:	4313      	orrs	r3, r2
 800576c:	608b      	str	r3, [r1, #8]
 800576e:	e008      	b.n	8005782 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	2b80      	cmp	r3, #128	@ 0x80
 8005774:	d105      	bne.n	8005782 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005776:	4b33      	ldr	r3, [pc, #204]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	4a32      	ldr	r2, [pc, #200]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 800577c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005780:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005782:	4b2f      	ldr	r3, [pc, #188]	@ (8005840 <HAL_RCC_ClockConfig+0x260>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 030f 	and.w	r3, r3, #15
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	429a      	cmp	r2, r3
 800578e:	d21d      	bcs.n	80057cc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005790:	4b2b      	ldr	r3, [pc, #172]	@ (8005840 <HAL_RCC_ClockConfig+0x260>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f023 020f 	bic.w	r2, r3, #15
 8005798:	4929      	ldr	r1, [pc, #164]	@ (8005840 <HAL_RCC_ClockConfig+0x260>)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	4313      	orrs	r3, r2
 800579e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80057a0:	f7fc f9c6 	bl	8001b30 <HAL_GetTick>
 80057a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057a6:	e00a      	b.n	80057be <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057a8:	f7fc f9c2 	bl	8001b30 <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d901      	bls.n	80057be <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e03b      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057be:	4b20      	ldr	r3, [pc, #128]	@ (8005840 <HAL_RCC_ClockConfig+0x260>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 030f 	and.w	r3, r3, #15
 80057c6:	683a      	ldr	r2, [r7, #0]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d1ed      	bne.n	80057a8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0304 	and.w	r3, r3, #4
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d008      	beq.n	80057ea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057d8:	4b1a      	ldr	r3, [pc, #104]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	4917      	ldr	r1, [pc, #92]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 80057e6:	4313      	orrs	r3, r2
 80057e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 0308 	and.w	r3, r3, #8
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d009      	beq.n	800580a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057f6:	4b13      	ldr	r3, [pc, #76]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	00db      	lsls	r3, r3, #3
 8005804:	490f      	ldr	r1, [pc, #60]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005806:	4313      	orrs	r3, r2
 8005808:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800580a:	f000 f825 	bl	8005858 <HAL_RCC_GetSysClockFreq>
 800580e:	4602      	mov	r2, r0
 8005810:	4b0c      	ldr	r3, [pc, #48]	@ (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	091b      	lsrs	r3, r3, #4
 8005816:	f003 030f 	and.w	r3, r3, #15
 800581a:	490c      	ldr	r1, [pc, #48]	@ (800584c <HAL_RCC_ClockConfig+0x26c>)
 800581c:	5ccb      	ldrb	r3, [r1, r3]
 800581e:	f003 031f 	and.w	r3, r3, #31
 8005822:	fa22 f303 	lsr.w	r3, r2, r3
 8005826:	4a0a      	ldr	r2, [pc, #40]	@ (8005850 <HAL_RCC_ClockConfig+0x270>)
 8005828:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800582a:	4b0a      	ldr	r3, [pc, #40]	@ (8005854 <HAL_RCC_ClockConfig+0x274>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4618      	mov	r0, r3
 8005830:	f7fc f932 	bl	8001a98 <HAL_InitTick>
 8005834:	4603      	mov	r3, r0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3718      	adds	r7, #24
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	40022000 	.word	0x40022000
 8005844:	40021000 	.word	0x40021000
 8005848:	04c4b400 	.word	0x04c4b400
 800584c:	0800718c 	.word	0x0800718c
 8005850:	20000070 	.word	0x20000070
 8005854:	20000074 	.word	0x20000074

08005858 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005858:	b480      	push	{r7}
 800585a:	b087      	sub	sp, #28
 800585c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800585e:	4b2c      	ldr	r3, [pc, #176]	@ (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f003 030c 	and.w	r3, r3, #12
 8005866:	2b04      	cmp	r3, #4
 8005868:	d102      	bne.n	8005870 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800586a:	4b2a      	ldr	r3, [pc, #168]	@ (8005914 <HAL_RCC_GetSysClockFreq+0xbc>)
 800586c:	613b      	str	r3, [r7, #16]
 800586e:	e047      	b.n	8005900 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005870:	4b27      	ldr	r3, [pc, #156]	@ (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f003 030c 	and.w	r3, r3, #12
 8005878:	2b08      	cmp	r3, #8
 800587a:	d102      	bne.n	8005882 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800587c:	4b26      	ldr	r3, [pc, #152]	@ (8005918 <HAL_RCC_GetSysClockFreq+0xc0>)
 800587e:	613b      	str	r3, [r7, #16]
 8005880:	e03e      	b.n	8005900 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005882:	4b23      	ldr	r3, [pc, #140]	@ (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f003 030c 	and.w	r3, r3, #12
 800588a:	2b0c      	cmp	r3, #12
 800588c:	d136      	bne.n	80058fc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800588e:	4b20      	ldr	r3, [pc, #128]	@ (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	f003 0303 	and.w	r3, r3, #3
 8005896:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005898:	4b1d      	ldr	r3, [pc, #116]	@ (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	091b      	lsrs	r3, r3, #4
 800589e:	f003 030f 	and.w	r3, r3, #15
 80058a2:	3301      	adds	r3, #1
 80058a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2b03      	cmp	r3, #3
 80058aa:	d10c      	bne.n	80058c6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058ac:	4a1a      	ldr	r2, [pc, #104]	@ (8005918 <HAL_RCC_GetSysClockFreq+0xc0>)
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058b4:	4a16      	ldr	r2, [pc, #88]	@ (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 80058b6:	68d2      	ldr	r2, [r2, #12]
 80058b8:	0a12      	lsrs	r2, r2, #8
 80058ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80058be:	fb02 f303 	mul.w	r3, r2, r3
 80058c2:	617b      	str	r3, [r7, #20]
      break;
 80058c4:	e00c      	b.n	80058e0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058c6:	4a13      	ldr	r2, [pc, #76]	@ (8005914 <HAL_RCC_GetSysClockFreq+0xbc>)
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ce:	4a10      	ldr	r2, [pc, #64]	@ (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 80058d0:	68d2      	ldr	r2, [r2, #12]
 80058d2:	0a12      	lsrs	r2, r2, #8
 80058d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80058d8:	fb02 f303 	mul.w	r3, r2, r3
 80058dc:	617b      	str	r3, [r7, #20]
      break;
 80058de:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80058e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	0e5b      	lsrs	r3, r3, #25
 80058e6:	f003 0303 	and.w	r3, r3, #3
 80058ea:	3301      	adds	r3, #1
 80058ec:	005b      	lsls	r3, r3, #1
 80058ee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80058f0:	697a      	ldr	r2, [r7, #20]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058f8:	613b      	str	r3, [r7, #16]
 80058fa:	e001      	b.n	8005900 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80058fc:	2300      	movs	r3, #0
 80058fe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005900:	693b      	ldr	r3, [r7, #16]
}
 8005902:	4618      	mov	r0, r3
 8005904:	371c      	adds	r7, #28
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	40021000 	.word	0x40021000
 8005914:	00f42400 	.word	0x00f42400
 8005918:	007a1200 	.word	0x007a1200

0800591c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800591c:	b480      	push	{r7}
 800591e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005920:	4b03      	ldr	r3, [pc, #12]	@ (8005930 <HAL_RCC_GetHCLKFreq+0x14>)
 8005922:	681b      	ldr	r3, [r3, #0]
}
 8005924:	4618      	mov	r0, r3
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	20000070 	.word	0x20000070

08005934 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005938:	f7ff fff0 	bl	800591c <HAL_RCC_GetHCLKFreq>
 800593c:	4602      	mov	r2, r0
 800593e:	4b06      	ldr	r3, [pc, #24]	@ (8005958 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	0a1b      	lsrs	r3, r3, #8
 8005944:	f003 0307 	and.w	r3, r3, #7
 8005948:	4904      	ldr	r1, [pc, #16]	@ (800595c <HAL_RCC_GetPCLK1Freq+0x28>)
 800594a:	5ccb      	ldrb	r3, [r1, r3]
 800594c:	f003 031f 	and.w	r3, r3, #31
 8005950:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005954:	4618      	mov	r0, r3
 8005956:	bd80      	pop	{r7, pc}
 8005958:	40021000 	.word	0x40021000
 800595c:	0800719c 	.word	0x0800719c

08005960 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005964:	f7ff ffda 	bl	800591c <HAL_RCC_GetHCLKFreq>
 8005968:	4602      	mov	r2, r0
 800596a:	4b06      	ldr	r3, [pc, #24]	@ (8005984 <HAL_RCC_GetPCLK2Freq+0x24>)
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	0adb      	lsrs	r3, r3, #11
 8005970:	f003 0307 	and.w	r3, r3, #7
 8005974:	4904      	ldr	r1, [pc, #16]	@ (8005988 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005976:	5ccb      	ldrb	r3, [r1, r3]
 8005978:	f003 031f 	and.w	r3, r3, #31
 800597c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005980:	4618      	mov	r0, r3
 8005982:	bd80      	pop	{r7, pc}
 8005984:	40021000 	.word	0x40021000
 8005988:	0800719c 	.word	0x0800719c

0800598c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800598c:	b480      	push	{r7}
 800598e:	b087      	sub	sp, #28
 8005990:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005992:	4b1e      	ldr	r3, [pc, #120]	@ (8005a0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	f003 0303 	and.w	r3, r3, #3
 800599a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800599c:	4b1b      	ldr	r3, [pc, #108]	@ (8005a0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	091b      	lsrs	r3, r3, #4
 80059a2:	f003 030f 	and.w	r3, r3, #15
 80059a6:	3301      	adds	r3, #1
 80059a8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	2b03      	cmp	r3, #3
 80059ae:	d10c      	bne.n	80059ca <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80059b0:	4a17      	ldr	r2, [pc, #92]	@ (8005a10 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059b8:	4a14      	ldr	r2, [pc, #80]	@ (8005a0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80059ba:	68d2      	ldr	r2, [r2, #12]
 80059bc:	0a12      	lsrs	r2, r2, #8
 80059be:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80059c2:	fb02 f303 	mul.w	r3, r2, r3
 80059c6:	617b      	str	r3, [r7, #20]
    break;
 80059c8:	e00c      	b.n	80059e4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80059ca:	4a12      	ldr	r2, [pc, #72]	@ (8005a14 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80059d2:	4a0e      	ldr	r2, [pc, #56]	@ (8005a0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80059d4:	68d2      	ldr	r2, [r2, #12]
 80059d6:	0a12      	lsrs	r2, r2, #8
 80059d8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80059dc:	fb02 f303 	mul.w	r3, r2, r3
 80059e0:	617b      	str	r3, [r7, #20]
    break;
 80059e2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80059e4:	4b09      	ldr	r3, [pc, #36]	@ (8005a0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	0e5b      	lsrs	r3, r3, #25
 80059ea:	f003 0303 	and.w	r3, r3, #3
 80059ee:	3301      	adds	r3, #1
 80059f0:	005b      	lsls	r3, r3, #1
 80059f2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059fc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80059fe:	687b      	ldr	r3, [r7, #4]
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	371c      	adds	r7, #28
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr
 8005a0c:	40021000 	.word	0x40021000
 8005a10:	007a1200 	.word	0x007a1200
 8005a14:	00f42400 	.word	0x00f42400

08005a18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b086      	sub	sp, #24
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a20:	2300      	movs	r3, #0
 8005a22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a24:	2300      	movs	r3, #0
 8005a26:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	f000 8098 	beq.w	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a36:	2300      	movs	r3, #0
 8005a38:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a3a:	4b43      	ldr	r3, [pc, #268]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d10d      	bne.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a46:	4b40      	ldr	r3, [pc, #256]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a4a:	4a3f      	ldr	r2, [pc, #252]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a50:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a52:	4b3d      	ldr	r3, [pc, #244]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a5a:	60bb      	str	r3, [r7, #8]
 8005a5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a62:	4b3a      	ldr	r3, [pc, #232]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a39      	ldr	r2, [pc, #228]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005a68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a6c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a6e:	f7fc f85f 	bl	8001b30 <HAL_GetTick>
 8005a72:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a74:	e009      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a76:	f7fc f85b 	bl	8001b30 <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d902      	bls.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	74fb      	strb	r3, [r7, #19]
        break;
 8005a88:	e005      	b.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a8a:	4b30      	ldr	r3, [pc, #192]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d0ef      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005a96:	7cfb      	ldrb	r3, [r7, #19]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d159      	bne.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a9c:	4b2a      	ldr	r3, [pc, #168]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005aa6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d01e      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d019      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005ab8:	4b23      	ldr	r3, [pc, #140]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005abe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ac2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ac4:	4b20      	ldr	r3, [pc, #128]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aca:	4a1f      	ldr	r2, [pc, #124]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005acc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ad0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ad4:	4b1c      	ldr	r3, [pc, #112]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ada:	4a1b      	ldr	r2, [pc, #108]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005adc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ae0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005ae4:	4a18      	ldr	r2, [pc, #96]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	f003 0301 	and.w	r3, r3, #1
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d016      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005af6:	f7fc f81b 	bl	8001b30 <HAL_GetTick>
 8005afa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005afc:	e00b      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005afe:	f7fc f817 	bl	8001b30 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d902      	bls.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	74fb      	strb	r3, [r7, #19]
            break;
 8005b14:	e006      	b.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b16:	4b0c      	ldr	r3, [pc, #48]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b1c:	f003 0302 	and.w	r3, r3, #2
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d0ec      	beq.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005b24:	7cfb      	ldrb	r3, [r7, #19]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d10b      	bne.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b2a:	4b07      	ldr	r3, [pc, #28]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b38:	4903      	ldr	r1, [pc, #12]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005b40:	e008      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b42:	7cfb      	ldrb	r3, [r7, #19]
 8005b44:	74bb      	strb	r3, [r7, #18]
 8005b46:	e005      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005b48:	40021000 	.word	0x40021000
 8005b4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b50:	7cfb      	ldrb	r3, [r7, #19]
 8005b52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b54:	7c7b      	ldrb	r3, [r7, #17]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d105      	bne.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b5a:	4ba6      	ldr	r3, [pc, #664]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b5e:	4aa5      	ldr	r2, [pc, #660]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b64:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0301 	and.w	r3, r3, #1
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d00a      	beq.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b72:	4ba0      	ldr	r3, [pc, #640]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b78:	f023 0203 	bic.w	r2, r3, #3
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	499c      	ldr	r1, [pc, #624]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d00a      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b94:	4b97      	ldr	r3, [pc, #604]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b9a:	f023 020c 	bic.w	r2, r3, #12
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	4994      	ldr	r1, [pc, #592]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0304 	and.w	r3, r3, #4
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00a      	beq.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005bb6:	4b8f      	ldr	r3, [pc, #572]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bbc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	498b      	ldr	r1, [pc, #556]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0308 	and.w	r3, r3, #8
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00a      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005bd8:	4b86      	ldr	r3, [pc, #536]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bde:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	4983      	ldr	r1, [pc, #524]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005be8:	4313      	orrs	r3, r2
 8005bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0320 	and.w	r3, r3, #32
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d00a      	beq.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005bfa:	4b7e      	ldr	r3, [pc, #504]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c00:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	497a      	ldr	r1, [pc, #488]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d00a      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c1c:	4b75      	ldr	r3, [pc, #468]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c22:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	699b      	ldr	r3, [r3, #24]
 8005c2a:	4972      	ldr	r1, [pc, #456]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00a      	beq.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c3e:	4b6d      	ldr	r3, [pc, #436]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c44:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	69db      	ldr	r3, [r3, #28]
 8005c4c:	4969      	ldr	r1, [pc, #420]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d00a      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c60:	4b64      	ldr	r3, [pc, #400]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c66:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6a1b      	ldr	r3, [r3, #32]
 8005c6e:	4961      	ldr	r1, [pc, #388]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c70:	4313      	orrs	r3, r2
 8005c72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d00a      	beq.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c82:	4b5c      	ldr	r3, [pc, #368]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c88:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c90:	4958      	ldr	r1, [pc, #352]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d015      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ca4:	4b53      	ldr	r3, [pc, #332]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005caa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb2:	4950      	ldr	r1, [pc, #320]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cc2:	d105      	bne.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cc4:	4b4b      	ldr	r3, [pc, #300]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	4a4a      	ldr	r2, [pc, #296]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cce:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d015      	beq.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005cdc:	4b45      	ldr	r3, [pc, #276]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ce2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cea:	4942      	ldr	r1, [pc, #264]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cec:	4313      	orrs	r3, r2
 8005cee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005cfa:	d105      	bne.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cfc:	4b3d      	ldr	r3, [pc, #244]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	4a3c      	ldr	r2, [pc, #240]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d06:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d015      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005d14:	4b37      	ldr	r3, [pc, #220]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d1a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d22:	4934      	ldr	r1, [pc, #208]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d24:	4313      	orrs	r3, r2
 8005d26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d32:	d105      	bne.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d34:	4b2f      	ldr	r3, [pc, #188]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	4a2e      	ldr	r2, [pc, #184]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d3e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d015      	beq.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d4c:	4b29      	ldr	r3, [pc, #164]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d5a:	4926      	ldr	r1, [pc, #152]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d6a:	d105      	bne.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d6c:	4b21      	ldr	r3, [pc, #132]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	4a20      	ldr	r2, [pc, #128]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d76:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d015      	beq.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d84:	4b1b      	ldr	r3, [pc, #108]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d8a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d92:	4918      	ldr	r1, [pc, #96]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d94:	4313      	orrs	r3, r2
 8005d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005da2:	d105      	bne.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005da4:	4b13      	ldr	r3, [pc, #76]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	4a12      	ldr	r2, [pc, #72]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005daa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005dae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d015      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dc2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dca:	490a      	ldr	r1, [pc, #40]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005dda:	d105      	bne.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005ddc:	4b05      	ldr	r3, [pc, #20]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	4a04      	ldr	r2, [pc, #16]	@ (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005de2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005de6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005de8:	7cbb      	ldrb	r3, [r7, #18]
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3718      	adds	r7, #24
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	40021000 	.word	0x40021000

08005df8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d101      	bne.n	8005e0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e042      	b.n	8005e90 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d106      	bne.n	8005e22 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f7fb fb4d 	bl	80014bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2224      	movs	r2, #36	@ 0x24
 8005e26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f022 0201 	bic.w	r2, r2, #1
 8005e38:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d002      	beq.n	8005e48 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 fbf4 	bl	8006630 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 f925 	bl	8006098 <UART_SetConfig>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d101      	bne.n	8005e58 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e01b      	b.n	8005e90 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	689a      	ldr	r2, [r3, #8]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f042 0201 	orr.w	r2, r2, #1
 8005e86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 fc73 	bl	8006774 <UART_CheckIdleState>
 8005e8e:	4603      	mov	r3, r0
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	3708      	adds	r7, #8
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b08a      	sub	sp, #40	@ 0x28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eac:	2b20      	cmp	r3, #32
 8005eae:	d167      	bne.n	8005f80 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d002      	beq.n	8005ebc <HAL_UART_Transmit_DMA+0x24>
 8005eb6:	88fb      	ldrh	r3, [r7, #6]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d101      	bne.n	8005ec0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e060      	b.n	8005f82 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	68ba      	ldr	r2, [r7, #8]
 8005ec4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	88fa      	ldrh	r2, [r7, #6]
 8005eca:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	88fa      	ldrh	r2, [r7, #6]
 8005ed2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2221      	movs	r2, #33	@ 0x21
 8005ee2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d028      	beq.n	8005f40 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ef2:	4a26      	ldr	r2, [pc, #152]	@ (8005f8c <HAL_UART_Transmit_DMA+0xf4>)
 8005ef4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005efa:	4a25      	ldr	r2, [pc, #148]	@ (8005f90 <HAL_UART_Transmit_DMA+0xf8>)
 8005efc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f02:	4a24      	ldr	r2, [pc, #144]	@ (8005f94 <HAL_UART_Transmit_DMA+0xfc>)
 8005f04:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f16:	4619      	mov	r1, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	3328      	adds	r3, #40	@ 0x28
 8005f1e:	461a      	mov	r2, r3
 8005f20:	88fb      	ldrh	r3, [r7, #6]
 8005f22:	f7fc fa99 	bl	8002458 <HAL_DMA_Start_IT>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d009      	beq.n	8005f40 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2210      	movs	r2, #16
 8005f30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2220      	movs	r2, #32
 8005f38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e020      	b.n	8005f82 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2240      	movs	r2, #64	@ 0x40
 8005f46:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	3308      	adds	r3, #8
 8005f4e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	e853 3f00 	ldrex	r3, [r3]
 8005f56:	613b      	str	r3, [r7, #16]
   return(result);
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	3308      	adds	r3, #8
 8005f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f68:	623a      	str	r2, [r7, #32]
 8005f6a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6c:	69f9      	ldr	r1, [r7, #28]
 8005f6e:	6a3a      	ldr	r2, [r7, #32]
 8005f70:	e841 2300 	strex	r3, r2, [r1]
 8005f74:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1e5      	bne.n	8005f48 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	e000      	b.n	8005f82 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005f80:	2302      	movs	r3, #2
  }
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3728      	adds	r7, #40	@ 0x28
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	08006c3f 	.word	0x08006c3f
 8005f90:	08006cd9 	.word	0x08006cd9
 8005f94:	08006e5f 	.word	0x08006e5f

08005f98 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b08a      	sub	sp, #40	@ 0x28
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fac:	2b20      	cmp	r3, #32
 8005fae:	d137      	bne.n	8006020 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d002      	beq.n	8005fbc <HAL_UART_Receive_DMA+0x24>
 8005fb6:	88fb      	ldrh	r3, [r7, #6]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d101      	bne.n	8005fc0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e030      	b.n	8006022 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a18      	ldr	r2, [pc, #96]	@ (800602c <HAL_UART_Receive_DMA+0x94>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d01f      	beq.n	8006010 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d018      	beq.n	8006010 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	e853 3f00 	ldrex	r3, [r3]
 8005fea:	613b      	str	r3, [r7, #16]
   return(result);
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005ff2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ffc:	623b      	str	r3, [r7, #32]
 8005ffe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006000:	69f9      	ldr	r1, [r7, #28]
 8006002:	6a3a      	ldr	r2, [r7, #32]
 8006004:	e841 2300 	strex	r3, r2, [r1]
 8006008:	61bb      	str	r3, [r7, #24]
   return(result);
 800600a:	69bb      	ldr	r3, [r7, #24]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1e6      	bne.n	8005fde <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006010:	88fb      	ldrh	r3, [r7, #6]
 8006012:	461a      	mov	r2, r3
 8006014:	68b9      	ldr	r1, [r7, #8]
 8006016:	68f8      	ldr	r0, [r7, #12]
 8006018:	f000 fcc4 	bl	80069a4 <UART_Start_Receive_DMA>
 800601c:	4603      	mov	r3, r0
 800601e:	e000      	b.n	8006022 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006020:	2302      	movs	r3, #2
  }
}
 8006022:	4618      	mov	r0, r3
 8006024:	3728      	adds	r7, #40	@ 0x28
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
 800602a:	bf00      	nop
 800602c:	40008000 	.word	0x40008000

08006030 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006038:	bf00      	nop
 800603a:	370c      	adds	r7, #12
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr

08006044 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800604c:	bf00      	nop
 800604e:	370c      	adds	r7, #12
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006074:	bf00      	nop
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	460b      	mov	r3, r1
 800608a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800608c:	bf00      	nop
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006098:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800609c:	b08c      	sub	sp, #48	@ 0x30
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060a2:	2300      	movs	r3, #0
 80060a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	689a      	ldr	r2, [r3, #8]
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	431a      	orrs	r2, r3
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	431a      	orrs	r2, r3
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	69db      	ldr	r3, [r3, #28]
 80060bc:	4313      	orrs	r3, r2
 80060be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	4bab      	ldr	r3, [pc, #684]	@ (8006374 <UART_SetConfig+0x2dc>)
 80060c8:	4013      	ands	r3, r2
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	6812      	ldr	r2, [r2, #0]
 80060ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060d0:	430b      	orrs	r3, r1
 80060d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	68da      	ldr	r2, [r3, #12]
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	699b      	ldr	r3, [r3, #24]
 80060ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4aa0      	ldr	r2, [pc, #640]	@ (8006378 <UART_SetConfig+0x2e0>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d004      	beq.n	8006104 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006100:	4313      	orrs	r3, r2
 8006102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800610e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006112:	697a      	ldr	r2, [r7, #20]
 8006114:	6812      	ldr	r2, [r2, #0]
 8006116:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006118:	430b      	orrs	r3, r1
 800611a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006122:	f023 010f 	bic.w	r1, r3, #15
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	430a      	orrs	r2, r1
 8006130:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a91      	ldr	r2, [pc, #580]	@ (800637c <UART_SetConfig+0x2e4>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d125      	bne.n	8006188 <UART_SetConfig+0xf0>
 800613c:	4b90      	ldr	r3, [pc, #576]	@ (8006380 <UART_SetConfig+0x2e8>)
 800613e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006142:	f003 0303 	and.w	r3, r3, #3
 8006146:	2b03      	cmp	r3, #3
 8006148:	d81a      	bhi.n	8006180 <UART_SetConfig+0xe8>
 800614a:	a201      	add	r2, pc, #4	@ (adr r2, 8006150 <UART_SetConfig+0xb8>)
 800614c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006150:	08006161 	.word	0x08006161
 8006154:	08006171 	.word	0x08006171
 8006158:	08006169 	.word	0x08006169
 800615c:	08006179 	.word	0x08006179
 8006160:	2301      	movs	r3, #1
 8006162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006166:	e0d6      	b.n	8006316 <UART_SetConfig+0x27e>
 8006168:	2302      	movs	r3, #2
 800616a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800616e:	e0d2      	b.n	8006316 <UART_SetConfig+0x27e>
 8006170:	2304      	movs	r3, #4
 8006172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006176:	e0ce      	b.n	8006316 <UART_SetConfig+0x27e>
 8006178:	2308      	movs	r3, #8
 800617a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800617e:	e0ca      	b.n	8006316 <UART_SetConfig+0x27e>
 8006180:	2310      	movs	r3, #16
 8006182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006186:	e0c6      	b.n	8006316 <UART_SetConfig+0x27e>
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a7d      	ldr	r2, [pc, #500]	@ (8006384 <UART_SetConfig+0x2ec>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d138      	bne.n	8006204 <UART_SetConfig+0x16c>
 8006192:	4b7b      	ldr	r3, [pc, #492]	@ (8006380 <UART_SetConfig+0x2e8>)
 8006194:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006198:	f003 030c 	and.w	r3, r3, #12
 800619c:	2b0c      	cmp	r3, #12
 800619e:	d82d      	bhi.n	80061fc <UART_SetConfig+0x164>
 80061a0:	a201      	add	r2, pc, #4	@ (adr r2, 80061a8 <UART_SetConfig+0x110>)
 80061a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a6:	bf00      	nop
 80061a8:	080061dd 	.word	0x080061dd
 80061ac:	080061fd 	.word	0x080061fd
 80061b0:	080061fd 	.word	0x080061fd
 80061b4:	080061fd 	.word	0x080061fd
 80061b8:	080061ed 	.word	0x080061ed
 80061bc:	080061fd 	.word	0x080061fd
 80061c0:	080061fd 	.word	0x080061fd
 80061c4:	080061fd 	.word	0x080061fd
 80061c8:	080061e5 	.word	0x080061e5
 80061cc:	080061fd 	.word	0x080061fd
 80061d0:	080061fd 	.word	0x080061fd
 80061d4:	080061fd 	.word	0x080061fd
 80061d8:	080061f5 	.word	0x080061f5
 80061dc:	2300      	movs	r3, #0
 80061de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061e2:	e098      	b.n	8006316 <UART_SetConfig+0x27e>
 80061e4:	2302      	movs	r3, #2
 80061e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ea:	e094      	b.n	8006316 <UART_SetConfig+0x27e>
 80061ec:	2304      	movs	r3, #4
 80061ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061f2:	e090      	b.n	8006316 <UART_SetConfig+0x27e>
 80061f4:	2308      	movs	r3, #8
 80061f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061fa:	e08c      	b.n	8006316 <UART_SetConfig+0x27e>
 80061fc:	2310      	movs	r3, #16
 80061fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006202:	e088      	b.n	8006316 <UART_SetConfig+0x27e>
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a5f      	ldr	r2, [pc, #380]	@ (8006388 <UART_SetConfig+0x2f0>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d125      	bne.n	800625a <UART_SetConfig+0x1c2>
 800620e:	4b5c      	ldr	r3, [pc, #368]	@ (8006380 <UART_SetConfig+0x2e8>)
 8006210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006214:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006218:	2b30      	cmp	r3, #48	@ 0x30
 800621a:	d016      	beq.n	800624a <UART_SetConfig+0x1b2>
 800621c:	2b30      	cmp	r3, #48	@ 0x30
 800621e:	d818      	bhi.n	8006252 <UART_SetConfig+0x1ba>
 8006220:	2b20      	cmp	r3, #32
 8006222:	d00a      	beq.n	800623a <UART_SetConfig+0x1a2>
 8006224:	2b20      	cmp	r3, #32
 8006226:	d814      	bhi.n	8006252 <UART_SetConfig+0x1ba>
 8006228:	2b00      	cmp	r3, #0
 800622a:	d002      	beq.n	8006232 <UART_SetConfig+0x19a>
 800622c:	2b10      	cmp	r3, #16
 800622e:	d008      	beq.n	8006242 <UART_SetConfig+0x1aa>
 8006230:	e00f      	b.n	8006252 <UART_SetConfig+0x1ba>
 8006232:	2300      	movs	r3, #0
 8006234:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006238:	e06d      	b.n	8006316 <UART_SetConfig+0x27e>
 800623a:	2302      	movs	r3, #2
 800623c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006240:	e069      	b.n	8006316 <UART_SetConfig+0x27e>
 8006242:	2304      	movs	r3, #4
 8006244:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006248:	e065      	b.n	8006316 <UART_SetConfig+0x27e>
 800624a:	2308      	movs	r3, #8
 800624c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006250:	e061      	b.n	8006316 <UART_SetConfig+0x27e>
 8006252:	2310      	movs	r3, #16
 8006254:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006258:	e05d      	b.n	8006316 <UART_SetConfig+0x27e>
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a4b      	ldr	r2, [pc, #300]	@ (800638c <UART_SetConfig+0x2f4>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d125      	bne.n	80062b0 <UART_SetConfig+0x218>
 8006264:	4b46      	ldr	r3, [pc, #280]	@ (8006380 <UART_SetConfig+0x2e8>)
 8006266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800626a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800626e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006270:	d016      	beq.n	80062a0 <UART_SetConfig+0x208>
 8006272:	2bc0      	cmp	r3, #192	@ 0xc0
 8006274:	d818      	bhi.n	80062a8 <UART_SetConfig+0x210>
 8006276:	2b80      	cmp	r3, #128	@ 0x80
 8006278:	d00a      	beq.n	8006290 <UART_SetConfig+0x1f8>
 800627a:	2b80      	cmp	r3, #128	@ 0x80
 800627c:	d814      	bhi.n	80062a8 <UART_SetConfig+0x210>
 800627e:	2b00      	cmp	r3, #0
 8006280:	d002      	beq.n	8006288 <UART_SetConfig+0x1f0>
 8006282:	2b40      	cmp	r3, #64	@ 0x40
 8006284:	d008      	beq.n	8006298 <UART_SetConfig+0x200>
 8006286:	e00f      	b.n	80062a8 <UART_SetConfig+0x210>
 8006288:	2300      	movs	r3, #0
 800628a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800628e:	e042      	b.n	8006316 <UART_SetConfig+0x27e>
 8006290:	2302      	movs	r3, #2
 8006292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006296:	e03e      	b.n	8006316 <UART_SetConfig+0x27e>
 8006298:	2304      	movs	r3, #4
 800629a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800629e:	e03a      	b.n	8006316 <UART_SetConfig+0x27e>
 80062a0:	2308      	movs	r3, #8
 80062a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062a6:	e036      	b.n	8006316 <UART_SetConfig+0x27e>
 80062a8:	2310      	movs	r3, #16
 80062aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062ae:	e032      	b.n	8006316 <UART_SetConfig+0x27e>
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a30      	ldr	r2, [pc, #192]	@ (8006378 <UART_SetConfig+0x2e0>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d12a      	bne.n	8006310 <UART_SetConfig+0x278>
 80062ba:	4b31      	ldr	r3, [pc, #196]	@ (8006380 <UART_SetConfig+0x2e8>)
 80062bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80062c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80062c8:	d01a      	beq.n	8006300 <UART_SetConfig+0x268>
 80062ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80062ce:	d81b      	bhi.n	8006308 <UART_SetConfig+0x270>
 80062d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062d4:	d00c      	beq.n	80062f0 <UART_SetConfig+0x258>
 80062d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062da:	d815      	bhi.n	8006308 <UART_SetConfig+0x270>
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d003      	beq.n	80062e8 <UART_SetConfig+0x250>
 80062e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062e4:	d008      	beq.n	80062f8 <UART_SetConfig+0x260>
 80062e6:	e00f      	b.n	8006308 <UART_SetConfig+0x270>
 80062e8:	2300      	movs	r3, #0
 80062ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062ee:	e012      	b.n	8006316 <UART_SetConfig+0x27e>
 80062f0:	2302      	movs	r3, #2
 80062f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062f6:	e00e      	b.n	8006316 <UART_SetConfig+0x27e>
 80062f8:	2304      	movs	r3, #4
 80062fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062fe:	e00a      	b.n	8006316 <UART_SetConfig+0x27e>
 8006300:	2308      	movs	r3, #8
 8006302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006306:	e006      	b.n	8006316 <UART_SetConfig+0x27e>
 8006308:	2310      	movs	r3, #16
 800630a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800630e:	e002      	b.n	8006316 <UART_SetConfig+0x27e>
 8006310:	2310      	movs	r3, #16
 8006312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a17      	ldr	r2, [pc, #92]	@ (8006378 <UART_SetConfig+0x2e0>)
 800631c:	4293      	cmp	r3, r2
 800631e:	f040 80a8 	bne.w	8006472 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006322:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006326:	2b08      	cmp	r3, #8
 8006328:	d834      	bhi.n	8006394 <UART_SetConfig+0x2fc>
 800632a:	a201      	add	r2, pc, #4	@ (adr r2, 8006330 <UART_SetConfig+0x298>)
 800632c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006330:	08006355 	.word	0x08006355
 8006334:	08006395 	.word	0x08006395
 8006338:	0800635d 	.word	0x0800635d
 800633c:	08006395 	.word	0x08006395
 8006340:	08006363 	.word	0x08006363
 8006344:	08006395 	.word	0x08006395
 8006348:	08006395 	.word	0x08006395
 800634c:	08006395 	.word	0x08006395
 8006350:	0800636b 	.word	0x0800636b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006354:	f7ff faee 	bl	8005934 <HAL_RCC_GetPCLK1Freq>
 8006358:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800635a:	e021      	b.n	80063a0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800635c:	4b0c      	ldr	r3, [pc, #48]	@ (8006390 <UART_SetConfig+0x2f8>)
 800635e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006360:	e01e      	b.n	80063a0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006362:	f7ff fa79 	bl	8005858 <HAL_RCC_GetSysClockFreq>
 8006366:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006368:	e01a      	b.n	80063a0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800636a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800636e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006370:	e016      	b.n	80063a0 <UART_SetConfig+0x308>
 8006372:	bf00      	nop
 8006374:	cfff69f3 	.word	0xcfff69f3
 8006378:	40008000 	.word	0x40008000
 800637c:	40013800 	.word	0x40013800
 8006380:	40021000 	.word	0x40021000
 8006384:	40004400 	.word	0x40004400
 8006388:	40004800 	.word	0x40004800
 800638c:	40004c00 	.word	0x40004c00
 8006390:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006394:	2300      	movs	r3, #0
 8006396:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800639e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80063a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 812a 	beq.w	80065fc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ac:	4a9e      	ldr	r2, [pc, #632]	@ (8006628 <UART_SetConfig+0x590>)
 80063ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063b2:	461a      	mov	r2, r3
 80063b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80063ba:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	685a      	ldr	r2, [r3, #4]
 80063c0:	4613      	mov	r3, r2
 80063c2:	005b      	lsls	r3, r3, #1
 80063c4:	4413      	add	r3, r2
 80063c6:	69ba      	ldr	r2, [r7, #24]
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d305      	bcc.n	80063d8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80063d2:	69ba      	ldr	r2, [r7, #24]
 80063d4:	429a      	cmp	r2, r3
 80063d6:	d903      	bls.n	80063e0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80063de:	e10d      	b.n	80065fc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e2:	2200      	movs	r2, #0
 80063e4:	60bb      	str	r3, [r7, #8]
 80063e6:	60fa      	str	r2, [r7, #12]
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ec:	4a8e      	ldr	r2, [pc, #568]	@ (8006628 <UART_SetConfig+0x590>)
 80063ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	2200      	movs	r2, #0
 80063f6:	603b      	str	r3, [r7, #0]
 80063f8:	607a      	str	r2, [r7, #4]
 80063fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006402:	f7f9 ff09 	bl	8000218 <__aeabi_uldivmod>
 8006406:	4602      	mov	r2, r0
 8006408:	460b      	mov	r3, r1
 800640a:	4610      	mov	r0, r2
 800640c:	4619      	mov	r1, r3
 800640e:	f04f 0200 	mov.w	r2, #0
 8006412:	f04f 0300 	mov.w	r3, #0
 8006416:	020b      	lsls	r3, r1, #8
 8006418:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800641c:	0202      	lsls	r2, r0, #8
 800641e:	6979      	ldr	r1, [r7, #20]
 8006420:	6849      	ldr	r1, [r1, #4]
 8006422:	0849      	lsrs	r1, r1, #1
 8006424:	2000      	movs	r0, #0
 8006426:	460c      	mov	r4, r1
 8006428:	4605      	mov	r5, r0
 800642a:	eb12 0804 	adds.w	r8, r2, r4
 800642e:	eb43 0905 	adc.w	r9, r3, r5
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	469a      	mov	sl, r3
 800643a:	4693      	mov	fp, r2
 800643c:	4652      	mov	r2, sl
 800643e:	465b      	mov	r3, fp
 8006440:	4640      	mov	r0, r8
 8006442:	4649      	mov	r1, r9
 8006444:	f7f9 fee8 	bl	8000218 <__aeabi_uldivmod>
 8006448:	4602      	mov	r2, r0
 800644a:	460b      	mov	r3, r1
 800644c:	4613      	mov	r3, r2
 800644e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006450:	6a3b      	ldr	r3, [r7, #32]
 8006452:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006456:	d308      	bcc.n	800646a <UART_SetConfig+0x3d2>
 8006458:	6a3b      	ldr	r3, [r7, #32]
 800645a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800645e:	d204      	bcs.n	800646a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	6a3a      	ldr	r2, [r7, #32]
 8006466:	60da      	str	r2, [r3, #12]
 8006468:	e0c8      	b.n	80065fc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006470:	e0c4      	b.n	80065fc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	69db      	ldr	r3, [r3, #28]
 8006476:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800647a:	d167      	bne.n	800654c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800647c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006480:	2b08      	cmp	r3, #8
 8006482:	d828      	bhi.n	80064d6 <UART_SetConfig+0x43e>
 8006484:	a201      	add	r2, pc, #4	@ (adr r2, 800648c <UART_SetConfig+0x3f4>)
 8006486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800648a:	bf00      	nop
 800648c:	080064b1 	.word	0x080064b1
 8006490:	080064b9 	.word	0x080064b9
 8006494:	080064c1 	.word	0x080064c1
 8006498:	080064d7 	.word	0x080064d7
 800649c:	080064c7 	.word	0x080064c7
 80064a0:	080064d7 	.word	0x080064d7
 80064a4:	080064d7 	.word	0x080064d7
 80064a8:	080064d7 	.word	0x080064d7
 80064ac:	080064cf 	.word	0x080064cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064b0:	f7ff fa40 	bl	8005934 <HAL_RCC_GetPCLK1Freq>
 80064b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064b6:	e014      	b.n	80064e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064b8:	f7ff fa52 	bl	8005960 <HAL_RCC_GetPCLK2Freq>
 80064bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064be:	e010      	b.n	80064e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064c0:	4b5a      	ldr	r3, [pc, #360]	@ (800662c <UART_SetConfig+0x594>)
 80064c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064c4:	e00d      	b.n	80064e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064c6:	f7ff f9c7 	bl	8005858 <HAL_RCC_GetSysClockFreq>
 80064ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064cc:	e009      	b.n	80064e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064d4:	e005      	b.n	80064e2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80064d6:	2300      	movs	r3, #0
 80064d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80064e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80064e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f000 8089 	beq.w	80065fc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ee:	4a4e      	ldr	r2, [pc, #312]	@ (8006628 <UART_SetConfig+0x590>)
 80064f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064f4:	461a      	mov	r2, r3
 80064f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80064fc:	005a      	lsls	r2, r3, #1
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	085b      	lsrs	r3, r3, #1
 8006504:	441a      	add	r2, r3
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	fbb2 f3f3 	udiv	r3, r2, r3
 800650e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006510:	6a3b      	ldr	r3, [r7, #32]
 8006512:	2b0f      	cmp	r3, #15
 8006514:	d916      	bls.n	8006544 <UART_SetConfig+0x4ac>
 8006516:	6a3b      	ldr	r3, [r7, #32]
 8006518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800651c:	d212      	bcs.n	8006544 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800651e:	6a3b      	ldr	r3, [r7, #32]
 8006520:	b29b      	uxth	r3, r3
 8006522:	f023 030f 	bic.w	r3, r3, #15
 8006526:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006528:	6a3b      	ldr	r3, [r7, #32]
 800652a:	085b      	lsrs	r3, r3, #1
 800652c:	b29b      	uxth	r3, r3
 800652e:	f003 0307 	and.w	r3, r3, #7
 8006532:	b29a      	uxth	r2, r3
 8006534:	8bfb      	ldrh	r3, [r7, #30]
 8006536:	4313      	orrs	r3, r2
 8006538:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	8bfa      	ldrh	r2, [r7, #30]
 8006540:	60da      	str	r2, [r3, #12]
 8006542:	e05b      	b.n	80065fc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800654a:	e057      	b.n	80065fc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800654c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006550:	2b08      	cmp	r3, #8
 8006552:	d828      	bhi.n	80065a6 <UART_SetConfig+0x50e>
 8006554:	a201      	add	r2, pc, #4	@ (adr r2, 800655c <UART_SetConfig+0x4c4>)
 8006556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800655a:	bf00      	nop
 800655c:	08006581 	.word	0x08006581
 8006560:	08006589 	.word	0x08006589
 8006564:	08006591 	.word	0x08006591
 8006568:	080065a7 	.word	0x080065a7
 800656c:	08006597 	.word	0x08006597
 8006570:	080065a7 	.word	0x080065a7
 8006574:	080065a7 	.word	0x080065a7
 8006578:	080065a7 	.word	0x080065a7
 800657c:	0800659f 	.word	0x0800659f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006580:	f7ff f9d8 	bl	8005934 <HAL_RCC_GetPCLK1Freq>
 8006584:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006586:	e014      	b.n	80065b2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006588:	f7ff f9ea 	bl	8005960 <HAL_RCC_GetPCLK2Freq>
 800658c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800658e:	e010      	b.n	80065b2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006590:	4b26      	ldr	r3, [pc, #152]	@ (800662c <UART_SetConfig+0x594>)
 8006592:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006594:	e00d      	b.n	80065b2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006596:	f7ff f95f 	bl	8005858 <HAL_RCC_GetSysClockFreq>
 800659a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800659c:	e009      	b.n	80065b2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800659e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80065a4:	e005      	b.n	80065b2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80065a6:	2300      	movs	r3, #0
 80065a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80065b0:	bf00      	nop
    }

    if (pclk != 0U)
 80065b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d021      	beq.n	80065fc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065bc:	4a1a      	ldr	r2, [pc, #104]	@ (8006628 <UART_SetConfig+0x590>)
 80065be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065c2:	461a      	mov	r2, r3
 80065c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	085b      	lsrs	r3, r3, #1
 80065d0:	441a      	add	r2, r3
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80065da:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065dc:	6a3b      	ldr	r3, [r7, #32]
 80065de:	2b0f      	cmp	r3, #15
 80065e0:	d909      	bls.n	80065f6 <UART_SetConfig+0x55e>
 80065e2:	6a3b      	ldr	r3, [r7, #32]
 80065e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065e8:	d205      	bcs.n	80065f6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80065ea:	6a3b      	ldr	r3, [r7, #32]
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	60da      	str	r2, [r3, #12]
 80065f4:	e002      	b.n	80065fc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
 80065f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	2201      	movs	r2, #1
 8006600:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	2201      	movs	r2, #1
 8006608:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	2200      	movs	r2, #0
 8006610:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	2200      	movs	r2, #0
 8006616:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006618:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800661c:	4618      	mov	r0, r3
 800661e:	3730      	adds	r7, #48	@ 0x30
 8006620:	46bd      	mov	sp, r7
 8006622:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006626:	bf00      	nop
 8006628:	080071a4 	.word	0x080071a4
 800662c:	00f42400 	.word	0x00f42400

08006630 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800663c:	f003 0308 	and.w	r3, r3, #8
 8006640:	2b00      	cmp	r3, #0
 8006642:	d00a      	beq.n	800665a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b00      	cmp	r3, #0
 8006664:	d00a      	beq.n	800667c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	430a      	orrs	r2, r1
 800667a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00a      	beq.n	800669e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	430a      	orrs	r2, r1
 800669c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a2:	f003 0304 	and.w	r3, r3, #4
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00a      	beq.n	80066c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	430a      	orrs	r2, r1
 80066be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c4:	f003 0310 	and.w	r3, r3, #16
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00a      	beq.n	80066e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e6:	f003 0320 	and.w	r3, r3, #32
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d00a      	beq.n	8006704 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	430a      	orrs	r2, r1
 8006702:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800670c:	2b00      	cmp	r3, #0
 800670e:	d01a      	beq.n	8006746 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	430a      	orrs	r2, r1
 8006724:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800672a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800672e:	d10a      	bne.n	8006746 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	430a      	orrs	r2, r1
 8006744:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800674a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00a      	beq.n	8006768 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	430a      	orrs	r2, r1
 8006766:	605a      	str	r2, [r3, #4]
  }
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b098      	sub	sp, #96	@ 0x60
 8006778:	af02      	add	r7, sp, #8
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006784:	f7fb f9d4 	bl	8001b30 <HAL_GetTick>
 8006788:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0308 	and.w	r3, r3, #8
 8006794:	2b08      	cmp	r3, #8
 8006796:	d12f      	bne.n	80067f8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006798:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067a0:	2200      	movs	r2, #0
 80067a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f88e 	bl	80068c8 <UART_WaitOnFlagUntilTimeout>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d022      	beq.n	80067f8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ba:	e853 3f00 	ldrex	r3, [r3]
 80067be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	461a      	mov	r2, r3
 80067ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80067d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067d8:	e841 2300 	strex	r3, r2, [r1]
 80067dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80067de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1e6      	bne.n	80067b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2220      	movs	r2, #32
 80067e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e063      	b.n	80068c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0304 	and.w	r3, r3, #4
 8006802:	2b04      	cmp	r3, #4
 8006804:	d149      	bne.n	800689a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006806:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800680a:	9300      	str	r3, [sp, #0]
 800680c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800680e:	2200      	movs	r2, #0
 8006810:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f000 f857 	bl	80068c8 <UART_WaitOnFlagUntilTimeout>
 800681a:	4603      	mov	r3, r0
 800681c:	2b00      	cmp	r3, #0
 800681e:	d03c      	beq.n	800689a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006828:	e853 3f00 	ldrex	r3, [r3]
 800682c:	623b      	str	r3, [r7, #32]
   return(result);
 800682e:	6a3b      	ldr	r3, [r7, #32]
 8006830:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006834:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	461a      	mov	r2, r3
 800683c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800683e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006840:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006842:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006844:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006846:	e841 2300 	strex	r3, r2, [r1]
 800684a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800684c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1e6      	bne.n	8006820 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	3308      	adds	r3, #8
 8006858:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	e853 3f00 	ldrex	r3, [r3]
 8006860:	60fb      	str	r3, [r7, #12]
   return(result);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f023 0301 	bic.w	r3, r3, #1
 8006868:	64bb      	str	r3, [r7, #72]	@ 0x48
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	3308      	adds	r3, #8
 8006870:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006872:	61fa      	str	r2, [r7, #28]
 8006874:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006876:	69b9      	ldr	r1, [r7, #24]
 8006878:	69fa      	ldr	r2, [r7, #28]
 800687a:	e841 2300 	strex	r3, r2, [r1]
 800687e:	617b      	str	r3, [r7, #20]
   return(result);
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d1e5      	bne.n	8006852 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2220      	movs	r2, #32
 800688a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e012      	b.n	80068c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2220      	movs	r2, #32
 800689e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2220      	movs	r2, #32
 80068a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068be:	2300      	movs	r3, #0
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3758      	adds	r7, #88	@ 0x58
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}

080068c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b084      	sub	sp, #16
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	603b      	str	r3, [r7, #0]
 80068d4:	4613      	mov	r3, r2
 80068d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068d8:	e04f      	b.n	800697a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e0:	d04b      	beq.n	800697a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068e2:	f7fb f925 	bl	8001b30 <HAL_GetTick>
 80068e6:	4602      	mov	r2, r0
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	1ad3      	subs	r3, r2, r3
 80068ec:	69ba      	ldr	r2, [r7, #24]
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d302      	bcc.n	80068f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80068f2:	69bb      	ldr	r3, [r7, #24]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d101      	bne.n	80068fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80068f8:	2303      	movs	r3, #3
 80068fa:	e04e      	b.n	800699a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f003 0304 	and.w	r3, r3, #4
 8006906:	2b00      	cmp	r3, #0
 8006908:	d037      	beq.n	800697a <UART_WaitOnFlagUntilTimeout+0xb2>
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	2b80      	cmp	r3, #128	@ 0x80
 800690e:	d034      	beq.n	800697a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	2b40      	cmp	r3, #64	@ 0x40
 8006914:	d031      	beq.n	800697a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	69db      	ldr	r3, [r3, #28]
 800691c:	f003 0308 	and.w	r3, r3, #8
 8006920:	2b08      	cmp	r3, #8
 8006922:	d110      	bne.n	8006946 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2208      	movs	r2, #8
 800692a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800692c:	68f8      	ldr	r0, [r7, #12]
 800692e:	f000 f920 	bl	8006b72 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2208      	movs	r2, #8
 8006936:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	e029      	b.n	800699a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	69db      	ldr	r3, [r3, #28]
 800694c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006950:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006954:	d111      	bne.n	800697a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800695e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	f000 f906 	bl	8006b72 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2220      	movs	r2, #32
 800696a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006976:	2303      	movs	r3, #3
 8006978:	e00f      	b.n	800699a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	69da      	ldr	r2, [r3, #28]
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	4013      	ands	r3, r2
 8006984:	68ba      	ldr	r2, [r7, #8]
 8006986:	429a      	cmp	r2, r3
 8006988:	bf0c      	ite	eq
 800698a:	2301      	moveq	r3, #1
 800698c:	2300      	movne	r3, #0
 800698e:	b2db      	uxtb	r3, r3
 8006990:	461a      	mov	r2, r3
 8006992:	79fb      	ldrb	r3, [r7, #7]
 8006994:	429a      	cmp	r2, r3
 8006996:	d0a0      	beq.n	80068da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006998:	2300      	movs	r3, #0
}
 800699a:	4618      	mov	r0, r3
 800699c:	3710      	adds	r7, #16
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
	...

080069a4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b096      	sub	sp, #88	@ 0x58
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	4613      	mov	r3, r2
 80069b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	68ba      	ldr	r2, [r7, #8]
 80069b6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	88fa      	ldrh	r2, [r7, #6]
 80069bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2222      	movs	r2, #34	@ 0x22
 80069cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d02d      	beq.n	8006a36 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069e0:	4a40      	ldr	r2, [pc, #256]	@ (8006ae4 <UART_Start_Receive_DMA+0x140>)
 80069e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ea:	4a3f      	ldr	r2, [pc, #252]	@ (8006ae8 <UART_Start_Receive_DMA+0x144>)
 80069ec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069f4:	4a3d      	ldr	r2, [pc, #244]	@ (8006aec <UART_Start_Receive_DMA+0x148>)
 80069f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069fe:	2200      	movs	r2, #0
 8006a00:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	3324      	adds	r3, #36	@ 0x24
 8006a0e:	4619      	mov	r1, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a14:	461a      	mov	r2, r3
 8006a16:	88fb      	ldrh	r3, [r7, #6]
 8006a18:	f7fb fd1e 	bl	8002458 <HAL_DMA_Start_IT>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d009      	beq.n	8006a36 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2210      	movs	r2, #16
 8006a26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2220      	movs	r2, #32
 8006a2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	e051      	b.n	8006ada <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d018      	beq.n	8006a70 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a46:	e853 3f00 	ldrex	r3, [r3]
 8006a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a52:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	461a      	mov	r2, r3
 8006a5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a5e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a60:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006a62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a64:	e841 2300 	strex	r3, r2, [r1]
 8006a68:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006a6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1e6      	bne.n	8006a3e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	3308      	adds	r3, #8
 8006a76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7a:	e853 3f00 	ldrex	r3, [r3]
 8006a7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a82:	f043 0301 	orr.w	r3, r3, #1
 8006a86:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	3308      	adds	r3, #8
 8006a8e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006a90:	637a      	str	r2, [r7, #52]	@ 0x34
 8006a92:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a94:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006a96:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006a98:	e841 2300 	strex	r3, r2, [r1]
 8006a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d1e5      	bne.n	8006a70 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	3308      	adds	r3, #8
 8006aaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	e853 3f00 	ldrex	r3, [r3]
 8006ab2:	613b      	str	r3, [r7, #16]
   return(result);
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	3308      	adds	r3, #8
 8006ac2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ac4:	623a      	str	r2, [r7, #32]
 8006ac6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac8:	69f9      	ldr	r1, [r7, #28]
 8006aca:	6a3a      	ldr	r2, [r7, #32]
 8006acc:	e841 2300 	strex	r3, r2, [r1]
 8006ad0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d1e5      	bne.n	8006aa4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8006ad8:	2300      	movs	r3, #0
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3758      	adds	r7, #88	@ 0x58
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	08006cf5 	.word	0x08006cf5
 8006ae8:	08006e21 	.word	0x08006e21
 8006aec:	08006e5f 	.word	0x08006e5f

08006af0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b08f      	sub	sp, #60	@ 0x3c
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afe:	6a3b      	ldr	r3, [r7, #32]
 8006b00:	e853 3f00 	ldrex	r3, [r3]
 8006b04:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b06:	69fb      	ldr	r3, [r7, #28]
 8006b08:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006b0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	461a      	mov	r2, r3
 8006b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b18:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b1e:	e841 2300 	strex	r3, r2, [r1]
 8006b22:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d1e6      	bne.n	8006af8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	3308      	adds	r3, #8
 8006b30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	e853 3f00 	ldrex	r3, [r3]
 8006b38:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006b40:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	3308      	adds	r3, #8
 8006b48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b4a:	61ba      	str	r2, [r7, #24]
 8006b4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b4e:	6979      	ldr	r1, [r7, #20]
 8006b50:	69ba      	ldr	r2, [r7, #24]
 8006b52:	e841 2300 	strex	r3, r2, [r1]
 8006b56:	613b      	str	r3, [r7, #16]
   return(result);
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d1e5      	bne.n	8006b2a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2220      	movs	r2, #32
 8006b62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8006b66:	bf00      	nop
 8006b68:	373c      	adds	r7, #60	@ 0x3c
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr

08006b72 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b72:	b480      	push	{r7}
 8006b74:	b095      	sub	sp, #84	@ 0x54
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b82:	e853 3f00 	ldrex	r3, [r3]
 8006b86:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	461a      	mov	r2, r3
 8006b96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b98:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b9a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ba0:	e841 2300 	strex	r3, r2, [r1]
 8006ba4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1e6      	bne.n	8006b7a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	3308      	adds	r3, #8
 8006bb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb4:	6a3b      	ldr	r3, [r7, #32]
 8006bb6:	e853 3f00 	ldrex	r3, [r3]
 8006bba:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bc2:	f023 0301 	bic.w	r3, r3, #1
 8006bc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	3308      	adds	r3, #8
 8006bce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006bd0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006bd8:	e841 2300 	strex	r3, r2, [r1]
 8006bdc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d1e3      	bne.n	8006bac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d118      	bne.n	8006c1e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	e853 3f00 	ldrex	r3, [r3]
 8006bf8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	f023 0310 	bic.w	r3, r3, #16
 8006c00:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	461a      	mov	r2, r3
 8006c08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c0a:	61bb      	str	r3, [r7, #24]
 8006c0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0e:	6979      	ldr	r1, [r7, #20]
 8006c10:	69ba      	ldr	r2, [r7, #24]
 8006c12:	e841 2300 	strex	r3, r2, [r1]
 8006c16:	613b      	str	r3, [r7, #16]
   return(result);
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d1e6      	bne.n	8006bec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2220      	movs	r2, #32
 8006c22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006c32:	bf00      	nop
 8006c34:	3754      	adds	r7, #84	@ 0x54
 8006c36:	46bd      	mov	sp, r7
 8006c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3c:	4770      	bx	lr

08006c3e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b090      	sub	sp, #64	@ 0x40
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0320 	and.w	r3, r3, #32
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d137      	bne.n	8006cca <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8006c5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	3308      	adds	r3, #8
 8006c68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6c:	e853 3f00 	ldrex	r3, [r3]
 8006c70:	623b      	str	r3, [r7, #32]
   return(result);
 8006c72:	6a3b      	ldr	r3, [r7, #32]
 8006c74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c78:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	3308      	adds	r3, #8
 8006c80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c82:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c8a:	e841 2300 	strex	r3, r2, [r1]
 8006c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d1e5      	bne.n	8006c62 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006c96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	e853 3f00 	ldrex	r3, [r3]
 8006ca2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006caa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cb4:	61fb      	str	r3, [r7, #28]
 8006cb6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb8:	69b9      	ldr	r1, [r7, #24]
 8006cba:	69fa      	ldr	r2, [r7, #28]
 8006cbc:	e841 2300 	strex	r3, r2, [r1]
 8006cc0:	617b      	str	r3, [r7, #20]
   return(result);
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d1e6      	bne.n	8006c96 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006cc8:	e002      	b.n	8006cd0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006cca:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006ccc:	f7fa fa48 	bl	8001160 <HAL_UART_TxCpltCallback>
}
 8006cd0:	bf00      	nop
 8006cd2:	3740      	adds	r7, #64	@ 0x40
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}

08006cd8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006ce6:	68f8      	ldr	r0, [r7, #12]
 8006ce8:	f7ff f9a2 	bl	8006030 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cec:	bf00      	nop
 8006cee:	3710      	adds	r7, #16
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b09c      	sub	sp, #112	@ 0x70
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d00:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 0320 	and.w	r3, r3, #32
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d171      	bne.n	8006df4 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8006d10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d12:	2200      	movs	r2, #0
 8006d14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d20:	e853 3f00 	ldrex	r3, [r3]
 8006d24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	461a      	mov	r2, r3
 8006d34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d36:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d38:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d3c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d3e:	e841 2300 	strex	r3, r2, [r1]
 8006d42:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006d44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1e6      	bne.n	8006d18 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	3308      	adds	r3, #8
 8006d50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d54:	e853 3f00 	ldrex	r3, [r3]
 8006d58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d5c:	f023 0301 	bic.w	r3, r3, #1
 8006d60:	667b      	str	r3, [r7, #100]	@ 0x64
 8006d62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	3308      	adds	r3, #8
 8006d68:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006d6a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006d6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d72:	e841 2300 	strex	r3, r2, [r1]
 8006d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d1e5      	bne.n	8006d4a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	3308      	adds	r3, #8
 8006d84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d88:	e853 3f00 	ldrex	r3, [r3]
 8006d8c:	623b      	str	r3, [r7, #32]
   return(result);
 8006d8e:	6a3b      	ldr	r3, [r7, #32]
 8006d90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d94:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	3308      	adds	r3, #8
 8006d9c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006d9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006da4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006da6:	e841 2300 	strex	r3, r2, [r1]
 8006daa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d1e5      	bne.n	8006d7e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006db2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006db4:	2220      	movs	r2, #32
 8006db6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d118      	bne.n	8006df4 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	e853 3f00 	ldrex	r3, [r3]
 8006dce:	60fb      	str	r3, [r7, #12]
   return(result);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f023 0310 	bic.w	r3, r3, #16
 8006dd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006dd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	461a      	mov	r2, r3
 8006dde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006de0:	61fb      	str	r3, [r7, #28]
 8006de2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de4:	69b9      	ldr	r1, [r7, #24]
 8006de6:	69fa      	ldr	r2, [r7, #28]
 8006de8:	e841 2300 	strex	r3, r2, [r1]
 8006dec:	617b      	str	r3, [r7, #20]
   return(result);
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d1e6      	bne.n	8006dc2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006df4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006df6:	2200      	movs	r2, #0
 8006df8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d107      	bne.n	8006e12 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e08:	4619      	mov	r1, r3
 8006e0a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e0c:	f7ff f938 	bl	8006080 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006e10:	e002      	b.n	8006e18 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006e12:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e14:	f7ff f916 	bl	8006044 <HAL_UART_RxCpltCallback>
}
 8006e18:	bf00      	nop
 8006e1a:	3770      	adds	r7, #112	@ 0x70
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b084      	sub	sp, #16
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e2c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2201      	movs	r2, #1
 8006e32:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d109      	bne.n	8006e50 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e42:	085b      	lsrs	r3, r3, #1
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	4619      	mov	r1, r3
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f7ff f919 	bl	8006080 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006e4e:	e002      	b.n	8006e56 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f7ff f901 	bl	8006058 <HAL_UART_RxHalfCpltCallback>
}
 8006e56:	bf00      	nop
 8006e58:	3710      	adds	r7, #16
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	b086      	sub	sp, #24
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e6a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e72:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e7a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e86:	2b80      	cmp	r3, #128	@ 0x80
 8006e88:	d109      	bne.n	8006e9e <UART_DMAError+0x40>
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	2b21      	cmp	r3, #33	@ 0x21
 8006e8e:	d106      	bne.n	8006e9e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8006e98:	6978      	ldr	r0, [r7, #20]
 8006e9a:	f7ff fe29 	bl	8006af0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ea8:	2b40      	cmp	r3, #64	@ 0x40
 8006eaa:	d109      	bne.n	8006ec0 <UART_DMAError+0x62>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2b22      	cmp	r3, #34	@ 0x22
 8006eb0:	d106      	bne.n	8006ec0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8006eba:	6978      	ldr	r0, [r7, #20]
 8006ebc:	f7ff fe59 	bl	8006b72 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ec6:	f043 0210 	orr.w	r2, r3, #16
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ed0:	6978      	ldr	r0, [r7, #20]
 8006ed2:	f7ff f8cb 	bl	800606c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ed6:	bf00      	nop
 8006ed8:	3718      	adds	r7, #24
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006ede:	b480      	push	{r7}
 8006ee0:	b085      	sub	sp, #20
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d101      	bne.n	8006ef4 <HAL_UARTEx_DisableFifoMode+0x16>
 8006ef0:	2302      	movs	r3, #2
 8006ef2:	e027      	b.n	8006f44 <HAL_UARTEx_DisableFifoMode+0x66>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2224      	movs	r2, #36	@ 0x24
 8006f00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	681a      	ldr	r2, [r3, #0]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f022 0201 	bic.w	r2, r2, #1
 8006f1a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006f22:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2220      	movs	r2, #32
 8006f36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f42:	2300      	movs	r3, #0
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3714      	adds	r7, #20
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d101      	bne.n	8006f68 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006f64:	2302      	movs	r3, #2
 8006f66:	e02d      	b.n	8006fc4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2224      	movs	r2, #36	@ 0x24
 8006f74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f022 0201 	bic.w	r2, r2, #1
 8006f8e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	683a      	ldr	r2, [r7, #0]
 8006fa0:	430a      	orrs	r2, r1
 8006fa2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 f84f 	bl	8007048 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	68fa      	ldr	r2, [r7, #12]
 8006fb0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2220      	movs	r2, #32
 8006fb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3710      	adds	r7, #16
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	d101      	bne.n	8006fe4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	e02d      	b.n	8007040 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2224      	movs	r2, #36	@ 0x24
 8006ff0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f022 0201 	bic.w	r2, r2, #1
 800700a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	683a      	ldr	r2, [r7, #0]
 800701c:	430a      	orrs	r2, r1
 800701e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 f811 	bl	8007048 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	68fa      	ldr	r2, [r7, #12]
 800702c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2220      	movs	r2, #32
 8007032:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	4618      	mov	r0, r3
 8007042:	3710      	adds	r7, #16
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}

08007048 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007048:	b480      	push	{r7}
 800704a:	b085      	sub	sp, #20
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007054:	2b00      	cmp	r3, #0
 8007056:	d108      	bne.n	800706a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007068:	e031      	b.n	80070ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800706a:	2308      	movs	r3, #8
 800706c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800706e:	2308      	movs	r3, #8
 8007070:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	0e5b      	lsrs	r3, r3, #25
 800707a:	b2db      	uxtb	r3, r3
 800707c:	f003 0307 	and.w	r3, r3, #7
 8007080:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	0f5b      	lsrs	r3, r3, #29
 800708a:	b2db      	uxtb	r3, r3
 800708c:	f003 0307 	and.w	r3, r3, #7
 8007090:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007092:	7bbb      	ldrb	r3, [r7, #14]
 8007094:	7b3a      	ldrb	r2, [r7, #12]
 8007096:	4911      	ldr	r1, [pc, #68]	@ (80070dc <UARTEx_SetNbDataToProcess+0x94>)
 8007098:	5c8a      	ldrb	r2, [r1, r2]
 800709a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800709e:	7b3a      	ldrb	r2, [r7, #12]
 80070a0:	490f      	ldr	r1, [pc, #60]	@ (80070e0 <UARTEx_SetNbDataToProcess+0x98>)
 80070a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80070a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80070a8:	b29a      	uxth	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070b0:	7bfb      	ldrb	r3, [r7, #15]
 80070b2:	7b7a      	ldrb	r2, [r7, #13]
 80070b4:	4909      	ldr	r1, [pc, #36]	@ (80070dc <UARTEx_SetNbDataToProcess+0x94>)
 80070b6:	5c8a      	ldrb	r2, [r1, r2]
 80070b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80070bc:	7b7a      	ldrb	r2, [r7, #13]
 80070be:	4908      	ldr	r1, [pc, #32]	@ (80070e0 <UARTEx_SetNbDataToProcess+0x98>)
 80070c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80070c6:	b29a      	uxth	r2, r3
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80070ce:	bf00      	nop
 80070d0:	3714      	adds	r7, #20
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	080071bc 	.word	0x080071bc
 80070e0:	080071c4 	.word	0x080071c4

080070e4 <memset>:
 80070e4:	4402      	add	r2, r0
 80070e6:	4603      	mov	r3, r0
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d100      	bne.n	80070ee <memset+0xa>
 80070ec:	4770      	bx	lr
 80070ee:	f803 1b01 	strb.w	r1, [r3], #1
 80070f2:	e7f9      	b.n	80070e8 <memset+0x4>

080070f4 <__libc_init_array>:
 80070f4:	b570      	push	{r4, r5, r6, lr}
 80070f6:	4d0d      	ldr	r5, [pc, #52]	@ (800712c <__libc_init_array+0x38>)
 80070f8:	4c0d      	ldr	r4, [pc, #52]	@ (8007130 <__libc_init_array+0x3c>)
 80070fa:	1b64      	subs	r4, r4, r5
 80070fc:	10a4      	asrs	r4, r4, #2
 80070fe:	2600      	movs	r6, #0
 8007100:	42a6      	cmp	r6, r4
 8007102:	d109      	bne.n	8007118 <__libc_init_array+0x24>
 8007104:	4d0b      	ldr	r5, [pc, #44]	@ (8007134 <__libc_init_array+0x40>)
 8007106:	4c0c      	ldr	r4, [pc, #48]	@ (8007138 <__libc_init_array+0x44>)
 8007108:	f000 f826 	bl	8007158 <_init>
 800710c:	1b64      	subs	r4, r4, r5
 800710e:	10a4      	asrs	r4, r4, #2
 8007110:	2600      	movs	r6, #0
 8007112:	42a6      	cmp	r6, r4
 8007114:	d105      	bne.n	8007122 <__libc_init_array+0x2e>
 8007116:	bd70      	pop	{r4, r5, r6, pc}
 8007118:	f855 3b04 	ldr.w	r3, [r5], #4
 800711c:	4798      	blx	r3
 800711e:	3601      	adds	r6, #1
 8007120:	e7ee      	b.n	8007100 <__libc_init_array+0xc>
 8007122:	f855 3b04 	ldr.w	r3, [r5], #4
 8007126:	4798      	blx	r3
 8007128:	3601      	adds	r6, #1
 800712a:	e7f2      	b.n	8007112 <__libc_init_array+0x1e>
 800712c:	080071d4 	.word	0x080071d4
 8007130:	080071d4 	.word	0x080071d4
 8007134:	080071d4 	.word	0x080071d4
 8007138:	080071d8 	.word	0x080071d8

0800713c <memcpy>:
 800713c:	440a      	add	r2, r1
 800713e:	4291      	cmp	r1, r2
 8007140:	f100 33ff 	add.w	r3, r0, #4294967295
 8007144:	d100      	bne.n	8007148 <memcpy+0xc>
 8007146:	4770      	bx	lr
 8007148:	b510      	push	{r4, lr}
 800714a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800714e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007152:	4291      	cmp	r1, r2
 8007154:	d1f9      	bne.n	800714a <memcpy+0xe>
 8007156:	bd10      	pop	{r4, pc}

08007158 <_init>:
 8007158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800715a:	bf00      	nop
 800715c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800715e:	bc08      	pop	{r3}
 8007160:	469e      	mov	lr, r3
 8007162:	4770      	bx	lr

08007164 <_fini>:
 8007164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007166:	bf00      	nop
 8007168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800716a:	bc08      	pop	{r3}
 800716c:	469e      	mov	lr, r3
 800716e:	4770      	bx	lr
