Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_blast_0209_dds305.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "blast_0209_dds305_cw.ngc"
Output Format                      : NGC
Target Device                      : xc6vsx475t-1ff1759

---- Source Options
Entity Name                        : blast_0209_dds305_cw
Top Module Name                    : blast_0209_dds305_cw
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" into library work
Parsing entity <addsb_11_0_dfc9436ad431ee27>.
Parsing architecture <addsb_11_0_dfc9436ad431ee27_a> of entity <addsb_11_0_dfc9436ad431ee27>.
Parsing entity <cntr_11_0_ab6ac2cd2e5738fd>.
Parsing architecture <cntr_11_0_ab6ac2cd2e5738fd_a> of entity <cntr_11_0_ab6ac2cd2e5738fd>.
Parsing entity <cntr_11_0_4762233ff70c041e>.
Parsing architecture <cntr_11_0_4762233ff70c041e_a> of entity <cntr_11_0_4762233ff70c041e>.
Parsing entity <bmg_72_4517334a65f39fdf>.
Parsing architecture <bmg_72_4517334a65f39fdf_a> of entity <bmg_72_4517334a65f39fdf>.
Parsing entity <addsb_11_0_659f580a46bd900d>.
Parsing architecture <addsb_11_0_659f580a46bd900d_a> of entity <addsb_11_0_659f580a46bd900d>.
Parsing entity <bmg_72_799be638bda88734>.
Parsing architecture <bmg_72_799be638bda88734_a> of entity <bmg_72_799be638bda88734>.
Parsing entity <bmg_72_51c8ac5d548aeae7>.
Parsing architecture <bmg_72_51c8ac5d548aeae7_a> of entity <bmg_72_51c8ac5d548aeae7>.
Parsing entity <bmg_72_7a7fa6a8949d8574>.
Parsing architecture <bmg_72_7a7fa6a8949d8574_a> of entity <bmg_72_7a7fa6a8949d8574>.
Parsing entity <bmg_72_648cfb7b6fc9d60b>.
Parsing architecture <bmg_72_648cfb7b6fc9d60b_a> of entity <bmg_72_648cfb7b6fc9d60b>.
Parsing entity <bmg_72_9054aea18ca2eda6>.
Parsing architecture <bmg_72_9054aea18ca2eda6_a> of entity <bmg_72_9054aea18ca2eda6>.
Parsing entity <cntr_11_0_54ae29da2816c092>.
Parsing architecture <cntr_11_0_54ae29da2816c092_a> of entity <cntr_11_0_54ae29da2816c092>.
Parsing entity <bmg_72_be7f7464ba730ea5>.
Parsing architecture <bmg_72_be7f7464ba730ea5_a> of entity <bmg_72_be7f7464ba730ea5>.
Parsing entity <cntr_11_0_1f06b71632254894>.
Parsing architecture <cntr_11_0_1f06b71632254894_a> of entity <cntr_11_0_1f06b71632254894>.
Parsing entity <bmg_72_110ef86ad32adb7b>.
Parsing architecture <bmg_72_110ef86ad32adb7b_a> of entity <bmg_72_110ef86ad32adb7b>.
Parsing entity <bmg_72_ebbcdb89d25d5e19>.
Parsing architecture <bmg_72_ebbcdb89d25d5e19_a> of entity <bmg_72_ebbcdb89d25d5e19>.
Parsing entity <bmg_72_0ab69a8bd13b8f15>.
Parsing architecture <bmg_72_0ab69a8bd13b8f15_a> of entity <bmg_72_0ab69a8bd13b8f15>.
Parsing entity <dmg_72_97b1384ea233b22e>.
Parsing architecture <dmg_72_97b1384ea233b22e_a> of entity <dmg_72_97b1384ea233b22e>.
Parsing entity <addsb_11_0_c0b46a46c1db574d>.
Parsing architecture <addsb_11_0_c0b46a46c1db574d_a> of entity <addsb_11_0_c0b46a46c1db574d>.
Parsing entity <cntr_11_0_9cc231de7950d305>.
Parsing architecture <cntr_11_0_9cc231de7950d305_a> of entity <cntr_11_0_9cc231de7950d305>.
Parsing entity <cntr_11_0_9a633c62b36f8977>.
Parsing architecture <cntr_11_0_9a633c62b36f8977_a> of entity <cntr_11_0_9a633c62b36f8977>.
Parsing entity <cntr_11_0_212a63dac06ff05f>.
Parsing architecture <cntr_11_0_212a63dac06ff05f_a> of entity <cntr_11_0_212a63dac06ff05f>.
Parsing entity <bmg_72_7c09cebf9f55b760>.
Parsing architecture <bmg_72_7c09cebf9f55b760_a> of entity <bmg_72_7c09cebf9f55b760>.
Parsing entity <bmg_72_ae0ddec0927f04a0>.
Parsing architecture <bmg_72_ae0ddec0927f04a0_a> of entity <bmg_72_ae0ddec0927f04a0>.
Parsing entity <cntr_11_0_8ff2683c7d2a611c>.
Parsing architecture <cntr_11_0_8ff2683c7d2a611c_a> of entity <cntr_11_0_8ff2683c7d2a611c>.
Parsing entity <bmg_72_916677c90b373a35>.
Parsing architecture <bmg_72_916677c90b373a35_a> of entity <bmg_72_916677c90b373a35>.
Parsing entity <bmg_72_3323983e8a5ee1ac>.
Parsing architecture <bmg_72_3323983e8a5ee1ac_a> of entity <bmg_72_3323983e8a5ee1ac>.
Parsing entity <cntr_11_0_0532334f8152a761>.
Parsing architecture <cntr_11_0_0532334f8152a761_a> of entity <cntr_11_0_0532334f8152a761>.
Parsing entity <cntr_11_0_6a79e2c90664744f>.
Parsing architecture <cntr_11_0_6a79e2c90664744f_a> of entity <cntr_11_0_6a79e2c90664744f>.
Parsing entity <cntr_11_0_e2c1b30fd6a18380>.
Parsing architecture <cntr_11_0_e2c1b30fd6a18380_a> of entity <cntr_11_0_e2c1b30fd6a18380>.
Parsing entity <bmg_72_71ee2287586fd244>.
Parsing architecture <bmg_72_71ee2287586fd244_a> of entity <bmg_72_71ee2287586fd244>.
Parsing entity <addsb_11_0_09e321e99dbff748>.
Parsing architecture <addsb_11_0_09e321e99dbff748_a> of entity <addsb_11_0_09e321e99dbff748>.
Parsing entity <bmg_72_34dec6b258cac0f2>.
Parsing architecture <bmg_72_34dec6b258cac0f2_a> of entity <bmg_72_34dec6b258cac0f2>.
Parsing entity <cntr_11_0_66aa4524955422eb>.
Parsing architecture <cntr_11_0_66aa4524955422eb_a> of entity <cntr_11_0_66aa4524955422eb>.
Parsing entity <dmg_72_3e09d2589ef3d23d>.
Parsing architecture <dmg_72_3e09d2589ef3d23d_a> of entity <dmg_72_3e09d2589ef3d23d>.
Parsing entity <dmg_72_469cac73f6852527>.
Parsing architecture <dmg_72_469cac73f6852527_a> of entity <dmg_72_469cac73f6852527>.
Parsing entity <addsb_11_0_01f20788c65fc765>.
Parsing architecture <addsb_11_0_01f20788c65fc765_a> of entity <addsb_11_0_01f20788c65fc765>.
Parsing entity <bmg_72_f17ff8bc64ca31f6>.
Parsing architecture <bmg_72_f17ff8bc64ca31f6_a> of entity <bmg_72_f17ff8bc64ca31f6>.
Parsing entity <bmg_72_eaf53c5f13361cdc>.
Parsing architecture <bmg_72_eaf53c5f13361cdc_a> of entity <bmg_72_eaf53c5f13361cdc>.
Parsing entity <addsb_11_0_a271e222f664f5cc>.
Parsing architecture <addsb_11_0_a271e222f664f5cc_a> of entity <addsb_11_0_a271e222f664f5cc>.
Parsing entity <addsb_11_0_6b068b1f5acb71f9>.
Parsing architecture <addsb_11_0_6b068b1f5acb71f9_a> of entity <addsb_11_0_6b068b1f5acb71f9>.
Parsing entity <bmg_72_8d0b8b9df2750ee8>.
Parsing architecture <bmg_72_8d0b8b9df2750ee8_a> of entity <bmg_72_8d0b8b9df2750ee8>.
Parsing entity <cntr_11_0_91eea2a2e392c322>.
Parsing architecture <cntr_11_0_91eea2a2e392c322_a> of entity <cntr_11_0_91eea2a2e392c322>.
Parsing entity <bmg_72_cc6309531d66aa85>.
Parsing architecture <bmg_72_cc6309531d66aa85_a> of entity <bmg_72_cc6309531d66aa85>.
Parsing entity <bmg_72_cc15fa2ec33bfbe5>.
Parsing architecture <bmg_72_cc15fa2ec33bfbe5_a> of entity <bmg_72_cc15fa2ec33bfbe5>.
Parsing entity <bmg_72_71a5af829a75ed2e>.
Parsing architecture <bmg_72_71a5af829a75ed2e_a> of entity <bmg_72_71a5af829a75ed2e>.
Parsing entity <bmg_72_3171752a0f4cf103>.
Parsing architecture <bmg_72_3171752a0f4cf103_a> of entity <bmg_72_3171752a0f4cf103>.
Parsing entity <bmg_72_a9cd3afac42c99fd>.
Parsing architecture <bmg_72_a9cd3afac42c99fd_a> of entity <bmg_72_a9cd3afac42c99fd>.
Parsing entity <cntr_11_0_7e7fb47e39adf4da>.
Parsing architecture <cntr_11_0_7e7fb47e39adf4da_a> of entity <cntr_11_0_7e7fb47e39adf4da>.
Parsing entity <cntr_11_0_dcda492d69e69f28>.
Parsing architecture <cntr_11_0_dcda492d69e69f28_a> of entity <cntr_11_0_dcda492d69e69f28>.
Parsing entity <cntr_11_0_601fed0ddd9eff6a>.
Parsing architecture <cntr_11_0_601fed0ddd9eff6a_a> of entity <cntr_11_0_601fed0ddd9eff6a>.
Parsing entity <cntr_11_0_38515b972a28063c>.
Parsing architecture <cntr_11_0_38515b972a28063c_a> of entity <cntr_11_0_38515b972a28063c>.
Parsing entity <cntr_11_0_f0cd8887791c131a>.
Parsing architecture <cntr_11_0_f0cd8887791c131a_a> of entity <cntr_11_0_f0cd8887791c131a>.
Parsing entity <cntr_11_0_62790f857e3f8294>.
Parsing architecture <cntr_11_0_62790f857e3f8294_a> of entity <cntr_11_0_62790f857e3f8294>.
Parsing entity <bmg_72_e4dfaca742cb7129>.
Parsing architecture <bmg_72_e4dfaca742cb7129_a> of entity <bmg_72_e4dfaca742cb7129>.
Parsing entity <cntr_11_0_2446b11135c8d90d>.
Parsing architecture <cntr_11_0_2446b11135c8d90d_a> of entity <cntr_11_0_2446b11135c8d90d>.
Parsing entity <addsb_11_0_9e23784d6681db0a>.
Parsing architecture <addsb_11_0_9e23784d6681db0a_a> of entity <addsb_11_0_9e23784d6681db0a>.
Parsing entity <addsb_11_0_04b61ccbd787305e>.
Parsing architecture <addsb_11_0_04b61ccbd787305e_a> of entity <addsb_11_0_04b61ccbd787305e>.
Parsing entity <cntr_11_0_04135acb4316d2f1>.
Parsing architecture <cntr_11_0_04135acb4316d2f1_a> of entity <cntr_11_0_04135acb4316d2f1>.
Parsing entity <bmg_72_328d7e82706216a4>.
Parsing architecture <bmg_72_328d7e82706216a4_a> of entity <bmg_72_328d7e82706216a4>.
Parsing entity <bmg_72_52bfb73575709bd7>.
Parsing architecture <bmg_72_52bfb73575709bd7_a> of entity <bmg_72_52bfb73575709bd7>.
Parsing entity <bmg_72_408f0cc582283812>.
Parsing architecture <bmg_72_408f0cc582283812_a> of entity <bmg_72_408f0cc582283812>.
Parsing entity <bmg_72_5aa6ffbd97b0a029>.
Parsing architecture <bmg_72_5aa6ffbd97b0a029_a> of entity <bmg_72_5aa6ffbd97b0a029>.
Parsing entity <cntr_11_0_479ebaa7cafdbad9>.
Parsing architecture <cntr_11_0_479ebaa7cafdbad9_a> of entity <cntr_11_0_479ebaa7cafdbad9>.
Parsing entity <cntr_11_0_7cc6334313a1dd18>.
Parsing architecture <cntr_11_0_7cc6334313a1dd18_a> of entity <cntr_11_0_7cc6334313a1dd18>.
Parsing entity <bmg_72_80b41e07f1b9f9e7>.
Parsing architecture <bmg_72_80b41e07f1b9f9e7_a> of entity <bmg_72_80b41e07f1b9f9e7>.
Parsing entity <cntr_11_0_5f22a153812a8bc9>.
Parsing architecture <cntr_11_0_5f22a153812a8bc9_a> of entity <cntr_11_0_5f22a153812a8bc9>.
Parsing entity <cntr_11_0_1bcc81fd2717e42f>.
Parsing architecture <cntr_11_0_1bcc81fd2717e42f_a> of entity <cntr_11_0_1bcc81fd2717e42f>.
Parsing entity <addsb_11_0_1ac592e103dd6b2d>.
Parsing architecture <addsb_11_0_1ac592e103dd6b2d_a> of entity <addsb_11_0_1ac592e103dd6b2d>.
Parsing entity <mult_11_2_ae0f890000d3d152>.
Parsing architecture <mult_11_2_ae0f890000d3d152_a> of entity <mult_11_2_ae0f890000d3d152>.
Parsing entity <cntr_11_0_47f006c1c8a0d9ca>.
Parsing architecture <cntr_11_0_47f006c1c8a0d9ca_a> of entity <cntr_11_0_47f006c1c8a0d9ca>.
Parsing entity <bmg_72_c4f5525aae3b7cc2>.
Parsing architecture <bmg_72_c4f5525aae3b7cc2_a> of entity <bmg_72_c4f5525aae3b7cc2>.
Parsing entity <addsb_11_0_9a456b1d0df5df75>.
Parsing architecture <addsb_11_0_9a456b1d0df5df75_a> of entity <addsb_11_0_9a456b1d0df5df75>.
Parsing entity <bmg_72_a900d79ebfb489b6>.
Parsing architecture <bmg_72_a900d79ebfb489b6_a> of entity <bmg_72_a900d79ebfb489b6>.
Parsing entity <bmg_72_1e69bed9c31dfa5e>.
Parsing architecture <bmg_72_1e69bed9c31dfa5e_a> of entity <bmg_72_1e69bed9c31dfa5e>.
Parsing entity <bmg_72_b355163dcc98d152>.
Parsing architecture <bmg_72_b355163dcc98d152_a> of entity <bmg_72_b355163dcc98d152>.
Parsing entity <cntr_11_0_ce2b8528998e57e3>.
Parsing architecture <cntr_11_0_ce2b8528998e57e3_a> of entity <cntr_11_0_ce2b8528998e57e3>.
Parsing entity <bmg_72_5e0d5e3feae7c146>.
Parsing architecture <bmg_72_5e0d5e3feae7c146_a> of entity <bmg_72_5e0d5e3feae7c146>.
Parsing entity <bmg_72_0201af75eef6e019>.
Parsing architecture <bmg_72_0201af75eef6e019_a> of entity <bmg_72_0201af75eef6e019>.
Parsing entity <bmg_72_60732526a32585a3>.
Parsing architecture <bmg_72_60732526a32585a3_a> of entity <bmg_72_60732526a32585a3>.
Parsing entity <bmg_72_4d9bcbdf9d0508f0>.
Parsing architecture <bmg_72_4d9bcbdf9d0508f0_a> of entity <bmg_72_4d9bcbdf9d0508f0>.
Parsing entity <bmg_72_59ac5a13d6d08875>.
Parsing architecture <bmg_72_59ac5a13d6d08875_a> of entity <bmg_72_59ac5a13d6d08875>.
Parsing entity <cntr_11_0_a3c82ea7e31257cc>.
Parsing architecture <cntr_11_0_a3c82ea7e31257cc_a> of entity <cntr_11_0_a3c82ea7e31257cc>.
Parsing entity <bmg_72_d030b0e92b1569b0>.
Parsing architecture <bmg_72_d030b0e92b1569b0_a> of entity <bmg_72_d030b0e92b1569b0>.
Parsing entity <cntr_11_0_121582607093004b>.
Parsing architecture <cntr_11_0_121582607093004b_a> of entity <cntr_11_0_121582607093004b>.
Parsing entity <addsb_11_0_8f722494c49be5b5>.
Parsing architecture <addsb_11_0_8f722494c49be5b5_a> of entity <addsb_11_0_8f722494c49be5b5>.
Parsing entity <bmg_72_60b34418964c6fd5>.
Parsing architecture <bmg_72_60b34418964c6fd5_a> of entity <bmg_72_60b34418964c6fd5>.
Parsing entity <cntr_11_0_bf568bdf3cd9f9c7>.
Parsing architecture <cntr_11_0_bf568bdf3cd9f9c7_a> of entity <cntr_11_0_bf568bdf3cd9f9c7>.
Parsing entity <cntr_11_0_ed02d0c03a6c5e46>.
Parsing architecture <cntr_11_0_ed02d0c03a6c5e46_a> of entity <cntr_11_0_ed02d0c03a6c5e46>.
Parsing entity <addsb_11_0_ac5f379d93c57734>.
Parsing architecture <addsb_11_0_ac5f379d93c57734_a> of entity <addsb_11_0_ac5f379d93c57734>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <reinterpret_8f5500aea5>.
Parsing architecture <behavior> of entity <reinterpret_8f5500aea5>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <concat_b198bd62b0>.
Parsing architecture <behavior> of entity <concat_b198bd62b0>.
Parsing entity <reinterpret_580feec131>.
Parsing architecture <behavior> of entity <reinterpret_580feec131>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <reinterpret_120751dc4b>.
Parsing architecture <behavior> of entity <reinterpret_120751dc4b>.
Parsing entity <constant_6293007044>.
Parsing architecture <behavior> of entity <constant_6293007044>.
Parsing entity <counter_3ba0f48271>.
Parsing architecture <behavior> of entity <counter_3ba0f48271>.
Parsing entity <xlspram_blast_0209_dds305>.
Parsing architecture <behavior> of entity <xlspram_blast_0209_dds305>.
Parsing entity <delay_9f02caa990>.
Parsing architecture <behavior> of entity <delay_9f02caa990>.
Parsing entity <inverter_e5b38cca3b>.
Parsing architecture <behavior> of entity <inverter_e5b38cca3b>.
Parsing entity <logical_80f90b97d0>.
Parsing architecture <behavior> of entity <logical_80f90b97d0>.
Parsing entity <constant_fbc2f0cce1>.
Parsing architecture <behavior> of entity <constant_fbc2f0cce1>.
Parsing entity <counter_a1cad1a9ea>.
Parsing architecture <behavior> of entity <counter_a1cad1a9ea>.
Parsing entity <relational_f6702ea2f7>.
Parsing architecture <behavior> of entity <relational_f6702ea2f7>.
Parsing entity <addsub_a62bd424ca>.
Parsing architecture <behavior> of entity <addsub_a62bd424ca>.
Parsing entity <constant_37567836aa>.
Parsing architecture <behavior> of entity <constant_37567836aa>.
Parsing entity <mux_286b77e019>.
Parsing architecture <behavior> of entity <mux_286b77e019>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <logical_dfe2dded7f>.
Parsing architecture <behavior> of entity <logical_dfe2dded7f>.
Parsing entity <bitbasher_7f79f7d703>.
Parsing architecture <behavior> of entity <bitbasher_7f79f7d703>.
Parsing entity <reinterpret_8b4279cdc5>.
Parsing architecture <behavior> of entity <reinterpret_8b4279cdc5>.
Parsing entity <bitbasher_34778e1824>.
Parsing architecture <behavior> of entity <bitbasher_34778e1824>.
Parsing entity <delay_2b0feb00fb>.
Parsing architecture <behavior> of entity <delay_2b0feb00fb>.
Parsing entity <reinterpret_c5d4d59b73>.
Parsing architecture <behavior> of entity <reinterpret_c5d4d59b73>.
Parsing entity <constant_68d110842c>.
Parsing architecture <behavior> of entity <constant_68d110842c>.
Parsing entity <constant_19562ab42f>.
Parsing architecture <behavior> of entity <constant_19562ab42f>.
Parsing entity <xlcounter_free_blast_0209_dds305>.
Parsing architecture <behavior> of entity <xlcounter_free_blast_0209_dds305>.
Parsing entity <delay_4246ea65a9>.
Parsing architecture <behavior> of entity <delay_4246ea65a9>.
Parsing entity <delay_a8953e790b>.
Parsing architecture <behavior> of entity <delay_a8953e790b>.
Parsing entity <delay_241f4fc903>.
Parsing architecture <behavior> of entity <delay_241f4fc903>.
Parsing entity <delay_672d2b8d1e>.
Parsing architecture <behavior> of entity <delay_672d2b8d1e>.
Parsing entity <delay_ebec135d8a>.
Parsing architecture <behavior> of entity <delay_ebec135d8a>.
Parsing entity <reinterpret_151459306d>.
Parsing architecture <behavior> of entity <reinterpret_151459306d>.
Parsing entity <logical_f6397bdee1>.
Parsing architecture <behavior> of entity <logical_f6397bdee1>.
Parsing entity <concat_0d26a0854a>.
Parsing architecture <behavior> of entity <concat_0d26a0854a>.
Parsing entity <delay_67ef71f6b4>.
Parsing architecture <behavior> of entity <delay_67ef71f6b4>.
Parsing entity <delay_ee0f706095>.
Parsing architecture <behavior> of entity <delay_ee0f706095>.
Parsing entity <inverter_6844eee868>.
Parsing architecture <behavior> of entity <inverter_6844eee868>.
Parsing entity <logical_799f62af22>.
Parsing architecture <behavior> of entity <logical_799f62af22>.
Parsing entity <logical_aacf6e1b0e>.
Parsing architecture <behavior> of entity <logical_aacf6e1b0e>.
Parsing entity <logical_954ee29728>.
Parsing architecture <behavior> of entity <logical_954ee29728>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <shift_718ef321c4>.
Parsing architecture <behavior> of entity <shift_718ef321c4>.
Parsing entity <concat_fd1ce36c4a>.
Parsing architecture <behavior> of entity <concat_fd1ce36c4a>.
Parsing entity <constant_91ef1678ca>.
Parsing architecture <behavior> of entity <constant_91ef1678ca>.
Parsing entity <mux_ddf27bda35>.
Parsing architecture <behavior> of entity <mux_ddf27bda35>.
Parsing entity <relational_5f1eb17108>.
Parsing architecture <behavior> of entity <relational_5f1eb17108>.
Parsing entity <constant_cda50df78a>.
Parsing architecture <behavior> of entity <constant_cda50df78a>.
Parsing entity <constant_a7e2bb9e12>.
Parsing architecture <behavior> of entity <constant_a7e2bb9e12>.
Parsing entity <constant_e8ddc079e9>.
Parsing architecture <behavior> of entity <constant_e8ddc079e9>.
Parsing entity <constant_3a9a3daeb9>.
Parsing architecture <behavior> of entity <constant_3a9a3daeb9>.
Parsing entity <mux_5441ad2d93>.
Parsing architecture <behavior> of entity <mux_5441ad2d93>.
Parsing entity <counter_caa2b01eef>.
Parsing architecture <behavior> of entity <counter_caa2b01eef>.
Parsing entity <constant_963ed6358a>.
Parsing architecture <behavior> of entity <constant_963ed6358a>.
Parsing entity <counter_26bd51c4ba>.
Parsing architecture <behavior> of entity <counter_26bd51c4ba>.
Parsing entity <mux_d99e59b6d4>.
Parsing architecture <behavior> of entity <mux_d99e59b6d4>.
Parsing entity <addsub_c13097e33e>.
Parsing architecture <behavior> of entity <addsub_c13097e33e>.
Parsing entity <concat_e27c8b361a>.
Parsing architecture <behavior> of entity <concat_e27c8b361a>.
Parsing entity <mux_1c9c15de9c>.
Parsing architecture <behavior> of entity <mux_1c9c15de9c>.
Parsing entity <concat_b11ec1c0d4>.
Parsing architecture <behavior> of entity <concat_b11ec1c0d4>.
Parsing entity <reinterpret_28b9ecc6fc>.
Parsing architecture <behavior> of entity <reinterpret_28b9ecc6fc>.
Parsing entity <xlpassthrough>.
Parsing architecture <passthrough_arch> of entity <xlpassthrough>.
Parsing entity <delay_09771002d6>.
Parsing architecture <behavior> of entity <delay_09771002d6>.
Parsing entity <concat_9769d05421>.
Parsing architecture <behavior> of entity <concat_9769d05421>.
Parsing entity <inverter_e2b989a05e>.
Parsing architecture <behavior> of entity <inverter_e2b989a05e>.
Parsing entity <delay_e2d047c154>.
Parsing architecture <behavior> of entity <delay_e2d047c154>.
Parsing entity <concat_1cf6dd7a8c>.
Parsing architecture <behavior> of entity <concat_1cf6dd7a8c>.
Parsing entity <mux_d10510a905>.
Parsing architecture <behavior> of entity <mux_d10510a905>.
Parsing entity <mux_5b4e0018fe>.
Parsing architecture <behavior> of entity <mux_5b4e0018fe>.
Parsing entity <concat_1d98d96b58>.
Parsing architecture <behavior> of entity <concat_1d98d96b58>.
Parsing entity <mux_4fe5face7f>.
Parsing architecture <behavior> of entity <mux_4fe5face7f>.
Parsing entity <concat_62c4475a80>.
Parsing architecture <behavior> of entity <concat_62c4475a80>.
Parsing entity <reinterpret_9a13f6a2a0>.
Parsing architecture <behavior> of entity <reinterpret_9a13f6a2a0>.
Parsing entity <delay_cf4f99539f>.
Parsing architecture <behavior> of entity <delay_cf4f99539f>.
Parsing entity <concat_8b51f4067b>.
Parsing architecture <behavior> of entity <concat_8b51f4067b>.
Parsing entity <reinterpret_7025463ea8>.
Parsing architecture <behavior> of entity <reinterpret_7025463ea8>.
Parsing entity <reinterpret_3f7e3674f6>.
Parsing architecture <behavior> of entity <reinterpret_3f7e3674f6>.
Parsing entity <concat_a369e00c6b>.
Parsing architecture <behavior> of entity <concat_a369e00c6b>.
Parsing entity <reinterpret_9a0fa0f632>.
Parsing architecture <behavior> of entity <reinterpret_9a0fa0f632>.
Parsing entity <reinterpret_63700884f5>.
Parsing architecture <behavior> of entity <reinterpret_63700884f5>.
Parsing entity <addsub_5da0e88a67>.
Parsing architecture <behavior> of entity <addsub_5da0e88a67>.
Parsing entity <xldpram_blast_0209_dds305>.
Parsing architecture <behavior> of entity <xldpram_blast_0209_dds305>.
Parsing entity <counter_ca85bf174a>.
Parsing architecture <behavior> of entity <counter_ca85bf174a>.
Parsing entity <concat_5a12f8f9be>.
Parsing architecture <behavior> of entity <concat_5a12f8f9be>.
Parsing entity <reinterpret_bc4405cd1e>.
Parsing architecture <behavior> of entity <reinterpret_bc4405cd1e>.
Parsing entity <xladdsub_blast_0209_dds305>.
Parsing architecture <behavior> of entity <xladdsub_blast_0209_dds305>.
Parsing entity <concat_a246e373e7>.
Parsing architecture <behavior> of entity <concat_a246e373e7>.
Parsing entity <concat_c615d93998>.
Parsing architecture <behavior> of entity <concat_c615d93998>.
Parsing entity <reinterpret_4a8cbc85ce>.
Parsing architecture <behavior> of entity <reinterpret_4a8cbc85ce>.
Parsing entity <constant_b366689086>.
Parsing architecture <behavior> of entity <constant_b366689086>.
Parsing entity <reinterpret_d357e69fa3>.
Parsing architecture <behavior> of entity <reinterpret_d357e69fa3>.
Parsing entity <reinterpret_d2180c9169>.
Parsing architecture <behavior> of entity <reinterpret_d2180c9169>.
Parsing entity <logical_b1e9d7c303>.
Parsing architecture <behavior> of entity <logical_b1e9d7c303>.
Parsing entity <logical_89dc141487>.
Parsing architecture <behavior> of entity <logical_89dc141487>.
Parsing entity <reinterpret_f661f8d9b7>.
Parsing architecture <behavior> of entity <reinterpret_f661f8d9b7>.
Parsing entity <concat_a0c7cd7a34>.
Parsing architecture <behavior> of entity <concat_a0c7cd7a34>.
Parsing entity <reinterpret_112d91c147>.
Parsing architecture <behavior> of entity <reinterpret_112d91c147>.
Parsing entity <reinterpret_86b044698f>.
Parsing architecture <behavior> of entity <reinterpret_86b044698f>.
Parsing entity <concat_f86ebb6084>.
Parsing architecture <behavior> of entity <concat_f86ebb6084>.
Parsing entity <concat_504cae28bd>.
Parsing architecture <behavior> of entity <concat_504cae28bd>.
Parsing entity <reinterpret_d610556e85>.
Parsing architecture <behavior> of entity <reinterpret_d610556e85>.
Parsing entity <relational_d930162434>.
Parsing architecture <behavior> of entity <relational_d930162434>.
Parsing entity <concat_2aea51ccde>.
Parsing architecture <behavior> of entity <concat_2aea51ccde>.
Parsing entity <scale_9f61027ba4>.
Parsing architecture <behavior> of entity <scale_9f61027ba4>.
Parsing entity <concat_bd20dd351d>.
Parsing architecture <behavior> of entity <concat_bd20dd351d>.
Parsing entity <reinterpret_9a54e08c7c>.
Parsing architecture <behavior> of entity <reinterpret_9a54e08c7c>.
Parsing entity <reinterpret_713b6c5d29>.
Parsing architecture <behavior> of entity <reinterpret_713b6c5d29>.
Parsing entity <reinterpret_81130c7f2d>.
Parsing architecture <behavior> of entity <reinterpret_81130c7f2d>.
Parsing entity <mux_ce20fdf7b8>.
Parsing architecture <behavior> of entity <mux_ce20fdf7b8>.
Parsing entity <concat_4822199898>.
Parsing architecture <behavior> of entity <concat_4822199898>.
Parsing entity <constant_4c449dd556>.
Parsing architecture <behavior> of entity <constant_4c449dd556>.
Parsing entity <delay_aab7b18c27>.
Parsing architecture <behavior> of entity <delay_aab7b18c27>.
Parsing entity <reinterpret_f21e7f2ddf>.
Parsing architecture <behavior> of entity <reinterpret_f21e7f2ddf>.
Parsing entity <delay_e4b9fcaf02>.
Parsing architecture <behavior> of entity <delay_e4b9fcaf02>.
Parsing entity <constant_b4ec9de7d1>.
Parsing architecture <behavior> of entity <constant_b4ec9de7d1>.
Parsing entity <constant_fd85eb7067>.
Parsing architecture <behavior> of entity <constant_fd85eb7067>.
Parsing entity <constant_4a391b9a0e>.
Parsing architecture <behavior> of entity <constant_4a391b9a0e>.
Parsing entity <mux_1bef4ba0e4>.
Parsing architecture <behavior> of entity <mux_1bef4ba0e4>.
Parsing entity <relational_6c3ee657fa>.
Parsing architecture <behavior> of entity <relational_6c3ee657fa>.
Parsing entity <relational_78eac2928d>.
Parsing architecture <behavior> of entity <relational_78eac2928d>.
Parsing entity <delay_4b00a70dea>.
Parsing architecture <behavior> of entity <delay_4b00a70dea>.
Parsing entity <delay_bdaf6c9e55>.
Parsing architecture <behavior> of entity <delay_bdaf6c9e55>.
Parsing entity <delay_a14e3dd1bd>.
Parsing architecture <behavior> of entity <delay_a14e3dd1bd>.
Parsing entity <delay_23d71a76f2>.
Parsing architecture <behavior> of entity <delay_23d71a76f2>.
Parsing entity <logical_0309b30f97>.
Parsing architecture <behavior> of entity <logical_0309b30f97>.
Parsing entity <mux_4bb6f691f7>.
Parsing architecture <behavior> of entity <mux_4bb6f691f7>.
Parsing entity <reinterpret_9306b5127f>.
Parsing architecture <behavior> of entity <reinterpret_9306b5127f>.
Parsing entity <negate_155cd8ddf7>.
Parsing architecture <behavior> of entity <negate_155cd8ddf7>.
Parsing entity <counter_f979a97db6>.
Parsing architecture <behavior> of entity <counter_f979a97db6>.
Parsing entity <delay_dbbe492743>.
Parsing architecture <behavior> of entity <delay_dbbe492743>.
Parsing entity <delay_43bd805056>.
Parsing architecture <behavior> of entity <delay_43bd805056>.
Parsing entity <delay_c462a80bee>.
Parsing architecture <behavior> of entity <delay_c462a80bee>.
Parsing entity <delay_328e8ebbb5>.
Parsing architecture <behavior> of entity <delay_328e8ebbb5>.
Parsing entity <mux_621a1c5abf>.
Parsing architecture <behavior> of entity <mux_621a1c5abf>.
Parsing entity <mux_181e58d842>.
Parsing architecture <behavior> of entity <mux_181e58d842>.
Parsing entity <reinterpret_a750fd4d0b>.
Parsing architecture <behavior> of entity <reinterpret_a750fd4d0b>.
Parsing entity <constant_b437b02512>.
Parsing architecture <behavior> of entity <constant_b437b02512>.
Parsing entity <constant_e8aae5d3bb>.
Parsing architecture <behavior> of entity <constant_e8aae5d3bb>.
Parsing entity <relational_54048c8b02>.
Parsing architecture <behavior> of entity <relational_54048c8b02>.
Parsing entity <relational_16235eb2bf>.
Parsing architecture <behavior> of entity <relational_16235eb2bf>.
Parsing entity <concat_9e724c4b50>.
Parsing architecture <behavior> of entity <concat_9e724c4b50>.
Parsing entity <concat_e6bc20c81b>.
Parsing architecture <behavior> of entity <concat_e6bc20c81b>.
Parsing entity <reinterpret_f0ca8483cb>.
Parsing architecture <behavior> of entity <reinterpret_f0ca8483cb>.
Parsing entity <reinterpret_c84451c80b>.
Parsing architecture <behavior> of entity <reinterpret_c84451c80b>.
Parsing entity <logical_fe87bb6ae4>.
Parsing architecture <behavior> of entity <logical_fe87bb6ae4>.
Parsing entity <concat_356a264444>.
Parsing architecture <behavior> of entity <concat_356a264444>.
Parsing entity <scale_97239b8ed2>.
Parsing architecture <behavior> of entity <scale_97239b8ed2>.
Parsing entity <reinterpret_299ca43e25>.
Parsing architecture <behavior> of entity <reinterpret_299ca43e25>.
Parsing entity <mux_46aae2a33a>.
Parsing architecture <behavior> of entity <mux_46aae2a33a>.
Parsing entity <concat_83820b2faf>.
Parsing architecture <behavior> of entity <concat_83820b2faf>.
Parsing entity <reinterpret_db4c53ade5>.
Parsing architecture <behavior> of entity <reinterpret_db4c53ade5>.
Parsing entity <constant_abbc1a37f3>.
Parsing architecture <behavior> of entity <constant_abbc1a37f3>.
Parsing entity <reinterpret_620dd01637>.
Parsing architecture <behavior> of entity <reinterpret_620dd01637>.
Parsing entity <reinterpret_ec14c62a89>.
Parsing architecture <behavior> of entity <reinterpret_ec14c62a89>.
Parsing entity <reinterpret_5b4829fb41>.
Parsing architecture <behavior> of entity <reinterpret_5b4829fb41>.
Parsing entity <delay_8e134646d3>.
Parsing architecture <behavior> of entity <delay_8e134646d3>.
Parsing entity <concat_b28df1ab2e>.
Parsing architecture <behavior> of entity <concat_b28df1ab2e>.
Parsing entity <reinterpret_892b735f0d>.
Parsing architecture <behavior> of entity <reinterpret_892b735f0d>.
Parsing entity <reinterpret_efdf1c3890>.
Parsing architecture <behavior> of entity <reinterpret_efdf1c3890>.
Parsing entity <concat_c3ccc04d1a>.
Parsing architecture <behavior> of entity <concat_c3ccc04d1a>.
Parsing entity <concat_56d57d2c92>.
Parsing architecture <behavior> of entity <concat_56d57d2c92>.
Parsing entity <addsub_4ded11ba54>.
Parsing architecture <behavior> of entity <addsub_4ded11ba54>.
Parsing entity <addsub_8dd4a43ef5>.
Parsing architecture <behavior> of entity <addsub_8dd4a43ef5>.
Parsing entity <mult_f295e5f0f2>.
Parsing architecture <behavior> of entity <mult_f295e5f0f2>.
Parsing entity <delay_2d0f74b2c1>.
Parsing architecture <behavior> of entity <delay_2d0f74b2c1>.
Parsing entity <concat_e6f5ee726b>.
Parsing architecture <behavior> of entity <concat_e6f5ee726b>.
Parsing entity <addsub_5e958c86e4>.
Parsing architecture <behavior> of entity <addsub_5e958c86e4>.
Parsing entity <concat_6160d7387c>.
Parsing architecture <behavior> of entity <concat_6160d7387c>.
Parsing entity <convert_pipeline>.
Parsing architecture <behavior> of entity <convert_pipeline>.
Parsing entity <xlconvert_pipeline>.
Parsing architecture <behavior> of entity <xlconvert_pipeline>.
Parsing entity <delay_fcebea29b9>.
Parsing architecture <behavior> of entity <delay_fcebea29b9>.
Parsing entity <delay_4ce33ca7e7>.
Parsing architecture <behavior> of entity <delay_4ce33ca7e7>.
Parsing entity <concat_4a9a9a25a3>.
Parsing architecture <behavior> of entity <concat_4a9a9a25a3>.
Parsing entity <delay_3ffe3e5660>.
Parsing architecture <behavior> of entity <delay_3ffe3e5660>.
Parsing entity <delay_b6092ad150>.
Parsing architecture <behavior> of entity <delay_b6092ad150>.
Parsing entity <negate_206b7f76d8>.
Parsing architecture <behavior> of entity <negate_206b7f76d8>.
Parsing entity <mux_1896e7760c>.
Parsing architecture <behavior> of entity <mux_1896e7760c>.
Parsing entity <delay_4e7d828d94>.
Parsing architecture <behavior> of entity <delay_4e7d828d94>.
Parsing entity <constant_95b0f967bc>.
Parsing architecture <behavior> of entity <constant_95b0f967bc>.
Parsing entity <xldpram_dist_blast_0209_dds305>.
Parsing architecture <behavior> of entity <xldpram_dist_blast_0209_dds305>.
Parsing entity <concat_cfdc93535e>.
Parsing architecture <behavior> of entity <concat_cfdc93535e>.
Parsing entity <reinterpret_2bd09900a1>.
Parsing architecture <behavior> of entity <reinterpret_2bd09900a1>.
Parsing entity <constant_180df391de>.
Parsing architecture <behavior> of entity <constant_180df391de>.
Parsing entity <constant_7244cd602b>.
Parsing architecture <behavior> of entity <constant_7244cd602b>.
Parsing entity <constant_7b07120b87>.
Parsing architecture <behavior> of entity <constant_7b07120b87>.
Parsing entity <relational_9a3978c602>.
Parsing architecture <behavior> of entity <relational_9a3978c602>.
Parsing entity <relational_23065a6aa3>.
Parsing architecture <behavior> of entity <relational_23065a6aa3>.
Parsing entity <concat_452c4d3410>.
Parsing architecture <behavior> of entity <concat_452c4d3410>.
Parsing entity <delay_6edcd04662>.
Parsing architecture <behavior> of entity <delay_6edcd04662>.
Parsing entity <delay_54d5af2115>.
Parsing architecture <behavior> of entity <delay_54d5af2115>.
Parsing entity <concat_949f038a6d>.
Parsing architecture <behavior> of entity <concat_949f038a6d>.
Parsing entity <reinterpret_696c37f787>.
Parsing architecture <behavior> of entity <reinterpret_696c37f787>.
Parsing entity <constant_a267c870be>.
Parsing architecture <behavior> of entity <constant_a267c870be>.
Parsing entity <constant_7ea0f2fff7>.
Parsing architecture <behavior> of entity <constant_7ea0f2fff7>.
Parsing entity <constant_961b61f8a1>.
Parsing architecture <behavior> of entity <constant_961b61f8a1>.
Parsing entity <relational_931d61fb72>.
Parsing architecture <behavior> of entity <relational_931d61fb72>.
Parsing entity <relational_fe487ce1c7>.
Parsing architecture <behavior> of entity <relational_fe487ce1c7>.
Parsing entity <concat_8f12c32de0>.
Parsing architecture <behavior> of entity <concat_8f12c32de0>.
Parsing entity <delay_4f82bd00e5>.
Parsing architecture <behavior> of entity <delay_4f82bd00e5>.
Parsing entity <delay_4ca77626c8>.
Parsing architecture <behavior> of entity <delay_4ca77626c8>.
Parsing entity <concat_cf540617d5>.
Parsing architecture <behavior> of entity <concat_cf540617d5>.
Parsing entity <xlsprom_blast_0209_dds305>.
Parsing architecture <behavior> of entity <xlsprom_blast_0209_dds305>.
Parsing entity <constant_582a3706dd>.
Parsing architecture <behavior> of entity <constant_582a3706dd>.
Parsing entity <constant_fe72737ca0>.
Parsing architecture <behavior> of entity <constant_fe72737ca0>.
Parsing entity <constant_ef0e2e5fc6>.
Parsing architecture <behavior> of entity <constant_ef0e2e5fc6>.
Parsing entity <relational_9ece3c8c4e>.
Parsing architecture <behavior> of entity <relational_9ece3c8c4e>.
Parsing entity <relational_dc5bc996c9>.
Parsing architecture <behavior> of entity <relational_dc5bc996c9>.
Parsing entity <concat_2b3acb49f4>.
Parsing architecture <behavior> of entity <concat_2b3acb49f4>.
Parsing entity <concat_ae3f02567e>.
Parsing architecture <behavior> of entity <concat_ae3f02567e>.
Parsing entity <delay_38f665f8aa>.
Parsing architecture <behavior> of entity <delay_38f665f8aa>.
Parsing entity <delay_b096bcf164>.
Parsing architecture <behavior> of entity <delay_b096bcf164>.
Parsing entity <concat_ac785d9b37>.
Parsing architecture <behavior> of entity <concat_ac785d9b37>.
Parsing entity <reinterpret_c4fa12acb5>.
Parsing architecture <behavior> of entity <reinterpret_c4fa12acb5>.
Parsing entity <constant_67ad97ca70>.
Parsing architecture <behavior> of entity <constant_67ad97ca70>.
Parsing entity <constant_145086465d>.
Parsing architecture <behavior> of entity <constant_145086465d>.
Parsing entity <relational_4d3cfceaf4>.
Parsing architecture <behavior> of entity <relational_4d3cfceaf4>.
Parsing entity <concat_2dc093ca7a>.
Parsing architecture <behavior> of entity <concat_2dc093ca7a>.
Parsing entity <concat_75261c7c53>.
Parsing architecture <behavior> of entity <concat_75261c7c53>.
Parsing entity <delay_da3bb0b159>.
Parsing architecture <behavior> of entity <delay_da3bb0b159>.
Parsing entity <delay_0b18d34058>.
Parsing architecture <behavior> of entity <delay_0b18d34058>.
Parsing entity <concat_c6a9b6687e>.
Parsing architecture <behavior> of entity <concat_c6a9b6687e>.
Parsing entity <constant_a1c496ea88>.
Parsing architecture <behavior> of entity <constant_a1c496ea88>.
Parsing entity <constant_822933f89b>.
Parsing architecture <behavior> of entity <constant_822933f89b>.
Parsing entity <constant_469094441c>.
Parsing architecture <behavior> of entity <constant_469094441c>.
Parsing entity <relational_8fc7f5539b>.
Parsing architecture <behavior> of entity <relational_8fc7f5539b>.
Parsing entity <relational_47b317dab6>.
Parsing architecture <behavior> of entity <relational_47b317dab6>.
Parsing entity <delay_0c0a0420a6>.
Parsing architecture <behavior> of entity <delay_0c0a0420a6>.
Parsing entity <delay_0341f7be44>.
Parsing architecture <behavior> of entity <delay_0341f7be44>.
Parsing entity <concat_eb5f1ca7f9>.
Parsing architecture <behavior> of entity <concat_eb5f1ca7f9>.
Parsing entity <concat_dc245eb1d2>.
Parsing architecture <behavior> of entity <concat_dc245eb1d2>.
Parsing entity <delay_8a9e828e57>.
Parsing architecture <behavior> of entity <delay_8a9e828e57>.
Parsing entity <delay_9066adfc41>.
Parsing architecture <behavior> of entity <delay_9066adfc41>.
Parsing entity <concat_83e473517e>.
Parsing architecture <behavior> of entity <concat_83e473517e>.
Parsing entity <delay_38898c80c0>.
Parsing architecture <behavior> of entity <delay_38898c80c0>.
Parsing entity <relational_f9928864ea>.
Parsing architecture <behavior> of entity <relational_f9928864ea>.
Parsing entity <concat_7673b9b993>.
Parsing architecture <behavior> of entity <concat_7673b9b993>.
Parsing entity <concat_f62149b02a>.
Parsing architecture <behavior> of entity <concat_f62149b02a>.
Parsing entity <delay_23f848c85b>.
Parsing architecture <behavior> of entity <delay_23f848c85b>.
Parsing entity <concat_1ece14600f>.
Parsing architecture <behavior> of entity <concat_1ece14600f>.
Parsing entity <counter_223a0f3237>.
Parsing architecture <behavior> of entity <counter_223a0f3237>.
Parsing entity <reinterpret_b754317574>.
Parsing architecture <behavior> of entity <reinterpret_b754317574>.
Parsing entity <constant_f1ac4bddff>.
Parsing architecture <behavior> of entity <constant_f1ac4bddff>.
Parsing entity <constant_498bc68c14>.
Parsing architecture <behavior> of entity <constant_498bc68c14>.
Parsing entity <relational_0ffd72e037>.
Parsing architecture <behavior> of entity <relational_0ffd72e037>.
Parsing entity <mux_57bd0e235a>.
Parsing architecture <behavior> of entity <mux_57bd0e235a>.
Parsing entity <delay_6104cbef7a>.
Parsing architecture <behavior> of entity <delay_6104cbef7a>.
Parsing entity <delay_a99984b20e>.
Parsing architecture <behavior> of entity <delay_a99984b20e>.
Parsing entity <delay_06829f1faf>.
Parsing architecture <behavior> of entity <delay_06829f1faf>.
Parsing entity <relational_011282df9a>.
Parsing architecture <behavior> of entity <relational_011282df9a>.
Parsing entity <reinterpret_60ea556961>.
Parsing architecture <behavior> of entity <reinterpret_60ea556961>.
Parsing entity <concat_402eae042e>.
Parsing architecture <behavior> of entity <concat_402eae042e>.
Parsing entity <reinterpret_0ad37a7234>.
Parsing architecture <behavior> of entity <reinterpret_0ad37a7234>.
Parsing entity <addsub_5a709f11ce>.
Parsing architecture <behavior> of entity <addsub_5a709f11ce>.
Parsing entity <addsub_5e87370976>.
Parsing architecture <behavior> of entity <addsub_5e87370976>.
Parsing entity <mult_4d389c6c89>.
Parsing architecture <behavior> of entity <mult_4d389c6c89>.
Parsing entity <mux_b0d8099706>.
Parsing architecture <behavior> of entity <mux_b0d8099706>.
Parsing entity <concat_ed1960f5a8>.
Parsing architecture <behavior> of entity <concat_ed1960f5a8>.
Parsing entity <reinterpret_c3c0e847be>.
Parsing architecture <behavior> of entity <reinterpret_c3c0e847be>.
Parsing entity <delay_bd0ba063eb>.
Parsing architecture <behavior> of entity <delay_bd0ba063eb>.
Parsing entity <delay_14a6a51cbc>.
Parsing architecture <behavior> of entity <delay_14a6a51cbc>.
Parsing entity <constant_df65ba8bae>.
Parsing architecture <behavior> of entity <constant_df65ba8bae>.
Parsing entity <constant_190b65ebff>.
Parsing architecture <behavior> of entity <constant_190b65ebff>.
Parsing entity <relational_01718d4f17>.
Parsing architecture <behavior> of entity <relational_01718d4f17>.
Parsing entity <concat_f2f6490a28>.
Parsing architecture <behavior> of entity <concat_f2f6490a28>.
Parsing entity <delay_7439478232>.
Parsing architecture <behavior> of entity <delay_7439478232>.
Parsing entity <delay_e18fb31a3d>.
Parsing architecture <behavior> of entity <delay_e18fb31a3d>.
Parsing entity <mux_c839fa4342>.
Parsing architecture <behavior> of entity <mux_c839fa4342>.
Parsing entity <counter_0009e314f5>.
Parsing architecture <behavior> of entity <counter_0009e314f5>.
Parsing entity <concat_1d665a7331>.
Parsing architecture <behavior> of entity <concat_1d665a7331>.
Parsing entity <delay_87cc993d41>.
Parsing architecture <behavior> of entity <delay_87cc993d41>.
Parsing entity <shift_892c2104f7>.
Parsing architecture <behavior> of entity <shift_892c2104f7>.
Parsing entity <constant_7e2444d802>.
Parsing architecture <behavior> of entity <constant_7e2444d802>.
Parsing entity <logical_89333b145c>.
Parsing architecture <behavior> of entity <logical_89333b145c>.
Parsing entity <xlmult_blast_0209_dds305>.
Parsing architecture <behavior> of entity <xlmult_blast_0209_dds305>.
Parsing entity <concat_20d00231a3>.
Parsing architecture <behavior> of entity <concat_20d00231a3>.
Parsing entity <delay_cdadd4d72d>.
Parsing architecture <behavior> of entity <delay_cdadd4d72d>.
Parsing entity <shift_1849b165de>.
Parsing architecture <behavior> of entity <shift_1849b165de>.
Parsing entity <concat_1658f5c814>.
Parsing architecture <behavior> of entity <concat_1658f5c814>.
Parsing entity <mux_fe93adb3c8>.
Parsing architecture <behavior> of entity <mux_fe93adb3c8>.
Parsing entity <delay_93ae8f3a04>.
Parsing architecture <behavior> of entity <delay_93ae8f3a04>.
Parsing entity <mux_387191112d>.
Parsing architecture <behavior> of entity <mux_387191112d>.
Parsing entity <concat_2b477872fe>.
Parsing architecture <behavior> of entity <concat_2b477872fe>.
Parsing entity <reinterpret_a106f99236>.
Parsing architecture <behavior> of entity <reinterpret_a106f99236>.
Parsing entity <xlcounter_limit_blast_0209_dds305>.
Parsing architecture <behavior> of entity <xlcounter_limit_blast_0209_dds305>.
Parsing entity <concat_b57c4be2de>.
Parsing architecture <behavior> of entity <concat_b57c4be2de>.
Parsing entity <reinterpret_3fb4604c01>.
Parsing architecture <behavior> of entity <reinterpret_3fb4604c01>.
Parsing entity <mult_24652a115f>.
Parsing architecture <behavior> of entity <mult_24652a115f>.
Parsing entity <concat_6188124172>.
Parsing architecture <behavior> of entity <concat_6188124172>.
Parsing entity <reinterpret_4bf1ad328a>.
Parsing architecture <behavior> of entity <reinterpret_4bf1ad328a>.
Parsing entity <scale_a83099c230>.
Parsing architecture <behavior> of entity <scale_a83099c230>.
Parsing entity <concat_c9ea4507fb>.
Parsing architecture <behavior> of entity <concat_c9ea4507fb>.
Parsing entity <concat_d2bebd35da>.
Parsing architecture <behavior> of entity <concat_d2bebd35da>.
Parsing entity <concat_c8cd4b9ca8>.
Parsing architecture <behavior> of entity <concat_c8cd4b9ca8>.
Parsing entity <concat_e3400f48bc>.
Parsing architecture <behavior> of entity <concat_e3400f48bc>.
Parsing entity <concat_0b00b25e49>.
Parsing architecture <behavior> of entity <concat_0b00b25e49>.
Parsing entity <concat_ab12067065>.
Parsing architecture <behavior> of entity <concat_ab12067065>.
Parsing entity <concat_ad8008664e>.
Parsing architecture <behavior> of entity <concat_ad8008664e>.
Parsing entity <constant_24fe963a89>.
Parsing architecture <behavior> of entity <constant_24fe963a89>.
Parsing entity <counter_5c641735c7>.
Parsing architecture <behavior> of entity <counter_5c641735c7>.
Parsing entity <relational_7f67627fe4>.
Parsing architecture <behavior> of entity <relational_7f67627fe4>.
Parsing entity <constant_e054d850c5>.
Parsing architecture <behavior> of entity <constant_e054d850c5>.
Parsing entity <relational_acb3c05dd0>.
Parsing architecture <behavior> of entity <relational_acb3c05dd0>.
Parsing entity <constant_a7b85580da>.
Parsing architecture <behavior> of entity <constant_a7b85580da>.
Parsing entity <concat_a1e3f9e7e9>.
Parsing architecture <behavior> of entity <concat_a1e3f9e7e9>.
Parsing entity <shift_07a28c25d6>.
Parsing architecture <behavior> of entity <shift_07a28c25d6>.
Parsing entity <relational_e415e473bb>.
Parsing architecture <behavior> of entity <relational_e415e473bb>.
Parsing entity <accum_30e7444a38>.
Parsing architecture <behavior> of entity <accum_30e7444a38>.
Parsing entity <constant_c392aa8a91>.
Parsing architecture <behavior> of entity <constant_c392aa8a91>.
Parsing entity <delay_2f957c0904>.
Parsing architecture <behavior> of entity <delay_2f957c0904>.
Parsing entity <delay_20c73969ef>.
Parsing architecture <behavior> of entity <delay_20c73969ef>.
Parsing entity <delay_920dce5cac>.
Parsing architecture <behavior> of entity <delay_920dce5cac>.
Parsing entity <delay_c53de546ea>.
Parsing architecture <behavior> of entity <delay_c53de546ea>.
Parsing entity <mux_81f00cece7>.
Parsing architecture <behavior> of entity <mux_81f00cece7>.
Parsing entity <mux_674531f69e>.
Parsing architecture <behavior> of entity <mux_674531f69e>.
Parsing entity <mux_6ec07dbeb8>.
Parsing architecture <behavior> of entity <mux_6ec07dbeb8>.
Parsing entity <mux_c7fc178374>.
Parsing architecture <behavior> of entity <mux_c7fc178374>.
Parsing entity <mux_a837cccb97>.
Parsing architecture <behavior> of entity <mux_a837cccb97>.
Parsing entity <relational_a4ff7b3f59>.
Parsing architecture <behavior> of entity <relational_a4ff7b3f59>.
Parsing entity <counter_2943023fcf>.
Parsing architecture <behavior> of entity <counter_2943023fcf>.
Parsing entity <c_to_ri8_entity_c11f4b42df>.
Parsing architecture <structural> of entity <c_to_ri8_entity_c11f4b42df>.
Parsing entity <ri_to_c_entity_c77832b36a>.
Parsing architecture <structural> of entity <ri_to_c_entity_c77832b36a>.
Parsing entity <x12to0_entity_c0fc6704db>.
Parsing architecture <structural> of entity <x12to0_entity_c0fc6704db>.
Parsing entity <delay_bram_entity_b9a19993ed>.
Parsing architecture <structural> of entity <delay_bram_entity_b9a19993ed>.
Parsing entity <posedge_entity_3c635beefd>.
Parsing architecture <structural> of entity <posedge_entity_3c635beefd>.
Parsing entity <pulse_ext_entity_db3ef11f2b>.
Parsing architecture <structural> of entity <pulse_ext_entity_db3ef11f2b>.
Parsing entity <ia_entity_ab92225e81>.
Parsing architecture <structural> of entity <ia_entity_ab92225e81>.
Parsing entity <edge_detect1_entity_a1c15fd7db>.
Parsing architecture <structural> of entity <edge_detect1_entity_a1c15fd7db>.
Parsing entity <qdr0_entity_d441e1a7c0>.
Parsing architecture <structural> of entity <qdr0_entity_d441e1a7c0>.
Parsing entity <qdr1_entity_acdff3db75>.
Parsing architecture <structural> of entity <qdr1_entity_acdff3db75>.
Parsing entity <we_qdr_entity_c92134ab7a>.
Parsing architecture <structural> of entity <we_qdr_entity_c92134ab7a>.
Parsing entity <qdr_lut_entity_36237efa01>.
Parsing architecture <structural> of entity <qdr_lut_entity_36237efa01>.
Parsing entity <edge_detect_entity_27b9bc22ff>.
Parsing architecture <structural> of entity <edge_detect_entity_27b9bc22ff>.
Parsing entity <add_gen_entity_9a8e3b8d33>.
Parsing architecture <structural> of entity <add_gen_entity_9a8e3b8d33>.
Parsing entity <dram_munge_entity_9ed6f8ea3d>.
Parsing architecture <structural> of entity <dram_munge_entity_9ed6f8ea3d>.
Parsing entity <basic_ctrl_entity_735d6524c5>.
Parsing architecture <structural> of entity <basic_ctrl_entity_735d6524c5>.
Parsing entity <calc_add_entity_bd3853bc75>.
Parsing architecture <structural> of entity <calc_add_entity_bd3853bc75>.
Parsing entity <join_entity_628a03ad90>.
Parsing architecture <structural> of entity <join_entity_628a03ad90>.
Parsing entity <split_entity_23fd67f277>.
Parsing architecture <structural> of entity <split_entity_23fd67f277>.
Parsing entity <munge_in_entity_bfbd9f3801>.
Parsing architecture <structural> of entity <munge_in_entity_bfbd9f3801>.
Parsing entity <bram_entity_14100e7e22>.
Parsing architecture <structural> of entity <bram_entity_14100e7e22>.
Parsing entity <ctrl_entity_8c23256422>.
Parsing architecture <structural> of entity <ctrl_entity_8c23256422>.
Parsing entity <status_entity_1610992e91>.
Parsing architecture <structural> of entity <status_entity_1610992e91>.
Parsing entity <accum_snap_entity_c908e90a25>.
Parsing architecture <structural> of entity <accum_snap_entity_c908e90a25>.
Parsing entity <conv_entity_33e4e5654a>.
Parsing architecture <structural> of entity <conv_entity_33e4e5654a>.
Parsing entity <adc_mkid_entity_aa08432fe2>.
Parsing architecture <structural> of entity <adc_mkid_entity_aa08432fe2>.
Parsing entity <add_gen_entity_6b4e2cb58b>.
Parsing architecture <structural> of entity <add_gen_entity_6b4e2cb58b>.
Parsing entity <dram_munge_entity_cb5befed27>.
Parsing architecture <structural> of entity <dram_munge_entity_cb5befed27>.
Parsing entity <basic_ctrl_entity_ca2b1806d1>.
Parsing architecture <structural> of entity <basic_ctrl_entity_ca2b1806d1>.
Parsing entity <calc_add_entity_ac7ea3e703>.
Parsing architecture <structural> of entity <calc_add_entity_ac7ea3e703>.
Parsing entity <join_entity_aefcecb885>.
Parsing architecture <structural> of entity <join_entity_aefcecb885>.
Parsing entity <split_entity_2d71950948>.
Parsing architecture <structural> of entity <split_entity_2d71950948>.
Parsing entity <munge_in_entity_b453ddae89>.
Parsing architecture <structural> of entity <munge_in_entity_b453ddae89>.
Parsing entity <bram_entity_e0a701a102>.
Parsing architecture <structural> of entity <bram_entity_e0a701a102>.
Parsing entity <ctrl_entity_69255d7c25>.
Parsing architecture <structural> of entity <ctrl_entity_69255d7c25>.
Parsing entity <adc_snap_entity_7e674f563c>.
Parsing architecture <structural> of entity <adc_snap_entity_7e674f563c>.
Parsing entity <adc_snap_trig_entity_fe125d08a4>.
Parsing architecture <structural> of entity <adc_snap_trig_entity_fe125d08a4>.
Parsing entity <bins_entity_ba5c42e40f>.
Parsing architecture <structural> of entity <bins_entity_ba5c42e40f>.
Parsing entity <bus_create1_entity_e98d453ec1>.
Parsing architecture <structural> of entity <bus_create1_entity_e98d453ec1>.
Parsing entity <bus_create5_entity_bdb10f7b98>.
Parsing architecture <structural> of entity <bus_create5_entity_bdb10f7b98>.
Parsing entity <bus_create7_entity_53d16b4e65>.
Parsing architecture <structural> of entity <bus_create7_entity_53d16b4e65>.
Parsing entity <c_to_ri3_entity_f97ac79861>.
Parsing architecture <structural> of entity <c_to_ri3_entity_f97ac79861>.
Parsing entity <c_to_ri5_entity_9f5d726fc2>.
Parsing architecture <structural> of entity <c_to_ri5_entity_9f5d726fc2>.
Parsing entity <chan_select_entity_606dfa777f>.
Parsing architecture <structural> of entity <chan_select_entity_606dfa777f>.
Parsing entity <dac_mkid1_entity_70d3ed7c4a>.
Parsing architecture <structural> of entity <dac_mkid1_entity_70d3ed7c4a>.
Parsing entity <dac_reset_entity_a0b5aac069>.
Parsing architecture <structural> of entity <dac_reset_entity_a0b5aac069>.
Parsing entity <dds_shift_entity_9ba88dfbb1>.
Parsing architecture <structural> of entity <dds_shift_entity_9ba88dfbb1>.
Parsing entity <dds_shift0_entity_6ed64f8cf1>.
Parsing architecture <structural> of entity <dds_shift0_entity_6ed64f8cf1>.
Parsing entity <dds_shift2_entity_4845de00b1>.
Parsing architecture <structural> of entity <dds_shift2_entity_4845de00b1>.
Parsing entity <downselect18to16_entity_d5980b4ea3>.
Parsing architecture <structural> of entity <downselect18to16_entity_d5980b4ea3>.
Parsing entity <bus_create6_entity_ef895e22b0>.
Parsing architecture <structural> of entity <bus_create6_entity_ef895e22b0>.
Parsing entity <downselect19to1_entity_1db523393f>.
Parsing architecture <structural> of entity <downselect19to1_entity_1db523393f>.
Parsing entity <downselect19to2_entity_d210ed342f>.
Parsing architecture <structural> of entity <downselect19to2_entity_d210ed342f>.
Parsing entity <edge_detect1_entity_35b2158155>.
Parsing architecture <structural> of entity <edge_detect1_entity_35b2158155>.
Parsing entity <a_debus_entity_bf77508fb5>.
Parsing architecture <structural> of entity <a_debus_entity_bf77508fb5>.
Parsing entity <op_bussify_entity_fddd2d0f40>.
Parsing architecture <structural> of entity <op_bussify_entity_fddd2d0f40>.
Parsing entity <bus_add_entity_4767fca661>.
Parsing architecture <structural> of entity <bus_add_entity_4767fca661>.
Parsing entity <bussify_entity_11b23fca0f>.
Parsing architecture <structural> of entity <bussify_entity_11b23fca0f>.
Parsing entity <convert_entity_7ff6a030a9>.
Parsing architecture <structural> of entity <convert_entity_7ff6a030a9>.
Parsing entity <conv1_entity_03e97cef23>.
Parsing architecture <structural> of entity <conv1_entity_03e97cef23>.
Parsing entity <debus_entity_45804ad8a2>.
Parsing architecture <structural> of entity <debus_entity_45804ad8a2>.
Parsing entity <of_bussify_entity_fe2802e566>.
Parsing architecture <structural> of entity <of_bussify_entity_fe2802e566>.
Parsing entity <bus_convert_entity_7409b9461f>.
Parsing architecture <structural> of entity <bus_convert_entity_7409b9461f>.
Parsing entity <bus_expand_entity_bc75ac6922>.
Parsing architecture <structural> of entity <bus_expand_entity_bc75ac6922>.
Parsing entity <bussify_entity_e7f6ba03f8>.
Parsing architecture <structural> of entity <bussify_entity_e7f6ba03f8>.
Parsing entity <debus_entity_6999505c6e>.
Parsing architecture <structural> of entity <debus_entity_6999505c6e>.
Parsing entity <bus_norm0_entity_91c78e7339>.
Parsing architecture <structural> of entity <bus_norm0_entity_91c78e7339>.
Parsing entity <conv1_entity_33df48a456>.
Parsing architecture <structural> of entity <conv1_entity_33df48a456>.
Parsing entity <debus_entity_b4caf9c821>.
Parsing architecture <structural> of entity <debus_entity_b4caf9c821>.
Parsing entity <bus_norm1_entity_8de4ebb209>.
Parsing architecture <structural> of entity <bus_norm1_entity_8de4ebb209>.
Parsing entity <a_debus_entity_6a37884c38>.
Parsing architecture <structural> of entity <a_debus_entity_6a37884c38>.
Parsing entity <bussify_entity_0478673500>.
Parsing architecture <structural> of entity <bussify_entity_0478673500>.
Parsing entity <bus_relational_entity_887e6cafc5>.
Parsing architecture <structural> of entity <bus_relational_entity_887e6cafc5>.
Parsing entity <bussify_entity_ce5b4ef964>.
Parsing architecture <structural> of entity <bussify_entity_ce5b4ef964>.
Parsing entity <bus_scale_entity_0ce9e83edc>.
Parsing architecture <structural> of entity <bus_scale_entity_0ce9e83edc>.
Parsing entity <bus_sub_entity_0e9459bdda>.
Parsing architecture <structural> of entity <bus_sub_entity_0e9459bdda>.
Parsing entity <join_entity_a0b0a2fdf8>.
Parsing architecture <structural> of entity <join_entity_a0b0a2fdf8>.
Parsing entity <split_entity_923ced9d7c>.
Parsing architecture <structural> of entity <split_entity_923ced9d7c>.
Parsing entity <munge_entity_c2eb754908>.
Parsing architecture <structural> of entity <munge_entity_c2eb754908>.
Parsing entity <d_bussify_entity_777dde2e60>.
Parsing architecture <structural> of entity <d_bussify_entity_777dde2e60>.
Parsing entity <expand0_entity_4270fc979f>.
Parsing architecture <structural> of entity <expand0_entity_4270fc979f>.
Parsing entity <sel_expand_entity_9d71ebeaba>.
Parsing architecture <structural> of entity <sel_expand_entity_9d71ebeaba>.
Parsing entity <mux_entity_81cd61368e>.
Parsing architecture <structural> of entity <mux_entity_81cd61368e>.
Parsing entity <shift_replicate_entity_9141b1bb8a>.
Parsing architecture <structural> of entity <shift_replicate_entity_9141b1bb8a>.
Parsing entity <butterfly_direct_entity_657f4166d6>.
Parsing architecture <structural> of entity <butterfly_direct_entity_657f4166d6>.
Parsing entity <debus_addr_entity_1f13b6eebb>.
Parsing architecture <structural> of entity <debus_addr_entity_1f13b6eebb>.
Parsing entity <debus_din_entity_5e9f234dee>.
Parsing architecture <structural> of entity <debus_din_entity_5e9f234dee>.
Parsing entity <debus_we_entity_e05f42feb5>.
Parsing architecture <structural> of entity <debus_we_entity_e05f42feb5>.
Parsing entity <din_bussify_entity_e7e03fab4e>.
Parsing architecture <structural> of entity <din_bussify_entity_e7e03fab4e>.
Parsing entity <bussify_entity_a41968e20a>.
Parsing architecture <structural> of entity <bussify_entity_a41968e20a>.
Parsing entity <rep_addr_entity_4a6e1c122f>.
Parsing architecture <structural> of entity <rep_addr_entity_4a6e1c122f>.
Parsing entity <rep_we_entity_d654f5a305>.
Parsing architecture <structural> of entity <rep_we_entity_d654f5a305>.
Parsing entity <delay0_entity_4e9c813227>.
Parsing architecture <structural> of entity <delay0_entity_4e9c813227>.
Parsing entity <sync_delay_entity_4ebbf87830>.
Parsing architecture <structural> of entity <sync_delay_entity_4ebbf87830>.
Parsing entity <fft_stage_1_entity_78d32969e0>.
Parsing architecture <structural> of entity <fft_stage_1_entity_78d32969e0>.
Parsing entity <bus_create_entity_75d19a8d19>.
Parsing architecture <structural> of entity <bus_create_entity_75d19a8d19>.
Parsing entity <bus_expand_entity_1d9a063174>.
Parsing architecture <structural> of entity <bus_expand_entity_1d9a063174>.
Parsing entity <munge_in_entity_529919d792>.
Parsing architecture <structural> of entity <munge_in_entity_529919d792>.
Parsing entity <bussify_entity_9aca29ce8b>.
Parsing architecture <structural> of entity <bussify_entity_9aca29ce8b>.
Parsing entity <debus_entity_8ef40c3e57>.
Parsing architecture <structural> of entity <debus_entity_8ef40c3e57>.
Parsing entity <negate_entity_6d4d2da192>.
Parsing architecture <structural> of entity <negate_entity_6d4d2da192>.
Parsing entity <twiddle_entity_c41bf9e709>.
Parsing architecture <structural> of entity <twiddle_entity_c41bf9e709>.
Parsing entity <butterfly_direct_entity_04af6a28ea>.
Parsing architecture <structural> of entity <butterfly_direct_entity_04af6a28ea>.
Parsing entity <debus_addr_entity_4e5ee9afbf>.
Parsing architecture <structural> of entity <debus_addr_entity_4e5ee9afbf>.
Parsing entity <bussify_entity_d8ca0be860>.
Parsing architecture <structural> of entity <bussify_entity_d8ca0be860>.
Parsing entity <rep_addr_entity_106d22a3ef>.
Parsing architecture <structural> of entity <rep_addr_entity_106d22a3ef>.
Parsing entity <delay0_entity_f330dd7374>.
Parsing architecture <structural> of entity <delay0_entity_f330dd7374>.
Parsing entity <sync_delay_entity_ab804e5baf>.
Parsing architecture <structural> of entity <sync_delay_entity_ab804e5baf>.
Parsing entity <fft_stage_2_entity_d4ca9e250d>.
Parsing architecture <structural> of entity <fft_stage_2_entity_d4ca9e250d>.
Parsing entity <b_debus_entity_e29545b07e>.
Parsing architecture <structural> of entity <b_debus_entity_e29545b07e>.
Parsing entity <op_bussify_entity_1b33d614c1>.
Parsing architecture <structural> of entity <op_bussify_entity_1b33d614c1>.
Parsing entity <bus_add_entity_6a0ce06054>.
Parsing architecture <structural> of entity <bus_add_entity_6a0ce06054>.
Parsing entity <convert_entity_b0eb06104d>.
Parsing architecture <structural> of entity <convert_entity_b0eb06104d>.
Parsing entity <conv1_entity_1cba996f95>.
Parsing architecture <structural> of entity <conv1_entity_1cba996f95>.
Parsing entity <debus_entity_2b4e3ffb67>.
Parsing architecture <structural> of entity <debus_entity_2b4e3ffb67>.
Parsing entity <bus_convert_entity_5667cece5a>.
Parsing architecture <structural> of entity <bus_convert_entity_5667cece5a>.
Parsing entity <bussify_entity_30412835c0>.
Parsing architecture <structural> of entity <bussify_entity_30412835c0>.
Parsing entity <debus_entity_1e2bf1f385>.
Parsing architecture <structural> of entity <debus_entity_1e2bf1f385>.
Parsing entity <bus_norm0_entity_f230e61519>.
Parsing architecture <structural> of entity <bus_norm0_entity_f230e61519>.
Parsing entity <conv1_entity_891e05b198>.
Parsing architecture <structural> of entity <conv1_entity_891e05b198>.
Parsing entity <bus_norm1_entity_21ef0b3243>.
Parsing architecture <structural> of entity <bus_norm1_entity_21ef0b3243>.
Parsing entity <bus_scale_entity_0129abca9b>.
Parsing architecture <structural> of entity <bus_scale_entity_0129abca9b>.
Parsing entity <bus_sub_entity_edf18c6fe0>.
Parsing architecture <structural> of entity <bus_sub_entity_edf18c6fe0>.
Parsing entity <d_bussify_entity_20d142e1df>.
Parsing architecture <structural> of entity <d_bussify_entity_20d142e1df>.
Parsing entity <expand0_entity_9ae716e1b8>.
Parsing architecture <structural> of entity <expand0_entity_9ae716e1b8>.
Parsing entity <mux_entity_164cb2e572>.
Parsing architecture <structural> of entity <mux_entity_164cb2e572>.
Parsing entity <conv1_entity_991024a798>.
Parsing architecture <structural> of entity <conv1_entity_991024a798>.
Parsing entity <debus_entity_fc5440beb5>.
Parsing architecture <structural> of entity <debus_entity_fc5440beb5>.
Parsing entity <bus_convert_entity_d16c506498>.
Parsing architecture <structural> of entity <bus_convert_entity_d16c506498>.
Parsing entity <bus_create_entity_be2599d89f>.
Parsing architecture <structural> of entity <bus_create_entity_be2599d89f>.
Parsing entity <bus_expand_entity_80976a8778>.
Parsing architecture <structural> of entity <bus_expand_entity_80976a8778>.
Parsing entity <bus_expand1_entity_d3e88f3964>.
Parsing architecture <structural> of entity <bus_expand1_entity_d3e88f3964>.
Parsing entity <a_b_bussify_entity_71dd029c76>.
Parsing architecture <structural> of entity <a_b_bussify_entity_71dd029c76>.
Parsing entity <a_expand_entity_668866a5ac>.
Parsing architecture <structural> of entity <a_expand_entity_668866a5ac>.
Parsing entity <bussify_entity_d9a6b81124>.
Parsing architecture <structural> of entity <bussify_entity_d9a6b81124>.
Parsing entity <a_replicate_entity_5a04bf0c6b>.
Parsing architecture <structural> of entity <a_replicate_entity_5a04bf0c6b>.
Parsing entity <ri_to_c_entity_e808517350>.
Parsing architecture <structural> of entity <ri_to_c_entity_e808517350>.
Parsing entity <mult1_entity_940b1da532>.
Parsing architecture <structural> of entity <mult1_entity_940b1da532>.
Parsing entity <repa_entity_534ad08dcd>.
Parsing architecture <structural> of entity <repa_entity_534ad08dcd>.
Parsing entity <bus_mult_entity_99e641fc1a>.
Parsing architecture <structural> of entity <bus_mult_entity_99e641fc1a>.
Parsing entity <bit_reverse_entity_a8626f0d65>.
Parsing architecture <structural> of entity <bit_reverse_entity_a8626f0d65>.
Parsing entity <add_convert0_entity_5c4dc4f778>.
Parsing architecture <structural> of entity <add_convert0_entity_5c4dc4f778>.
Parsing entity <add_convert1_entity_32af6ac1fb>.
Parsing architecture <structural> of entity <add_convert1_entity_32af6ac1fb>.
Parsing entity <invert0_entity_bffa0fbbf2>.
Parsing architecture <structural> of entity <invert0_entity_bffa0fbbf2>.
Parsing entity <invert1_entity_7db6e4373c>.
Parsing architecture <structural> of entity <invert1_entity_7db6e4373c>.
Parsing entity <cosin_entity_ff94cb6096>.
Parsing architecture <structural> of entity <cosin_entity_ff94cb6096>.
Parsing entity <ri_to_c_entity_59e96c1799>.
Parsing architecture <structural> of entity <ri_to_c_entity_59e96c1799>.
Parsing entity <coeff_gen_entity_95510c8444>.
Parsing architecture <structural> of entity <coeff_gen_entity_95510c8444>.
Parsing entity <twiddle_entity_ae5fcdd7de>.
Parsing architecture <structural> of entity <twiddle_entity_ae5fcdd7de>.
Parsing entity <butterfly_direct_entity_575bbeba13>.
Parsing architecture <structural> of entity <butterfly_direct_entity_575bbeba13>.
Parsing entity <debus_addr_entity_7acd9b22ba>.
Parsing architecture <structural> of entity <debus_addr_entity_7acd9b22ba>.
Parsing entity <bussify_entity_ca885bddcd>.
Parsing architecture <structural> of entity <bussify_entity_ca885bddcd>.
Parsing entity <rep_addr_entity_ee7184eba3>.
Parsing architecture <structural> of entity <rep_addr_entity_ee7184eba3>.
Parsing entity <delay0_entity_3ad8ac2405>.
Parsing architecture <structural> of entity <delay0_entity_3ad8ac2405>.
Parsing entity <sync_delay_entity_15be004b30>.
Parsing architecture <structural> of entity <sync_delay_entity_15be004b30>.
Parsing entity <fft_stage_3_entity_0af81251ad>.
Parsing architecture <structural> of entity <fft_stage_3_entity_0af81251ad>.
Parsing entity <bit_reverse_entity_d85094c94e>.
Parsing architecture <structural> of entity <bit_reverse_entity_d85094c94e>.
Parsing entity <add_convert0_entity_47713e93dd>.
Parsing architecture <structural> of entity <add_convert0_entity_47713e93dd>.
Parsing entity <add_convert1_entity_327068453e>.
Parsing architecture <structural> of entity <add_convert1_entity_327068453e>.
Parsing entity <cosin_entity_44b56340f4>.
Parsing architecture <structural> of entity <cosin_entity_44b56340f4>.
Parsing entity <coeff_gen_entity_cb4ca3b38d>.
Parsing architecture <structural> of entity <coeff_gen_entity_cb4ca3b38d>.
Parsing entity <twiddle_entity_97adb67e05>.
Parsing architecture <structural> of entity <twiddle_entity_97adb67e05>.
Parsing entity <butterfly_direct_entity_fcc8f19a98>.
Parsing architecture <structural> of entity <butterfly_direct_entity_fcc8f19a98>.
Parsing entity <debus_addr_entity_54727bb654>.
Parsing architecture <structural> of entity <debus_addr_entity_54727bb654>.
Parsing entity <bussify_entity_d825c75cf5>.
Parsing architecture <structural> of entity <bussify_entity_d825c75cf5>.
Parsing entity <rep_addr_entity_920838da77>.
Parsing architecture <structural> of entity <rep_addr_entity_920838da77>.
Parsing entity <delay0_entity_85e00c3ec3>.
Parsing architecture <structural> of entity <delay0_entity_85e00c3ec3>.
Parsing entity <sync_delay_entity_c5145c3b33>.
Parsing architecture <structural> of entity <sync_delay_entity_c5145c3b33>.
Parsing entity <fft_stage_4_entity_17fc9ab803>.
Parsing architecture <structural> of entity <fft_stage_4_entity_17fc9ab803>.
Parsing entity <bit_reverse_entity_300c77019d>.
Parsing architecture <structural> of entity <bit_reverse_entity_300c77019d>.
Parsing entity <add_convert0_entity_f0699125c8>.
Parsing architecture <structural> of entity <add_convert0_entity_f0699125c8>.
Parsing entity <add_convert1_entity_73affe343c>.
Parsing architecture <structural> of entity <add_convert1_entity_73affe343c>.
Parsing entity <cosin_entity_e4b1c02094>.
Parsing architecture <structural> of entity <cosin_entity_e4b1c02094>.
Parsing entity <coeff_gen_entity_84e6e74f3d>.
Parsing architecture <structural> of entity <coeff_gen_entity_84e6e74f3d>.
Parsing entity <twiddle_entity_be541281bb>.
Parsing architecture <structural> of entity <twiddle_entity_be541281bb>.
Parsing entity <butterfly_direct_entity_14c976f46c>.
Parsing architecture <structural> of entity <butterfly_direct_entity_14c976f46c>.
Parsing entity <bussify_entity_a4b4979f40>.
Parsing architecture <structural> of entity <bussify_entity_a4b4979f40>.
Parsing entity <rep_addr_entity_d90660300f>.
Parsing architecture <structural> of entity <rep_addr_entity_d90660300f>.
Parsing entity <delay0_entity_4feadad951>.
Parsing architecture <structural> of entity <delay0_entity_4feadad951>.
Parsing entity <sync_delay_entity_7501f87df2>.
Parsing architecture <structural> of entity <sync_delay_entity_7501f87df2>.
Parsing entity <fft_stage_5_entity_a6b30fa038>.
Parsing architecture <structural> of entity <fft_stage_5_entity_a6b30fa038>.
Parsing entity <bit_reverse_entity_9f9d5075cd>.
Parsing architecture <structural> of entity <bit_reverse_entity_9f9d5075cd>.
Parsing entity <add_convert0_entity_f2c6707f4c>.
Parsing architecture <structural> of entity <add_convert0_entity_f2c6707f4c>.
Parsing entity <add_convert1_entity_add300a92e>.
Parsing architecture <structural> of entity <add_convert1_entity_add300a92e>.
Parsing entity <cosin_entity_7f7a290170>.
Parsing architecture <structural> of entity <cosin_entity_7f7a290170>.
Parsing entity <coeff_gen_entity_27320ee008>.
Parsing architecture <structural> of entity <coeff_gen_entity_27320ee008>.
Parsing entity <twiddle_entity_910482d041>.
Parsing architecture <structural> of entity <twiddle_entity_910482d041>.
Parsing entity <butterfly_direct_entity_10b466e99f>.
Parsing architecture <structural> of entity <butterfly_direct_entity_10b466e99f>.
Parsing entity <debus_addr_entity_210b93ea07>.
Parsing architecture <structural> of entity <debus_addr_entity_210b93ea07>.
Parsing entity <bussify_entity_2091592d66>.
Parsing architecture <structural> of entity <bussify_entity_2091592d66>.
Parsing entity <rep_addr_entity_c6f734f44c>.
Parsing architecture <structural> of entity <rep_addr_entity_c6f734f44c>.
Parsing entity <delay0_entity_c37097b93b>.
Parsing architecture <structural> of entity <delay0_entity_c37097b93b>.
Parsing entity <sync_delay_entity_2ec45f70d1>.
Parsing architecture <structural> of entity <sync_delay_entity_2ec45f70d1>.
Parsing entity <fft_stage_6_entity_e9d7569f38>.
Parsing architecture <structural> of entity <fft_stage_6_entity_e9d7569f38>.
Parsing entity <bit_reverse_entity_7799c9b07c>.
Parsing architecture <structural> of entity <bit_reverse_entity_7799c9b07c>.
Parsing entity <add_convert0_entity_742c33e486>.
Parsing architecture <structural> of entity <add_convert0_entity_742c33e486>.
Parsing entity <add_convert1_entity_49975de6d6>.
Parsing architecture <structural> of entity <add_convert1_entity_49975de6d6>.
Parsing entity <cosin_entity_71cfdc8b5a>.
Parsing architecture <structural> of entity <cosin_entity_71cfdc8b5a>.
Parsing entity <coeff_gen_entity_7221d7d8bf>.
Parsing architecture <structural> of entity <coeff_gen_entity_7221d7d8bf>.
Parsing entity <twiddle_entity_f49445a934>.
Parsing architecture <structural> of entity <twiddle_entity_f49445a934>.
Parsing entity <butterfly_direct_entity_14168ecef8>.
Parsing architecture <structural> of entity <butterfly_direct_entity_14168ecef8>.
Parsing entity <delay0_entity_235cabad55>.
Parsing architecture <structural> of entity <delay0_entity_235cabad55>.
Parsing entity <sync_delay_entity_4f23709b00>.
Parsing architecture <structural> of entity <sync_delay_entity_4f23709b00>.
Parsing entity <fft_stage_7_entity_db28b77198>.
Parsing architecture <structural> of entity <fft_stage_7_entity_db28b77198>.
Parsing entity <bit_reverse_entity_e6ba48763a>.
Parsing architecture <structural> of entity <bit_reverse_entity_e6ba48763a>.
Parsing entity <add_convert0_entity_e6c9e0ce03>.
Parsing architecture <structural> of entity <add_convert0_entity_e6c9e0ce03>.
Parsing entity <add_convert1_entity_063cf31348>.
Parsing architecture <structural> of entity <add_convert1_entity_063cf31348>.
Parsing entity <cosin_entity_faeb28dcfe>.
Parsing architecture <structural> of entity <cosin_entity_faeb28dcfe>.
Parsing entity <coeff_gen_entity_ec7f4bebaa>.
Parsing architecture <structural> of entity <coeff_gen_entity_ec7f4bebaa>.
Parsing entity <twiddle_entity_04eb971662>.
Parsing architecture <structural> of entity <twiddle_entity_04eb971662>.
Parsing entity <butterfly_direct_entity_8b4aa7551b>.
Parsing architecture <structural> of entity <butterfly_direct_entity_8b4aa7551b>.
Parsing entity <delay0_entity_1fd45e7c06>.
Parsing architecture <structural> of entity <delay0_entity_1fd45e7c06>.
Parsing entity <sync_delay_entity_534f5f0987>.
Parsing architecture <structural> of entity <sync_delay_entity_534f5f0987>.
Parsing entity <fft_stage_8_entity_8a393a85bf>.
Parsing architecture <structural> of entity <fft_stage_8_entity_8a393a85bf>.
Parsing entity <bit_reverse_entity_abe4024644>.
Parsing architecture <structural> of entity <bit_reverse_entity_abe4024644>.
Parsing entity <add_convert0_entity_80bdc82036>.
Parsing architecture <structural> of entity <add_convert0_entity_80bdc82036>.
Parsing entity <add_convert1_entity_fb6c3ca57d>.
Parsing architecture <structural> of entity <add_convert1_entity_fb6c3ca57d>.
Parsing entity <cosin_entity_08df1f9618>.
Parsing architecture <structural> of entity <cosin_entity_08df1f9618>.
Parsing entity <coeff_gen_entity_71dc1950b7>.
Parsing architecture <structural> of entity <coeff_gen_entity_71dc1950b7>.
Parsing entity <twiddle_entity_a18327ab08>.
Parsing architecture <structural> of entity <twiddle_entity_a18327ab08>.
Parsing entity <butterfly_direct_entity_c2a5b3cff6>.
Parsing architecture <structural> of entity <butterfly_direct_entity_c2a5b3cff6>.
Parsing entity <delay0_entity_045569bfa6>.
Parsing architecture <structural> of entity <delay0_entity_045569bfa6>.
Parsing entity <sync_delay_entity_1ff029e688>.
Parsing architecture <structural> of entity <sync_delay_entity_1ff029e688>.
Parsing entity <fft_stage_9_entity_87ee71c641>.
Parsing architecture <structural> of entity <fft_stage_9_entity_87ee71c641>.
Parsing entity <biplex_core_entity_4bbde9492a>.
Parsing architecture <structural> of entity <biplex_core_entity_4bbde9492a>.
Parsing entity <barrel_switcher_entity_5781b94699>.
Parsing architecture <structural> of entity <barrel_switcher_entity_5781b94699>.
Parsing entity <addr_expand_entity_ae2730480b>.
Parsing architecture <structural> of entity <addr_expand_entity_ae2730480b>.
Parsing entity <bussify_entity_f6dc993287>.
Parsing architecture <structural> of entity <bussify_entity_f6dc993287>.
Parsing entity <addr_replicate_entity_726e28d91c>.
Parsing architecture <structural> of entity <addr_replicate_entity_726e28d91c>.
Parsing entity <sync_delay_en_entity_a6adb921b1>.
Parsing architecture <structural> of entity <sync_delay_en_entity_a6adb921b1>.
Parsing entity <we_replicate_entity_ce348375d4>.
Parsing architecture <structural> of entity <we_replicate_entity_ce348375d4>.
Parsing entity <reorder_entity_ea70b7f1b6>.
Parsing architecture <structural> of entity <reorder_entity_ea70b7f1b6>.
Parsing entity <reorder1_entity_6492d761f1>.
Parsing architecture <structural> of entity <reorder1_entity_6492d761f1>.
Parsing entity <biplex_cplx_unscrambler_entity_8d6d8a1079>.
Parsing architecture <structural> of entity <biplex_cplx_unscrambler_entity_8d6d8a1079>.
Parsing entity <fft_biplex_entity_6ab2ff18f4>.
Parsing architecture <structural> of entity <fft_biplex_entity_6ab2ff18f4>.
Parsing entity <b_expand_entity_4f9d9d7e1a>.
Parsing architecture <structural> of entity <b_expand_entity_4f9d9d7e1a>.
Parsing entity <bussify_entity_bbd17066db>.
Parsing architecture <structural> of entity <bussify_entity_bbd17066db>.
Parsing entity <b_replicate_entity_cc0fd6c9ed>.
Parsing architecture <structural> of entity <b_replicate_entity_cc0fd6c9ed>.
Parsing entity <cmult_entity_b68cdf138f>.
Parsing architecture <structural> of entity <cmult_entity_b68cdf138f>.
Parsing entity <sel_expand_entity_a3955aff04>.
Parsing architecture <structural> of entity <sel_expand_entity_a3955aff04>.
Parsing entity <outmux_entity_51ee7a0ccf>.
Parsing architecture <structural> of entity <outmux_entity_51ee7a0ccf>.
Parsing entity <ri_to_c_entity_a6c62beeec>.
Parsing architecture <structural> of entity <ri_to_c_entity_a6c62beeec>.
Parsing entity <bussify_entity_9dac855f79>.
Parsing architecture <structural> of entity <bussify_entity_9dac855f79>.
Parsing entity <sel_replicate_entity_6b1abd12c1>.
Parsing architecture <structural> of entity <sel_replicate_entity_6b1abd12c1>.
Parsing entity <feedback_osc_entity_46921ef314>.
Parsing architecture <structural> of entity <feedback_osc_entity_46921ef314>.
Parsing entity <coeff_gen_entity_2e10b7d4ca>.
Parsing architecture <structural> of entity <coeff_gen_entity_2e10b7d4ca>.
Parsing entity <twiddle_entity_bf87daf796>.
Parsing architecture <structural> of entity <twiddle_entity_bf87daf796>.
Parsing entity <butterfly0_0_entity_a453e08331>.
Parsing architecture <structural> of entity <butterfly0_0_entity_a453e08331>.
Parsing entity <fft_direct_entity_b64ac9e887>.
Parsing architecture <structural> of entity <fft_direct_entity_b64ac9e887>.
Parsing entity <addr_expand_entity_1a307126c1>.
Parsing architecture <structural> of entity <addr_expand_entity_1a307126c1>.
Parsing entity <bussify_entity_3a903bd914>.
Parsing architecture <structural> of entity <bussify_entity_3a903bd914>.
Parsing entity <addr_replicate_entity_a0f3569ab5>.
Parsing architecture <structural> of entity <addr_replicate_entity_a0f3569ab5>.
Parsing entity <buf0_entity_86461d58d5>.
Parsing architecture <structural> of entity <buf0_entity_86461d58d5>.
Parsing entity <rep_addra_entity_1368fc9b05>.
Parsing architecture <structural> of entity <rep_addra_entity_1368fc9b05>.
Parsing entity <rep_wea_entity_f8bdd6b4fa>.
Parsing architecture <structural> of entity <rep_wea_entity_f8bdd6b4fa>.
Parsing entity <current_map_entity_93185f7f48>.
Parsing architecture <structural> of entity <current_map_entity_93185f7f48>.
Parsing entity <edge_detect_entity_64e4b1b900>.
Parsing architecture <structural> of entity <edge_detect_entity_64e4b1b900>.
Parsing entity <we_expand_entity_edaecf01af>.
Parsing architecture <structural> of entity <we_expand_entity_edaecf01af>.
Parsing entity <reorder_entity_dc62965e8e>.
Parsing architecture <structural> of entity <reorder_entity_dc62965e8e>.
Parsing entity <db0_entity_bd24b067ff>.
Parsing architecture <structural> of entity <db0_entity_bd24b067ff>.
Parsing entity <dsync_entity_c5140ac835>.
Parsing architecture <structural> of entity <dsync_entity_c5140ac835>.
Parsing entity <square_transposer_entity_e1dd275553>.
Parsing architecture <structural> of entity <square_transposer_entity_e1dd275553>.
Parsing entity <fft_unscrambler_entity_6d96c4874c>.
Parsing architecture <structural> of entity <fft_unscrambler_entity_6d96c4874c>.
Parsing entity <fft_entity_7b95c97a50>.
Parsing architecture <structural> of entity <fft_entity_7b95c97a50>.
Parsing entity <fft_shift_entity_16bfd57803>.
Parsing architecture <structural> of entity <fft_shift_entity_16bfd57803>.
Parsing entity <add_gen_entity_c38f311a87>.
Parsing architecture <structural> of entity <add_gen_entity_c38f311a87>.
Parsing entity <bram_entity_5262375502>.
Parsing architecture <structural> of entity <bram_entity_5262375502>.
Parsing entity <ctrl_entity_fbb6432d5c>.
Parsing architecture <structural> of entity <ctrl_entity_fbb6432d5c>.
Parsing entity <fft_snap_entity_6f40b6873d>.
Parsing architecture <structural> of entity <fft_snap_entity_6f40b6873d>.
Parsing entity <fft_sync_entity_6718faa2ca>.
Parsing architecture <structural> of entity <fft_sync_entity_6718faa2ca>.
Parsing entity <load_bins_entity_885e4687bc>.
Parsing architecture <structural> of entity <load_bins_entity_885e4687bc>.
Parsing entity <ri_to_c1_entity_2ed54be1ba>.
Parsing architecture <structural> of entity <ri_to_c1_entity_2ed54be1ba>.
Parsing entity <mixer_even_entity_93fe5ae968>.
Parsing architecture <structural> of entity <mixer_even_entity_93fe5ae968>.
Parsing entity <add_gen_entity_d2221d4b12>.
Parsing architecture <structural> of entity <add_gen_entity_d2221d4b12>.
Parsing entity <basic_ctrl_entity_3e455a7c1b>.
Parsing architecture <structural> of entity <basic_ctrl_entity_3e455a7c1b>.
Parsing entity <calc_add_entity_9798cbd3b9>.
Parsing architecture <structural> of entity <calc_add_entity_9798cbd3b9>.
Parsing entity <bram_entity_c760f89928>.
Parsing architecture <structural> of entity <bram_entity_c760f89928>.
Parsing entity <ctrl_entity_e8405d6bd3>.
Parsing architecture <structural> of entity <ctrl_entity_e8405d6bd3>.
Parsing entity <mixerout_entity_23b917c6c1>.
Parsing architecture <structural> of entity <mixerout_entity_23b917c6c1>.
Parsing entity <one_gbe_entity_deea7e5d1b>.
Parsing architecture <structural> of entity <one_gbe_entity_deea7e5d1b>.
Parsing entity <shifter_unit1_entity_d42644f0e7>.
Parsing architecture <structural> of entity <shifter_unit1_entity_d42644f0e7>.
Parsing entity <shifter_unit10_entity_b521f8780b>.
Parsing architecture <structural> of entity <shifter_unit10_entity_b521f8780b>.
Parsing entity <shifter_unit11_entity_0768a36be3>.
Parsing architecture <structural> of entity <shifter_unit11_entity_0768a36be3>.
Parsing entity <shifter_unit12_entity_b06b3ee6db>.
Parsing architecture <structural> of entity <shifter_unit12_entity_b06b3ee6db>.
Parsing entity <shifter_unit13_entity_80ff41389d>.
Parsing architecture <structural> of entity <shifter_unit13_entity_80ff41389d>.
Parsing entity <shifter_unit14_entity_3495949972>.
Parsing architecture <structural> of entity <shifter_unit14_entity_3495949972>.
Parsing entity <shifter_unit15_entity_074584e5a2>.
Parsing architecture <structural> of entity <shifter_unit15_entity_074584e5a2>.
Parsing entity <shifter_unit16_entity_bf1fb11404>.
Parsing architecture <structural> of entity <shifter_unit16_entity_bf1fb11404>.
Parsing entity <shifter_unit2_entity_d32c348947>.
Parsing architecture <structural> of entity <shifter_unit2_entity_d32c348947>.
Parsing entity <shifter_unit3_entity_a02920d3a6>.
Parsing architecture <structural> of entity <shifter_unit3_entity_a02920d3a6>.
Parsing entity <shifter_unit4_entity_e8048458bc>.
Parsing architecture <structural> of entity <shifter_unit4_entity_e8048458bc>.
Parsing entity <shifter_unit5_entity_5802be2464>.
Parsing architecture <structural> of entity <shifter_unit5_entity_5802be2464>.
Parsing entity <shifter_unit6_entity_5b576fd683>.
Parsing architecture <structural> of entity <shifter_unit6_entity_5b576fd683>.
Parsing entity <shifter_unit7_entity_9889771ce7>.
Parsing architecture <structural> of entity <shifter_unit7_entity_9889771ce7>.
Parsing entity <shifter_unit8_entity_24d78028a2>.
Parsing architecture <structural> of entity <shifter_unit8_entity_24d78028a2>.
Parsing entity <shifter_unit9_entity_1828ae72d7>.
Parsing architecture <structural> of entity <shifter_unit9_entity_1828ae72d7>.
Parsing entity <parallel_to_serial_converter_entity_7ac324252e>.
Parsing architecture <structural> of entity <parallel_to_serial_converter_entity_7ac324252e>.
Parsing entity <pol1_in1_coeffs_entity_66e86f0cb5>.
Parsing architecture <structural> of entity <pol1_in1_coeffs_entity_66e86f0cb5>.
Parsing entity <delay_bram_entity_7bcb3fe81a>.
Parsing architecture <structural> of entity <delay_bram_entity_7bcb3fe81a>.
Parsing entity <ri_to_c_entity_6f517952cf>.
Parsing architecture <structural> of entity <ri_to_c_entity_6f517952cf>.
Parsing entity <pol1_in1_first_tap_entity_cb5a0fcb1d>.
Parsing architecture <structural> of entity <pol1_in1_first_tap_entity_cb5a0fcb1d>.
Parsing entity <adder_tree1_entity_cafede2303>.
Parsing architecture <structural> of entity <adder_tree1_entity_cafede2303>.
Parsing entity <adder_tree2_entity_2bda7bdc76>.
Parsing architecture <structural> of entity <adder_tree2_entity_2bda7bdc76>.
Parsing entity <ri_to_c_entity_81de5d2889>.
Parsing architecture <structural> of entity <ri_to_c_entity_81de5d2889>.
Parsing entity <pfb_add_tree_entity_e0273a23e0>.
Parsing architecture <structural> of entity <pfb_add_tree_entity_e0273a23e0>.
Parsing entity <pol1_in1_last_tap_entity_98498d4b32>.
Parsing architecture <structural> of entity <pol1_in1_last_tap_entity_98498d4b32>.
Parsing entity <pol1_in1_tap2_entity_7c31495a31>.
Parsing architecture <structural> of entity <pol1_in1_tap2_entity_7c31495a31>.
Parsing entity <pol1_in1_tap3_entity_5e850f1895>.
Parsing architecture <structural> of entity <pol1_in1_tap3_entity_5e850f1895>.
Parsing entity <pol1_in1_tap4_entity_9378d99f25>.
Parsing architecture <structural> of entity <pol1_in1_tap4_entity_9378d99f25>.
Parsing entity <pol1_in1_tap5_entity_92949d4b5f>.
Parsing architecture <structural> of entity <pol1_in1_tap5_entity_92949d4b5f>.
Parsing entity <pol1_in1_tap6_entity_e6bf5827c7>.
Parsing architecture <structural> of entity <pol1_in1_tap6_entity_e6bf5827c7>.
Parsing entity <pol1_in1_tap7_entity_e8914d71ea>.
Parsing architecture <structural> of entity <pol1_in1_tap7_entity_e8914d71ea>.
Parsing entity <pol1_in2_coeffs_entity_a55017a1cc>.
Parsing architecture <structural> of entity <pol1_in2_coeffs_entity_a55017a1cc>.
Parsing entity <pfb_add_tree_entity_7fa441029d>.
Parsing architecture <structural> of entity <pfb_add_tree_entity_7fa441029d>.
Parsing entity <pol1_in2_last_tap_entity_e4addf587e>.
Parsing architecture <structural> of entity <pol1_in2_last_tap_entity_e4addf587e>.
Parsing entity <pfb_fir2_entity_d668b6f268>.
Parsing architecture <structural> of entity <pfb_fir2_entity_d668b6f268>.
Parsing entity <posedge2_entity_c0d9104a95>.
Parsing architecture <structural> of entity <posedge2_entity_c0d9104a95>.
Parsing entity <posedge8_entity_54be68dc15>.
Parsing architecture <structural> of entity <posedge8_entity_54be68dc15>.
Parsing entity <pps_start_entity_dd88f848af>.
Parsing architecture <structural> of entity <pps_start_entity_dd88f848af>.
Parsing entity <posedge_entity_615db1824e>.
Parsing architecture <structural> of entity <posedge_entity_615db1824e>.
Parsing entity <pulse_ext1_entity_19505637df>.
Parsing architecture <structural> of entity <pulse_ext1_entity_19505637df>.
Parsing entity <pulse_ext4_entity_8af5e19160>.
Parsing architecture <structural> of entity <pulse_ext4_entity_8af5e19160>.
Parsing entity <pulse_ext5_entity_9f81f134b9>.
Parsing architecture <structural> of entity <pulse_ext5_entity_9f81f134b9>.
Parsing entity <pulse_ext6_entity_fb8364835b>.
Parsing architecture <structural> of entity <pulse_ext6_entity_fb8364835b>.
Parsing entity <add_gen_entity_281412ce03>.
Parsing architecture <structural> of entity <add_gen_entity_281412ce03>.
Parsing entity <basic_ctrl_entity_d5a6733d17>.
Parsing architecture <structural> of entity <basic_ctrl_entity_d5a6733d17>.
Parsing entity <bram_entity_1b0b279e9d>.
Parsing architecture <structural> of entity <bram_entity_1b0b279e9d>.
Parsing entity <ctrl_entity_962c7c5a78>.
Parsing architecture <structural> of entity <ctrl_entity_962c7c5a78>.
Parsing entity <rawfftbin_entity_13c7b5a3c5>.
Parsing architecture <structural> of entity <rawfftbin_entity_13c7b5a3c5>.
Parsing entity <rx_ack_entity_a4f38b1ca4>.
Parsing architecture <structural> of entity <rx_ack_entity_a4f38b1ca4>.
Parsing entity <rx_rst_entity_bc03cac20a>.
Parsing architecture <structural> of entity <rx_rst_entity_bc03cac20a>.
Parsing entity <start_dac_entity_56f0ebcf6a>.
Parsing architecture <structural> of entity <start_dac_entity_56f0ebcf6a>.
Parsing entity <accum_len_entity_62629f9116>.
Parsing architecture <structural> of entity <accum_len_entity_62629f9116>.
Parsing entity <accum_reset_entity_11d9bc073f>.
Parsing architecture <structural> of entity <accum_reset_entity_11d9bc073f>.
Parsing entity <sync_entity_c3f2a66b6a>.
Parsing architecture <structural> of entity <sync_entity_c3f2a66b6a>.
Parsing entity <tx_destip_entity_b9b3944cba>.
Parsing architecture <structural> of entity <tx_destip_entity_b9b3944cba>.
Parsing entity <tx_destport_entity_fba435391b>.
Parsing architecture <structural> of entity <tx_destport_entity_fba435391b>.
Parsing entity <tx_rst_entity_df33bbb24d>.
Parsing architecture <structural> of entity <tx_rst_entity_df33bbb24d>.
Parsing entity <blast_0209_dds305>.
Parsing architecture <structural> of entity <blast_0209_dds305>.
Parsing VHDL file "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305_cw.vhd" into library work
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <default_clock_driver_blast_0209_dds305>.
Parsing architecture <structural> of entity <default_clock_driver_blast_0209_dds305>.
Parsing entity <blast_0209_dds305_cw>.
Parsing architecture <structural> of entity <blast_0209_dds305_cw>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <blast_0209_dds305_cw> (architecture <structural>) from library <work>.

Elaborating entity <blast_0209_dds305> (architecture <structural>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68181: Assignment to blast_0209_dds305_accum_snap_bram_data_out_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68187: Assignment to blast_0209_dds305_adc_mkid_user_sync_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68188: Assignment to blast_0209_dds305_adc_snap_bram_data_out_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68196: Assignment to blast_0209_dds305_fft_snap_bram_data_out_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68199: Assignment to blast_0209_dds305_mixerout_bram_data_out_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68201: Assignment to blast_0209_dds305_one_gbe_app_dbg_data_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68202: Assignment to blast_0209_dds305_one_gbe_app_dbg_dvld_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68203: Assignment to blast_0209_dds305_one_gbe_app_rx_badframe_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68204: Assignment to blast_0209_dds305_one_gbe_app_rx_data_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68205: Assignment to blast_0209_dds305_one_gbe_app_rx_dvld_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68206: Assignment to blast_0209_dds305_one_gbe_app_rx_eof_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68207: Assignment to blast_0209_dds305_one_gbe_app_rx_overrun_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68208: Assignment to blast_0209_dds305_one_gbe_app_rx_srcip_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68209: Assignment to blast_0209_dds305_one_gbe_app_rx_srcport_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68210: Assignment to blast_0209_dds305_one_gbe_app_tx_afull_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68211: Assignment to blast_0209_dds305_one_gbe_app_tx_overflow_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68214: Assignment to blast_0209_dds305_qdr_lut_qdr0_ack_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68215: Assignment to blast_0209_dds305_qdr_lut_qdr0_cal_fail_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68217: Assignment to blast_0209_dds305_qdr_lut_qdr0_data_valid_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68218: Assignment to blast_0209_dds305_qdr_lut_qdr0_phy_ready_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68219: Assignment to blast_0209_dds305_qdr_lut_qdr1_ack_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68220: Assignment to blast_0209_dds305_qdr_lut_qdr1_cal_fail_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68222: Assignment to blast_0209_dds305_qdr_lut_qdr1_data_valid_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68223: Assignment to blast_0209_dds305_qdr_lut_qdr1_phy_ready_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 68225: Assignment to blast_0209_dds305_rawfftbin_bram_data_out_net ignored, since the identifier is never used

Elaborating entity <accum_snap_entity_c908e90a25> (architecture <structural>) from library <work>.

Elaborating entity <delay_09771002d6> (architecture <behavior>) from library <work>.

Elaborating entity <add_gen_entity_9a8e3b8d33> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_ce2b8528998e57e3> (architecture <>) from library <work>.

Elaborating entity <concat_0d26a0854a> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_9f02caa990> (architecture <behavior>) from library <work>.

Elaborating entity <delay_67ef71f6b4> (architecture <behavior>) from library <work>.

Elaborating entity <delay_ee0f706095> (architecture <behavior>) from library <work>.

Elaborating entity <edge_detect_entity_27b9bc22ff> (architecture <structural>) from library <work>.

Elaborating entity <logical_f6397bdee1> (architecture <behavior>) from library <work>.

Elaborating entity <inverter_e5b38cca3b> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:871 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 13576: Using initial value false for op_mem_22_20_front_din since it is never assigned
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 13582: Assignment to op_mem_22_20_back ignored, since the identifier is never used

Elaborating entity <inverter_6844eee868> (architecture <behavior>) from library <work>.

Elaborating entity <logical_799f62af22> (architecture <behavior>) from library <work>.

Elaborating entity <logical_aacf6e1b0e> (architecture <behavior>) from library <work>.

Elaborating entity <logical_954ee29728> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 12618: <fdse> remains a black-box since it has no binding entity.

Elaborating entity <shift_718ef321c4> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <basic_ctrl_entity_735d6524c5> (architecture <structural>) from library <work>.

Elaborating entity <constant_6293007044> (architecture <behavior>) from library <work>.

Elaborating entity <dram_munge_entity_9ed6f8ea3d> (architecture <structural>) from library <work>.

Elaborating entity <constant_cda50df78a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_a7e2bb9e12> (architecture <behavior>) from library <work>.

Elaborating entity <constant_e8ddc079e9> (architecture <behavior>) from library <work>.

Elaborating entity <constant_3a9a3daeb9> (architecture <behavior>) from library <work>.

Elaborating entity <concat_fd1ce36c4a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_91ef1678ca> (architecture <behavior>) from library <work>.

Elaborating entity <mux_5441ad2d93> (architecture <behavior>) from library <work>.

Elaborating entity <counter_caa2b01eef> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 15990: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <constant_963ed6358a> (architecture <behavior>) from library <work>.

Elaborating entity <counter_26bd51c4ba> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 16079: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <mux_ddf27bda35> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 12607: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <relational_5f1eb17108> (architecture <behavior>) from library <work>.

Elaborating entity <mux_d99e59b6d4> (architecture <behavior>) from library <work>.

Elaborating entity <edge_detect1_entity_a1c15fd7db> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 12382: <fde> remains a black-box since it has no binding entity.

Elaborating entity <logical_dfe2dded7f> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <logical_80f90b97d0> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bram_entity_14100e7e22> (architecture <structural>) from library <work>.

Elaborating entity <calc_add_entity_bd3853bc75> (architecture <structural>) from library <work>.

Elaborating entity <addsub_c13097e33e> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 16190: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 16201: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 16213: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 16170: Net <op_mem_91_20_front_din[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 16176: Net <cout_mem_92_22_front_din[0]> does not have a driver.

Elaborating entity <concat_e27c8b361a> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <mux_1c9c15de9c> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <munge_in_entity_bfbd9f3801> (architecture <structural>) from library <work>.

Elaborating entity <join_entity_628a03ad90> (architecture <structural>) from library <work>.

Elaborating entity <concat_b11ec1c0d4> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_c5d4d59b73> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_28b9ecc6fc> (architecture <behavior>) from library <work>.

Elaborating entity <split_entity_23fd67f277> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ctrl_entity_8c23256422> (architecture <structural>) from library <work>.

Elaborating entity <delay_2b0feb00fb> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <status_entity_1610992e91> (architecture <structural>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <accum_30e7444a38> (architecture <behavior>) from library <work>.

Elaborating entity <adc_mkid_entity_aa08432fe2> (architecture <structural>) from library <work>.

Elaborating entity <conv_entity_33e4e5654a> (architecture <structural>) from library <work>.

Elaborating entity <concat_9769d05421> (architecture <behavior>) from library <work>.

Elaborating entity <inverter_e2b989a05e> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 16503: Assignment to op_mem_22_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 16497: Net <op_mem_22_20_front_din[0]> does not have a driver.

Elaborating entity <reinterpret_8f5500aea5> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <adc_snap_entity_7e674f563c> (architecture <structural>) from library <work>.

Elaborating entity <delay_cf4f99539f> (architecture <behavior>) from library <work>.

Elaborating entity <add_gen_entity_6b4e2cb58b> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_1bcc81fd2717e42f> (architecture <>) from library <work>.

Elaborating entity <delay_e2d047c154> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <basic_ctrl_entity_ca2b1806d1> (architecture <structural>) from library <work>.

Elaborating entity <dram_munge_entity_cb5befed27> (architecture <structural>) from library <work>.

Elaborating entity <concat_1cf6dd7a8c> (architecture <behavior>) from library <work>.

Elaborating entity <mux_5b4e0018fe> (architecture <behavior>) from library <work>.

Elaborating entity <mux_d10510a905> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <bram_entity_e0a701a102> (architecture <structural>) from library <work>.

Elaborating entity <calc_add_entity_ac7ea3e703> (architecture <structural>) from library <work>.

Elaborating entity <concat_1d98d96b58> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <mux_4fe5face7f> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <munge_in_entity_b453ddae89> (architecture <structural>) from library <work>.

Elaborating entity <join_entity_aefcecb885> (architecture <structural>) from library <work>.

Elaborating entity <concat_62c4475a80> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_9a13f6a2a0> (architecture <behavior>) from library <work>.

Elaborating entity <split_entity_2d71950948> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ctrl_entity_69255d7c25> (architecture <structural>) from library <work>.

Elaborating entity <adc_snap_trig_entity_fe125d08a4> (architecture <structural>) from library <work>.

Elaborating entity <delay_672d2b8d1e> (architecture <behavior>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_c0b46a46c1db574d> (architecture <addsb_11_0_c0b46a46c1db574d_a>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_1f06b71632254894> (architecture <>) from library <work>.

Elaborating entity <bins_entity_ba5c42e40f> (architecture <structural>) from library <work>.

Elaborating entity <bus_create1_entity_e98d453ec1> (architecture <structural>) from library <work>.

Elaborating entity <concat_8b51f4067b> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_7025463ea8> (architecture <behavior>) from library <work>.

Elaborating entity <bus_create5_entity_bdb10f7b98> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_3f7e3674f6> (architecture <behavior>) from library <work>.

Elaborating entity <bus_create7_entity_53d16b4e65> (architecture <structural>) from library <work>.

Elaborating entity <concat_a369e00c6b> (architecture <behavior>) from library <work>.

Elaborating entity <c_to_ri3_entity_f97ac79861> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_9a0fa0f632> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <c_to_ri5_entity_9f5d726fc2> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_63700884f5> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <chan_select_entity_606dfa777f> (architecture <structural>) from library <work>.

Elaborating entity <concat_c3ccc04d1a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_498bc68c14> (architecture <behavior>) from library <work>.

Elaborating entity <constant_68d110842c> (architecture <behavior>) from library <work>.

Elaborating entity <constant_c392aa8a91> (architecture <behavior>) from library <work>.

Elaborating entity <constant_f1ac4bddff> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_121582607093004b> (architecture <>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_7e7fb47e39adf4da> (architecture <>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_bf568bdf3cd9f9c7> (architecture <>) from library <work>.

Elaborating entity <dac_mkid1_entity_70d3ed7c4a> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <dac_reset_entity_a0b5aac069> (architecture <structural>) from library <work>.

Elaborating entity <dds_shift0_entity_6ed64f8cf1> (architecture <structural>) from library <work>.

Elaborating entity <addsub_5da0e88a67> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 17059: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 17071: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldpram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 17315: Assignment to sinita ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 17322: Assignment to sinitb ignored, since the identifier is never used

Elaborating entity <bmg_72_a9cd3afac42c99fd> (architecture <>) from library <work>.

Elaborating entity <counter_ca85bf174a> (architecture <behavior>) from library <work>.

Elaborating entity <dds_shift2_entity_4845de00b1> (architecture <structural>) from library <work>.

Elaborating entity <xldpram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_be7f7464ba730ea5> (architecture <>) from library <work>.

Elaborating entity <dds_shift_entity_9ba88dfbb1> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 12370: <srl16e> remains a black-box since it has no binding entity.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_e18fb31a3d> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_2f957c0904> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_ebec135d8a> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_fcebea29b9> (architecture <behavior>) from library <work>.

Elaborating entity <delay_20c73969ef> (architecture <behavior>) from library <work>.

Elaborating entity <delay_920dce5cac> (architecture <behavior>) from library <work>.

Elaborating entity <delay_c53de546ea> (architecture <behavior>) from library <work>.

Elaborating entity <downselect18to16_entity_d5980b4ea3> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <downselect19to1_entity_1db523393f> (architecture <structural>) from library <work>.

Elaborating entity <bus_create6_entity_ef895e22b0> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <downselect19to2_entity_d210ed342f> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xldpram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_a900d79ebfb489b6> (architecture <>) from library <work>.

Elaborating entity <xldpram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_3323983e8a5ee1ac> (architecture <>) from library <work>.

Elaborating entity <edge_detect1_entity_35b2158155> (architecture <structural>) from library <work>.

Elaborating entity <fft_entity_7b95c97a50> (architecture <structural>) from library <work>.

Elaborating entity <fft_biplex_entity_6ab2ff18f4> (architecture <structural>) from library <work>.

Elaborating entity <biplex_core_entity_4bbde9492a> (architecture <structural>) from library <work>.

Elaborating entity <fft_stage_1_entity_78d32969e0> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_6a79e2c90664744f> (architecture <>) from library <work>.

Elaborating entity <butterfly_direct_entity_657f4166d6> (architecture <structural>) from library <work>.

Elaborating entity <bus_add_entity_4767fca661> (architecture <structural>) from library <work>.

Elaborating entity <a_debus_entity_bf77508fb5> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_659f580a46bd900d> (architecture <addsb_11_0_659f580a46bd900d_a>) from library <work>.

Elaborating entity <op_bussify_entity_fddd2d0f40> (architecture <structural>) from library <work>.

Elaborating entity <concat_5a12f8f9be> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_bc4405cd1e> (architecture <behavior>) from library <work>.

Elaborating entity <bus_convert_entity_7409b9461f> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_11b23fca0f> (architecture <structural>) from library <work>.

Elaborating entity <concat_a246e373e7> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_580feec131> (architecture <behavior>) from library <work>.

Elaborating entity <conv1_entity_03e97cef23> (architecture <structural>) from library <work>.

Elaborating entity <logical_89dc141487> (architecture <behavior>) from library <work>.

Elaborating entity <convert_entity_7ff6a030a9> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_6b068b1f5acb71f9> (architecture <addsb_11_0_6b068b1f5acb71f9_a>) from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <constant_b366689086> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_c615d93998> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_d357e69fa3> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_d2180c9169> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_4a8cbc85ce> (architecture <behavior>) from library <work>.

Elaborating entity <logical_b1e9d7c303> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <debus_entity_45804ad8a2> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_f661f8d9b7> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <of_bussify_entity_fe2802e566> (architecture <structural>) from library <work>.

Elaborating entity <concat_a0c7cd7a34> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_112d91c147> (architecture <behavior>) from library <work>.

Elaborating entity <bus_expand_entity_bc75ac6922> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_86b044698f> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bus_norm0_entity_91c78e7339> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_e7f6ba03f8> (architecture <structural>) from library <work>.

Elaborating entity <concat_f86ebb6084> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <debus_entity_6999505c6e> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bus_norm1_entity_8de4ebb209> (architecture <structural>) from library <work>.

Elaborating entity <conv1_entity_33df48a456> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_9a456b1d0df5df75> (architecture <addsb_11_0_9a456b1d0df5df75_a>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_504cae28bd> (architecture <behavior>) from library <work>.

Elaborating entity <debus_entity_b4caf9c821> (architecture <structural>) from library <work>.

Elaborating entity <bus_relational_entity_887e6cafc5> (architecture <structural>) from library <work>.

Elaborating entity <a_debus_entity_6a37884c38> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_d610556e85> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bussify_entity_0478673500> (architecture <structural>) from library <work>.

Elaborating entity <relational_d930162434> (architecture <behavior>) from library <work>.

Elaborating entity <bus_scale_entity_0ce9e83edc> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_ce5b4ef964> (architecture <structural>) from library <work>.

Elaborating entity <concat_2aea51ccde> (architecture <behavior>) from library <work>.

Elaborating entity <scale_9f61027ba4> (architecture <behavior>) from library <work>.

Elaborating entity <bus_sub_entity_0e9459bdda> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_ac5f379d93c57734> (architecture <addsb_11_0_ac5f379d93c57734_a>) from library <work>.

Elaborating entity <concat_4822199898> (architecture <behavior>) from library <work>.

Elaborating entity <constant_4c449dd556> (architecture <behavior>) from library <work>.

Elaborating entity <delay_aab7b18c27> (architecture <behavior>) from library <work>.

Elaborating entity <munge_entity_c2eb754908> (architecture <structural>) from library <work>.

Elaborating entity <join_entity_a0b0a2fdf8> (architecture <structural>) from library <work>.

Elaborating entity <concat_bd20dd351d> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_9a54e08c7c> (architecture <behavior>) from library <work>.

Elaborating entity <split_entity_923ced9d7c> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <mux_entity_81cd61368e> (architecture <structural>) from library <work>.

Elaborating entity <d_bussify_entity_777dde2e60> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_713b6c5d29> (architecture <behavior>) from library <work>.

Elaborating entity <expand0_entity_4270fc979f> (architecture <structural>) from library <work>.

Elaborating entity <mux_ce20fdf7b8> (architecture <behavior>) from library <work>.

Elaborating entity <sel_expand_entity_9d71ebeaba> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_81130c7f2d> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shift_replicate_entity_9141b1bb8a> (architecture <structural>) from library <work>.

Elaborating entity <delay0_entity_4e9c813227> (architecture <structural>) from library <work>.

Elaborating entity <xlspram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 13375: Assignment to sinit ignored, since the identifier is never used

Elaborating entity <bmg_72_7c09cebf9f55b760> (architecture <>) from library <work>.

Elaborating entity <delay_e4b9fcaf02> (architecture <behavior>) from library <work>.

Elaborating entity <debus_addr_entity_1f13b6eebb> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_f21e7f2ddf> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <debus_din_entity_5e9f234dee> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <debus_we_entity_e05f42feb5> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <din_bussify_entity_e7e03fab4e> (architecture <structural>) from library <work>.

Elaborating entity <rep_addr_entity_4a6e1c122f> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_a41968e20a> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <rep_we_entity_d654f5a305> (architecture <structural>) from library <work>.

Elaborating entity <delay_4b00a70dea> (architecture <behavior>) from library <work>.

Elaborating entity <delay_bdaf6c9e55> (architecture <behavior>) from library <work>.

Elaborating entity <delay_a14e3dd1bd> (architecture <behavior>) from library <work>.

Elaborating entity <delay_23d71a76f2> (architecture <behavior>) from library <work>.

Elaborating entity <logical_0309b30f97> (architecture <behavior>) from library <work>.

Elaborating entity <mux_4bb6f691f7> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_4ebbf87830> (architecture <structural>) from library <work>.

Elaborating entity <constant_fd85eb7067> (architecture <behavior>) from library <work>.

Elaborating entity <constant_4a391b9a0e> (architecture <behavior>) from library <work>.

Elaborating entity <constant_b4ec9de7d1> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_a3c82ea7e31257cc> (architecture <>) from library <work>.

Elaborating entity <mux_1bef4ba0e4> (architecture <behavior>) from library <work>.

Elaborating entity <relational_6c3ee657fa> (architecture <behavior>) from library <work>.

Elaborating entity <relational_78eac2928d> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_2_entity_d4ca9e250d> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_54ae29da2816c092> (architecture <>) from library <work>.

Elaborating entity <butterfly_direct_entity_04af6a28ea> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_entity_c41bf9e709> (architecture <structural>) from library <work>.

Elaborating entity <bus_create_entity_75d19a8d19> (architecture <structural>) from library <work>.

Elaborating entity <concat_b198bd62b0> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_9306b5127f> (architecture <behavior>) from library <work>.

Elaborating entity <bus_expand_entity_1d9a063174> (architecture <structural>) from library <work>.

Elaborating entity <counter_f979a97db6> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 19332: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <delay_dbbe492743> (architecture <behavior>) from library <work>.

Elaborating entity <delay_43bd805056> (architecture <behavior>) from library <work>.

Elaborating entity <delay_c462a80bee> (architecture <behavior>) from library <work>.

Elaborating entity <delay_328e8ebbb5> (architecture <behavior>) from library <work>.

Elaborating entity <munge_in_entity_529919d792> (architecture <structural>) from library <work>.

Elaborating entity <mux_621a1c5abf> (architecture <behavior>) from library <work>.

Elaborating entity <mux_181e58d842> (architecture <behavior>) from library <work>.

Elaborating entity <negate_entity_6d4d2da192> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_9aca29ce8b> (architecture <structural>) from library <work>.

Elaborating entity <debus_entity_8ef40c3e57> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <negate_155cd8ddf7> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay0_entity_f330dd7374> (architecture <structural>) from library <work>.

Elaborating entity <xlspram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_799be638bda88734> (architecture <>) from library <work>.

Elaborating entity <debus_addr_entity_4e5ee9afbf> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_a750fd4d0b> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <rep_addr_entity_106d22a3ef> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_d8ca0be860> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <sync_delay_entity_ab804e5baf> (architecture <structural>) from library <work>.

Elaborating entity <constant_e8aae5d3bb> (architecture <behavior>) from library <work>.

Elaborating entity <constant_b437b02512> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_62790f857e3f8294> (architecture <>) from library <work>.

Elaborating entity <relational_54048c8b02> (architecture <behavior>) from library <work>.

Elaborating entity <relational_16235eb2bf> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_3_entity_0af81251ad> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_66aa4524955422eb> (architecture <>) from library <work>.

Elaborating entity <butterfly_direct_entity_575bbeba13> (architecture <structural>) from library <work>.

Elaborating entity <bus_add_entity_6a0ce06054> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_9e23784d6681db0a> (architecture <addsb_11_0_9e23784d6681db0a_a>) from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <b_debus_entity_e29545b07e> (architecture <structural>) from library <work>.

Elaborating entity <op_bussify_entity_1b33d614c1> (architecture <structural>) from library <work>.

Elaborating entity <concat_9e724c4b50> (architecture <behavior>) from library <work>.

Elaborating entity <bus_convert_entity_5667cece5a> (architecture <structural>) from library <work>.

Elaborating entity <conv1_entity_1cba996f95> (architecture <structural>) from library <work>.

Elaborating entity <logical_fe87bb6ae4> (architecture <behavior>) from library <work>.

Elaborating entity <convert_entity_b0eb06104d> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_8f722494c49be5b5> (architecture <addsb_11_0_8f722494c49be5b5_a>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_e6bc20c81b> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_c84451c80b> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_f0ca8483cb> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <debus_entity_2b4e3ffb67> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bus_norm0_entity_f230e61519> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_30412835c0> (architecture <structural>) from library <work>.

Elaborating entity <concat_356a264444> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <debus_entity_1e2bf1f385> (architecture <structural>) from library <work>.

Elaborating entity <bus_norm1_entity_21ef0b3243> (architecture <structural>) from library <work>.

Elaborating entity <conv1_entity_891e05b198> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_a271e222f664f5cc> (architecture <addsb_11_0_a271e222f664f5cc_a>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bus_scale_entity_0129abca9b> (architecture <structural>) from library <work>.

Elaborating entity <scale_97239b8ed2> (architecture <behavior>) from library <work>.

Elaborating entity <bus_sub_entity_edf18c6fe0> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_1ac592e103dd6b2d> (architecture <addsb_11_0_1ac592e103dd6b2d_a>) from library <work>.

Elaborating entity <concat_cfdc93535e> (architecture <behavior>) from library <work>.

Elaborating entity <mux_entity_164cb2e572> (architecture <structural>) from library <work>.

Elaborating entity <d_bussify_entity_20d142e1df> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_299ca43e25> (architecture <behavior>) from library <work>.

Elaborating entity <expand0_entity_9ae716e1b8> (architecture <structural>) from library <work>.

Elaborating entity <mux_46aae2a33a> (architecture <behavior>) from library <work>.

Elaborating entity <twiddle_entity_ae5fcdd7de> (architecture <structural>) from library <work>.

Elaborating entity <bus_convert_entity_d16c506498> (architecture <structural>) from library <work>.

Elaborating entity <conv1_entity_991024a798> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_09e321e99dbff748> (architecture <addsb_11_0_09e321e99dbff748_a>) from library <work>.

Elaborating entity <constant_abbc1a37f3> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_83820b2faf> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_620dd01637> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_ec14c62a89> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_db4c53ade5> (architecture <behavior>) from library <work>.

Elaborating entity <debus_entity_fc5440beb5> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_5b4829fb41> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_8e134646d3> (architecture <behavior>) from library <work>.

Elaborating entity <bus_create_entity_be2599d89f> (architecture <structural>) from library <work>.

Elaborating entity <concat_b28df1ab2e> (architecture <behavior>) from library <work>.

Elaborating entity <bus_expand1_entity_d3e88f3964> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bus_expand_entity_80976a8778> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_892b735f0d> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bus_mult_entity_99e641fc1a> (architecture <structural>) from library <work>.

Elaborating entity <a_b_bussify_entity_71dd029c76> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_efdf1c3890> (architecture <behavior>) from library <work>.

Elaborating entity <delay_2d0f74b2c1> (architecture <behavior>) from library <work>.

Elaborating entity <mult1_entity_940b1da532> (architecture <structural>) from library <work>.

Elaborating entity <a_expand_entity_668866a5ac> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <a_replicate_entity_5a04bf0c6b> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_d9a6b81124> (architecture <structural>) from library <work>.

Elaborating entity <addsub_4ded11ba54> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 20448: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 20463: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <addsub_8dd4a43ef5> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 20544: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 20559: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <mult_f295e5f0f2> (architecture <behavior>) from library <work>.

Elaborating entity <ri_to_c_entity_e808517350> (architecture <structural>) from library <work>.

Elaborating entity <concat_56d57d2c92> (architecture <behavior>) from library <work>.

Elaborating entity <repa_entity_534ad08dcd> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_95510c8444> (architecture <structural>) from library <work>.

Elaborating entity <bit_reverse_entity_a8626f0d65> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_e6f5ee726b> (architecture <behavior>) from library <work>.

Elaborating entity <cosin_entity_ff94cb6096> (architecture <structural>) from library <work>.

Elaborating entity <add_convert0_entity_5c4dc4f778> (architecture <structural>) from library <work>.

Elaborating entity <addsub_5e958c86e4> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 20750: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 20761: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 20773: Assignment to prev_mode_93_22 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 20730: Net <op_mem_91_20_front_din[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 20736: Net <cout_mem_92_22_front_din[0]> does not have a driver.

Elaborating entity <concat_6160d7387c> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_4ce33ca7e7> (architecture <behavior>) from library <work>.

Elaborating entity <concat_4a9a9a25a3> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <add_convert1_entity_32af6ac1fb> (architecture <structural>) from library <work>.

Elaborating entity <delay_3ffe3e5660> (architecture <behavior>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <constant_95b0f967bc> (architecture <behavior>) from library <work>.

Elaborating entity <delay_4e7d828d94> (architecture <behavior>) from library <work>.

Elaborating entity <invert0_entity_bffa0fbbf2> (architecture <structural>) from library <work>.

Elaborating entity <delay_b6092ad150> (architecture <behavior>) from library <work>.

Elaborating entity <mux_1896e7760c> (architecture <behavior>) from library <work>.

Elaborating entity <negate_206b7f76d8> (architecture <behavior>) from library <work>.

Elaborating entity <invert1_entity_7db6e4373c> (architecture <structural>) from library <work>.

Elaborating entity <xldpram_dist_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <dmg_72_3e09d2589ef3d23d> (architecture <>) from library <work>.

Elaborating entity <ri_to_c_entity_59e96c1799> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay0_entity_3ad8ac2405> (architecture <structural>) from library <work>.

Elaborating entity <xlspram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_3171752a0f4cf103> (architecture <>) from library <work>.

Elaborating entity <debus_addr_entity_7acd9b22ba> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_2bd09900a1> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <rep_addr_entity_ee7184eba3> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_ca885bddcd> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_15be004b30> (architecture <structural>) from library <work>.

Elaborating entity <constant_7244cd602b> (architecture <behavior>) from library <work>.

Elaborating entity <constant_7b07120b87> (architecture <behavior>) from library <work>.

Elaborating entity <constant_180df391de> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_212a63dac06ff05f> (architecture <>) from library <work>.

Elaborating entity <relational_9a3978c602> (architecture <behavior>) from library <work>.

Elaborating entity <relational_23065a6aa3> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_4_entity_17fc9ab803> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_479ebaa7cafdbad9> (architecture <>) from library <work>.

Elaborating entity <butterfly_direct_entity_fcc8f19a98> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_entity_97adb67e05> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_cb4ca3b38d> (architecture <structural>) from library <work>.

Elaborating entity <bit_reverse_entity_d85094c94e> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_452c4d3410> (architecture <behavior>) from library <work>.

Elaborating entity <cosin_entity_44b56340f4> (architecture <structural>) from library <work>.

Elaborating entity <add_convert0_entity_47713e93dd> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_6edcd04662> (architecture <behavior>) from library <work>.

Elaborating entity <delay_54d5af2115> (architecture <behavior>) from library <work>.

Elaborating entity <concat_949f038a6d> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <add_convert1_entity_327068453e> (architecture <structural>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xldpram_dist_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <dmg_72_469cac73f6852527> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay0_entity_85e00c3ec3> (architecture <structural>) from library <work>.

Elaborating entity <xlspram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_e4dfaca742cb7129> (architecture <>) from library <work>.

Elaborating entity <debus_addr_entity_54727bb654> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_696c37f787> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <rep_addr_entity_920838da77> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_d825c75cf5> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_c5145c3b33> (architecture <structural>) from library <work>.

Elaborating entity <constant_7ea0f2fff7> (architecture <behavior>) from library <work>.

Elaborating entity <constant_961b61f8a1> (architecture <behavior>) from library <work>.

Elaborating entity <constant_a267c870be> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_91eea2a2e392c322> (architecture <>) from library <work>.

Elaborating entity <relational_931d61fb72> (architecture <behavior>) from library <work>.

Elaborating entity <relational_fe487ce1c7> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_5_entity_a6b30fa038> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_601fed0ddd9eff6a> (architecture <>) from library <work>.

Elaborating entity <butterfly_direct_entity_14c976f46c> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_entity_be541281bb> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_84e6e74f3d> (architecture <structural>) from library <work>.

Elaborating entity <bit_reverse_entity_300c77019d> (architecture <structural>) from library <work>.

Elaborating entity <cosin_entity_e4b1c02094> (architecture <structural>) from library <work>.

Elaborating entity <add_convert0_entity_f0699125c8> (architecture <structural>) from library <work>.

Elaborating entity <concat_8f12c32de0> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_4f82bd00e5> (architecture <behavior>) from library <work>.

Elaborating entity <delay_4ca77626c8> (architecture <behavior>) from library <work>.

Elaborating entity <concat_cf540617d5> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <add_convert1_entity_73affe343c> (architecture <structural>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 22726: Assignment to sinit ignored, since the identifier is never used

Elaborating entity <bmg_72_eaf53c5f13361cdc> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay0_entity_4feadad951> (architecture <structural>) from library <work>.

Elaborating entity <xlspram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_60b34418964c6fd5> (architecture <>) from library <work>.

Elaborating entity <rep_addr_entity_d90660300f> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_a4b4979f40> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_7501f87df2> (architecture <structural>) from library <work>.

Elaborating entity <constant_fe72737ca0> (architecture <behavior>) from library <work>.

Elaborating entity <constant_ef0e2e5fc6> (architecture <behavior>) from library <work>.

Elaborating entity <constant_582a3706dd> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_9cc231de7950d305> (architecture <>) from library <work>.

Elaborating entity <relational_9ece3c8c4e> (architecture <behavior>) from library <work>.

Elaborating entity <relational_dc5bc996c9> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_6_entity_e9d7569f38> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_7cc6334313a1dd18> (architecture <>) from library <work>.

Elaborating entity <butterfly_direct_entity_10b466e99f> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_entity_910482d041> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_27320ee008> (architecture <structural>) from library <work>.

Elaborating entity <bit_reverse_entity_9f9d5075cd> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_2b3acb49f4> (architecture <behavior>) from library <work>.

Elaborating entity <cosin_entity_7f7a290170> (architecture <structural>) from library <work>.

Elaborating entity <add_convert0_entity_f2c6707f4c> (architecture <structural>) from library <work>.

Elaborating entity <concat_ae3f02567e> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_38f665f8aa> (architecture <behavior>) from library <work>.

Elaborating entity <delay_b096bcf164> (architecture <behavior>) from library <work>.

Elaborating entity <concat_ac785d9b37> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <add_convert1_entity_add300a92e> (architecture <structural>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_5aa6ffbd97b0a029> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay0_entity_c37097b93b> (architecture <structural>) from library <work>.

Elaborating entity <xlspram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_648cfb7b6fc9d60b> (architecture <>) from library <work>.

Elaborating entity <debus_addr_entity_210b93ea07> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_c4fa12acb5> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <rep_addr_entity_c6f734f44c> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_2091592d66> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_2ec45f70d1> (architecture <structural>) from library <work>.

Elaborating entity <constant_145086465d> (architecture <behavior>) from library <work>.

Elaborating entity <constant_67ad97ca70> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_38515b972a28063c> (architecture <>) from library <work>.

Elaborating entity <relational_4d3cfceaf4> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_7_entity_db28b77198> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_14168ecef8> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_entity_f49445a934> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_7221d7d8bf> (architecture <structural>) from library <work>.

Elaborating entity <bit_reverse_entity_7799c9b07c> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_2dc093ca7a> (architecture <behavior>) from library <work>.

Elaborating entity <cosin_entity_71cfdc8b5a> (architecture <structural>) from library <work>.

Elaborating entity <add_convert0_entity_742c33e486> (architecture <structural>) from library <work>.

Elaborating entity <concat_75261c7c53> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_da3bb0b159> (architecture <behavior>) from library <work>.

Elaborating entity <delay_0b18d34058> (architecture <behavior>) from library <work>.

Elaborating entity <concat_c6a9b6687e> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <add_convert1_entity_49975de6d6> (architecture <structural>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_f17ff8bc64ca31f6> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay0_entity_235cabad55> (architecture <structural>) from library <work>.

Elaborating entity <delay_0c0a0420a6> (architecture <behavior>) from library <work>.

Elaborating entity <delay_0341f7be44> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_4f23709b00> (architecture <structural>) from library <work>.

Elaborating entity <constant_822933f89b> (architecture <behavior>) from library <work>.

Elaborating entity <constant_469094441c> (architecture <behavior>) from library <work>.

Elaborating entity <constant_a1c496ea88> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_ab6ac2cd2e5738fd> (architecture <>) from library <work>.

Elaborating entity <relational_8fc7f5539b> (architecture <behavior>) from library <work>.

Elaborating entity <relational_47b317dab6> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_8_entity_8a393a85bf> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_8b4aa7551b> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_entity_04eb971662> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_ec7f4bebaa> (architecture <structural>) from library <work>.

Elaborating entity <bit_reverse_entity_e6ba48763a> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_eb5f1ca7f9> (architecture <behavior>) from library <work>.

Elaborating entity <cosin_entity_faeb28dcfe> (architecture <structural>) from library <work>.

Elaborating entity <add_convert0_entity_e6c9e0ce03> (architecture <structural>) from library <work>.

Elaborating entity <concat_dc245eb1d2> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_8a9e828e57> (architecture <behavior>) from library <work>.

Elaborating entity <delay_9066adfc41> (architecture <behavior>) from library <work>.

Elaborating entity <concat_83e473517e> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <add_convert1_entity_063cf31348> (architecture <structural>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_0201af75eef6e019> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_5f22a153812a8bc9> (architecture <>) from library <work>.

Elaborating entity <delay0_entity_1fd45e7c06> (architecture <structural>) from library <work>.

Elaborating entity <delay_38898c80c0> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_534f5f0987> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_e2c1b30fd6a18380> (architecture <>) from library <work>.

Elaborating entity <relational_f9928864ea> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_9_entity_87ee71c641> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_c2a5b3cff6> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_entity_a18327ab08> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_71dc1950b7> (architecture <structural>) from library <work>.

Elaborating entity <bit_reverse_entity_abe4024644> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_7673b9b993> (architecture <behavior>) from library <work>.

Elaborating entity <cosin_entity_08df1f9618> (architecture <structural>) from library <work>.

Elaborating entity <add_convert0_entity_80bdc82036> (architecture <structural>) from library <work>.

Elaborating entity <concat_f62149b02a> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_23f848c85b> (architecture <behavior>) from library <work>.

Elaborating entity <concat_1ece14600f> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <add_convert1_entity_fb6c3ca57d> (architecture <structural>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_8d0b8b9df2750ee8> (architecture <>) from library <work>.

Elaborating entity <counter_223a0f3237> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 24113: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <delay0_entity_045569bfa6> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_1ff029e688> (architecture <structural>) from library <work>.

Elaborating entity <biplex_cplx_unscrambler_entity_8d6d8a1079> (architecture <structural>) from library <work>.

Elaborating entity <barrel_switcher_entity_5781b94699> (architecture <structural>) from library <work>.

Elaborating entity <relational_011282df9a> (architecture <behavior>) from library <work>.

Elaborating entity <reorder1_entity_6492d761f1> (architecture <structural>) from library <work>.

Elaborating entity <addr_expand_entity_ae2730480b> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_b754317574> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addr_replicate_entity_726e28d91c> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_f6dc993287> (architecture <structural>) from library <work>.

Elaborating entity <xlspram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_7a7fa6a8949d8574> (architecture <>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_9a633c62b36f8977> (architecture <>) from library <work>.

Elaborating entity <delay_6104cbef7a> (architecture <behavior>) from library <work>.

Elaborating entity <delay_a99984b20e> (architecture <behavior>) from library <work>.

Elaborating entity <delay_06829f1faf> (architecture <behavior>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_cc6309531d66aa85> (architecture <>) from library <work>.

Elaborating entity <mux_57bd0e235a> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <we_replicate_entity_ce348375d4> (architecture <structural>) from library <work>.

Elaborating entity <reorder_entity_ea70b7f1b6> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_4d9bcbdf9d0508f0> (architecture <>) from library <work>.

Elaborating entity <sync_delay_en_entity_a6adb921b1> (architecture <structural>) from library <work>.

Elaborating entity <constant_fbc2f0cce1> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_04135acb4316d2f1> (architecture <>) from library <work>.

Elaborating entity <relational_0ffd72e037> (architecture <behavior>) from library <work>.

Elaborating entity <relational_f6702ea2f7> (architecture <behavior>) from library <work>.

Elaborating entity <fft_direct_entity_b64ac9e887> (architecture <structural>) from library <work>.

Elaborating entity <butterfly0_0_entity_a453e08331> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_entity_bf87daf796> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_2e10b7d4ca> (architecture <structural>) from library <work>.

Elaborating entity <feedback_osc_entity_46921ef314> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cmult_entity_b68cdf138f> (architecture <structural>) from library <work>.

Elaborating entity <addsub_5a709f11ce> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 24545: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 24560: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <addsub_5e87370976> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 24641: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 24656: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <b_expand_entity_4f9d9d7e1a> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_60ea556961> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <b_replicate_entity_cc0fd6c9ed> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_bbd17066db> (architecture <structural>) from library <work>.

Elaborating entity <concat_402eae042e> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_0ad37a7234> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <mult_4d389c6c89> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_bd0ba063eb> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_14a6a51cbc> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <outmux_entity_51ee7a0ccf> (architecture <structural>) from library <work>.

Elaborating entity <mux_b0d8099706> (architecture <behavior>) from library <work>.

Elaborating entity <sel_expand_entity_a3955aff04> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_d030b0e92b1569b0> (architecture <>) from library <work>.

Elaborating entity <ri_to_c_entity_a6c62beeec> (architecture <structural>) from library <work>.

Elaborating entity <concat_ed1960f5a8> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_c3c0e847be> (architecture <behavior>) from library <work>.

Elaborating entity <constant_df65ba8bae> (architecture <behavior>) from library <work>.

Elaborating entity <constant_190b65ebff> (architecture <behavior>) from library <work>.

Elaborating entity <sel_replicate_entity_6b1abd12c1> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_9dac855f79> (architecture <structural>) from library <work>.

Elaborating entity <relational_01718d4f17> (architecture <behavior>) from library <work>.

Elaborating entity <xldpram_dist_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <dmg_72_97b1384ea233b22e> (architecture <>) from library <work>.

Elaborating entity <fft_unscrambler_entity_6d96c4874c> (architecture <structural>) from library <work>.

Elaborating entity <reorder_entity_dc62965e8e> (architecture <structural>) from library <work>.

Elaborating entity <addr_expand_entity_1a307126c1> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addr_replicate_entity_a0f3569ab5> (architecture <structural>) from library <work>.

Elaborating entity <bussify_entity_3a903bd914> (architecture <structural>) from library <work>.

Elaborating entity <concat_f2f6490a28> (architecture <behavior>) from library <work>.

Elaborating entity <buf0_entity_86461d58d5> (architecture <structural>) from library <work>.

Elaborating entity <xlspram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_59ac5a13d6d08875> (architecture <>) from library <work>.

Elaborating entity <current_map_entity_93185f7f48> (architecture <structural>) from library <work>.

Elaborating entity <xldpram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_71ee2287586fd244> (architecture <>) from library <work>.

Elaborating entity <rep_addra_entity_1368fc9b05> (architecture <structural>) from library <work>.

Elaborating entity <rep_wea_entity_f8bdd6b4fa> (architecture <structural>) from library <work>.

Elaborating entity <delay_7439478232> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <edge_detect_entity_64e4b1b900> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_408f0cc582283812> (architecture <>) from library <work>.

Elaborating entity <mux_c839fa4342> (architecture <behavior>) from library <work>.

Elaborating entity <we_expand_entity_edaecf01af> (architecture <structural>) from library <work>.

Elaborating entity <square_transposer_entity_e1dd275553> (architecture <structural>) from library <work>.

Elaborating entity <counter_0009e314f5> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 25251: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <db0_entity_bd24b067ff> (architecture <structural>) from library <work>.

Elaborating entity <dsync_entity_c5140ac835> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <fft_shift_entity_16bfd57803> (architecture <structural>) from library <work>.

Elaborating entity <fft_snap_entity_6f40b6873d> (architecture <structural>) from library <work>.

Elaborating entity <add_gen_entity_c38f311a87> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_f0cd8887791c131a> (architecture <>) from library <work>.

Elaborating entity <concat_1d665a7331> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_87cc993d41> (architecture <behavior>) from library <work>.

Elaborating entity <shift_892c2104f7> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bram_entity_5262375502> (architecture <structural>) from library <work>.

Elaborating entity <ctrl_entity_fbb6432d5c> (architecture <structural>) from library <work>.

Elaborating entity <fft_sync_entity_6718faa2ca> (architecture <structural>) from library <work>.

Elaborating entity <constant_7e2444d802> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_8ff2683c7d2a611c> (architecture <>) from library <work>.

Elaborating entity <logical_89333b145c> (architecture <behavior>) from library <work>.

Elaborating entity <ia_entity_ab92225e81> (architecture <structural>) from library <work>.

Elaborating entity <addsub_a62bd424ca> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 13799: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 13814: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <constant_37567836aa> (architecture <behavior>) from library <work>.

Elaborating entity <delay_bram_entity_b9a19993ed> (architecture <structural>) from library <work>.

Elaborating entity <counter_3ba0f48271> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 13093: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <xlspram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_cc15fa2ec33bfbe5> (architecture <>) from library <work>.

Elaborating entity <mux_286b77e019> (architecture <behavior>) from library <work>.

Elaborating entity <pulse_ext_entity_db3ef11f2b> (architecture <structural>) from library <work>.

Elaborating entity <counter_a1cad1a9ea> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 13686: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <posedge_entity_3c635beefd> (architecture <structural>) from library <work>.

Elaborating entity <load_bins_entity_885e4687bc> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_2446b11135c8d90d> (architecture <>) from library <work>.

Elaborating entity <mixer_even_entity_93fe5ae968> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_01f20788c65fc765> (architecture <addsb_11_0_01f20788c65fc765_a>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_04b61ccbd787305e> (architecture <addsb_11_0_04b61ccbd787305e_a>) from library <work>.

Elaborating entity <xlmult_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 25592: Assignment to internal_core_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 25594: Assignment to nd ignored, since the identifier is never used

Elaborating entity <mult_11_2_ae0f890000d3d152> (architecture <>) from library <work>.

Elaborating entity <ri_to_c1_entity_2ed54be1ba> (architecture <structural>) from library <work>.

Elaborating entity <mixerout_entity_23b917c6c1> (architecture <structural>) from library <work>.

Elaborating entity <delay_93ae8f3a04> (architecture <behavior>) from library <work>.

Elaborating entity <add_gen_entity_d2221d4b12> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_dcda492d69e69f28> (architecture <>) from library <work>.

Elaborating entity <concat_20d00231a3> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_cdadd4d72d> (architecture <behavior>) from library <work>.

Elaborating entity <shift_1849b165de> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <basic_ctrl_entity_3e455a7c1b> (architecture <structural>) from library <work>.

Elaborating entity <bram_entity_c760f89928> (architecture <structural>) from library <work>.

Elaborating entity <calc_add_entity_9798cbd3b9> (architecture <structural>) from library <work>.

Elaborating entity <concat_1658f5c814> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <mux_fe93adb3c8> (architecture <behavior>) from library <work>.

Elaborating entity <ctrl_entity_e8405d6bd3> (architecture <structural>) from library <work>.

Elaborating entity <mux_81f00cece7> (architecture <behavior>) from library <work>.

Elaborating entity <mux_674531f69e> (architecture <behavior>) from library <work>.

Elaborating entity <mux_6ec07dbeb8> (architecture <behavior>) from library <work>.

Elaborating entity <mux_387191112d> (architecture <behavior>) from library <work>.

Elaborating entity <mux_c7fc178374> (architecture <behavior>) from library <work>.

Elaborating entity <mux_a837cccb97> (architecture <behavior>) from library <work>.

Elaborating entity <one_gbe_entity_deea7e5d1b> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <parallel_to_serial_converter_entity_7ac324252e> (architecture <structural>) from library <work>.

Elaborating entity <shifter_unit10_entity_b521f8780b> (architecture <structural>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit11_entity_0768a36be3> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit12_entity_b06b3ee6db> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit13_entity_80ff41389d> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit14_entity_3495949972> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit15_entity_074584e5a2> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit16_entity_bf1fb11404> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit1_entity_d42644f0e7> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit2_entity_d32c348947> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit3_entity_a02920d3a6> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit4_entity_e8048458bc> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit5_entity_5802be2464> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit6_entity_5b576fd683> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit7_entity_9889771ce7> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit8_entity_24d78028a2> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shifter_unit9_entity_1828ae72d7> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pfb_fir2_entity_d668b6f268> (architecture <structural>) from library <work>.

Elaborating entity <pol1_in1_coeffs_entity_66e86f0cb5> (architecture <structural>) from library <work>.

Elaborating entity <concat_2b477872fe> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <reinterpret_a106f99236> (architecture <behavior>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_b355163dcc98d152> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_5e0d5e3feae7c146> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_0ab69a8bd13b8f15> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_110ef86ad32adb7b> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_52bfb73575709bd7> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_1e69bed9c31dfa5e> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_80b41e07f1b9f9e7> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_34dec6b258cac0f2> (architecture <>) from library <work>.

Elaborating entity <pol1_in1_first_tap_entity_cb5a0fcb1d> (architecture <structural>) from library <work>.

Elaborating entity <c_to_ri8_entity_c11f4b42df> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_bram_entity_7bcb3fe81a> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_limit_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_1f06b71632254894> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 1576: Replacing existing netlist cntr_11_0_1f06b71632254894()

Elaborating entity <xlspram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_328d7e82706216a4> (architecture <>) from library <work>.

Elaborating entity <mult_24652a115f> (architecture <behavior>) from library <work>.

Elaborating entity <ri_to_c_entity_6f517952cf> (architecture <structural>) from library <work>.

Elaborating entity <concat_b57c4be2de> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_3fb4604c01> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pol1_in1_last_tap_entity_98498d4b32> (architecture <structural>) from library <work>.

Elaborating entity <concat_c9ea4507fb> (architecture <behavior>) from library <work>.

Elaborating entity <pfb_add_tree_entity_e0273a23e0> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_cafede2303> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_dfc9436ad431ee27> (architecture <addsb_11_0_dfc9436ad431ee27_a>) from library <work>.

Elaborating entity <adder_tree2_entity_2bda7bdc76> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <reinterpret_4bf1ad328a> (architecture <behavior>) from library <work>.

Elaborating entity <ri_to_c_entity_81de5d2889> (architecture <structural>) from library <work>.

Elaborating entity <concat_6188124172> (architecture <behavior>) from library <work>.

Elaborating entity <scale_a83099c230> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pol1_in1_tap2_entity_7c31495a31> (architecture <structural>) from library <work>.

Elaborating entity <concat_d2bebd35da> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pol1_in1_tap3_entity_5e850f1895> (architecture <structural>) from library <work>.

Elaborating entity <concat_c8cd4b9ca8> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pol1_in1_tap4_entity_9378d99f25> (architecture <structural>) from library <work>.

Elaborating entity <concat_e3400f48bc> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pol1_in1_tap5_entity_92949d4b5f> (architecture <structural>) from library <work>.

Elaborating entity <concat_0b00b25e49> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pol1_in1_tap6_entity_e6bf5827c7> (architecture <structural>) from library <work>.

Elaborating entity <concat_ab12067065> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pol1_in1_tap7_entity_e8914d71ea> (architecture <structural>) from library <work>.

Elaborating entity <concat_ad8008664e> (architecture <behavior>) from library <work>.

Elaborating entity <pol1_in2_coeffs_entity_a55017a1cc> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_71a5af829a75ed2e> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_c4f5525aae3b7cc2> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_60732526a32585a3> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_ae0ddec0927f04a0> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_9054aea18ca2eda6> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_4517334a65f39fdf> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_ebbcdb89d25d5e19> (architecture <>) from library <work>.

Elaborating entity <xlsprom_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_51c8ac5d548aeae7> (architecture <>) from library <work>.

Elaborating entity <pol1_in2_last_tap_entity_e4addf587e> (architecture <structural>) from library <work>.

Elaborating entity <pfb_add_tree_entity_7fa441029d> (architecture <structural>) from library <work>.

Elaborating entity <posedge2_entity_c0d9104a95> (architecture <structural>) from library <work>.

Elaborating entity <posedge8_entity_54be68dc15> (architecture <structural>) from library <work>.

Elaborating entity <pps_start_entity_dd88f848af> (architecture <structural>) from library <work>.

Elaborating entity <pulse_ext1_entity_19505637df> (architecture <structural>) from library <work>.

Elaborating entity <posedge_entity_615db1824e> (architecture <structural>) from library <work>.

Elaborating entity <pulse_ext4_entity_8af5e19160> (architecture <structural>) from library <work>.

Elaborating entity <constant_24fe963a89> (architecture <behavior>) from library <work>.

Elaborating entity <counter_5c641735c7> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" Line 26539: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <relational_7f67627fe4> (architecture <behavior>) from library <work>.

Elaborating entity <pulse_ext5_entity_9f81f134b9> (architecture <structural>) from library <work>.

Elaborating entity <constant_e054d850c5> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_47f006c1c8a0d9ca> (architecture <>) from library <work>.

Elaborating entity <relational_acb3c05dd0> (architecture <behavior>) from library <work>.

Elaborating entity <pulse_ext6_entity_fb8364835b> (architecture <structural>) from library <work>.

Elaborating entity <constant_a7b85580da> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_ed02d0c03a6c5e46> (architecture <>) from library <work>.

Elaborating entity <qdr_lut_entity_36237efa01> (architecture <structural>) from library <work>.

Elaborating entity <constant_19562ab42f> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_4246ea65a9> (architecture <behavior>) from library <work>.

Elaborating entity <delay_a8953e790b> (architecture <behavior>) from library <work>.

Elaborating entity <delay_241f4fc903> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <qdr0_entity_d441e1a7c0> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bitbasher_7f79f7d703> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_8b4279cdc5> (architecture <behavior>) from library <work>.

Elaborating entity <bitbasher_34778e1824> (architecture <behavior>) from library <work>.

Elaborating entity <qdr1_entity_acdff3db75> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_151459306d> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <we_qdr_entity_c92134ab7a> (architecture <structural>) from library <work>.

Elaborating entity <rawfftbin_entity_13c7b5a3c5> (architecture <structural>) from library <work>.

Elaborating entity <add_gen_entity_281412ce03> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_0532334f8152a761> (architecture <>) from library <work>.

Elaborating entity <concat_a1e3f9e7e9> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <shift_07a28c25d6> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <basic_ctrl_entity_d5a6733d17> (architecture <structural>) from library <work>.

Elaborating entity <bram_entity_1b0b279e9d> (architecture <structural>) from library <work>.

Elaborating entity <ctrl_entity_962c7c5a78> (architecture <structural>) from library <work>.

Elaborating entity <relational_a4ff7b3f59> (architecture <behavior>) from library <work>.

Elaborating entity <rx_ack_entity_a4f38b1ca4> (architecture <structural>) from library <work>.

Elaborating entity <rx_rst_entity_bc03cac20a> (architecture <structural>) from library <work>.

Elaborating entity <counter_2943023fcf> (architecture <behavior>) from library <work>.

Elaborating entity <xlspram_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_916677c90b373a35> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <start_dac_entity_56f0ebcf6a> (architecture <structural>) from library <work>.

Elaborating entity <sync_entity_c3f2a66b6a> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_blast_0209_dds305> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_4762233ff70c041e> (architecture <>) from library <work>.

Elaborating entity <accum_len_entity_62629f9116> (architecture <structural>) from library <work>.

Elaborating entity <accum_reset_entity_11d9bc073f> (architecture <structural>) from library <work>.

Elaborating entity <relational_e415e473bb> (architecture <behavior>) from library <work>.

Elaborating entity <tx_destip_entity_b9b3944cba> (architecture <structural>) from library <work>.

Elaborating entity <tx_destport_entity_fba435391b> (architecture <structural>) from library <work>.

Elaborating entity <tx_rst_entity_df33bbb24d> (architecture <structural>) from library <work>.

Elaborating entity <x12to0_entity_c0fc6704db> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <reinterpret_120751dc4b> (architecture <behavior>) from library <work>.

Elaborating entity <ri_to_c_entity_c77832b36a> (architecture <structural>) from library <work>.

Elaborating entity <default_clock_driver_blast_0209_dds305> (architecture <structural>) from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <blast_0209_dds305_cw>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305_cw.vhd".
    Set property "syn_black_box = true" for instance <persistentdff_inst>.
    Set property "syn_noprune = true" for instance <persistentdff_inst>.
    Set property "optimize_primitives = false" for instance <persistentdff_inst>.
    Set property "dont_touch = true" for instance <persistentdff_inst>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x564>.
    Set property "syn_keep = true" for signal <persistentdff_inst_q>.
    Set property "KEEP = TRUE" for signal <persistentdff_inst_q>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <blast_0209_dds305_cw> synthesized.

Synthesizing Unit <blast_0209_dds305>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <blast_0209_dds305_accum_snap_bram_data_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_adc_snap_bram_data_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_fft_snap_bram_data_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_mixerout_bram_data_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_one_gbe_app_dbg_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_one_gbe_app_rx_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_one_gbe_app_rx_srcip> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_one_gbe_app_rx_srcport> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_rawfftbin_bram_data_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_adc_mkid_user_sync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_one_gbe_app_dbg_dvld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_one_gbe_app_rx_badframe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_one_gbe_app_rx_dvld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_one_gbe_app_rx_eof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_one_gbe_app_rx_overrun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_one_gbe_app_tx_afull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_one_gbe_app_tx_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_qdr_lut_qdr0_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_qdr_lut_qdr0_cal_fail> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_qdr_lut_qdr0_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_qdr_lut_qdr0_phy_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_qdr_lut_qdr1_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_qdr_lut_qdr1_cal_fail> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_qdr_lut_qdr1_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blast_0209_dds305_qdr_lut_qdr1_phy_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 68354: Output port <c_out> of the instance <addsub1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <blast_0209_dds305> synthesized.

Synthesizing Unit <accum_snap_entity_c908e90a25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <accum_snap_entity_c908e90a25> synthesized.

Synthesizing Unit <delay_09771002d6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <delay_09771002d6> synthesized.

Synthesizing Unit <add_gen_entity_9a8e3b8d33>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_gen_entity_9a8e3b8d33> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_ce2b8528998e57e3"
        op_width = 14
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_1> synthesized.

Synthesizing Unit <concat_0d26a0854a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_0d26a0854a> synthesized.

Synthesizing Unit <xlconvert_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 18
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_1> synthesized.

Synthesizing Unit <convert_func_call_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 18
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_1> synthesized.

Synthesizing Unit <delay_9f02caa990>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <delay_9f02caa990> synthesized.

Synthesizing Unit <delay_67ef71f6b4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <delay_67ef71f6b4> synthesized.

Synthesizing Unit <delay_ee0f706095>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <delay_ee0f706095> synthesized.

Synthesizing Unit <edge_detect_entity_27b9bc22ff>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <edge_detect_entity_27b9bc22ff> synthesized.

Synthesizing Unit <logical_f6397bdee1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <logical_f6397bdee1> synthesized.

Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <inverter_e5b38cca3b> synthesized.

Synthesizing Unit <inverter_6844eee868>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_22_20>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <inverter_6844eee868> synthesized.

Synthesizing Unit <logical_799f62af22>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_799f62af22> synthesized.

Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_aacf6e1b0e> synthesized.

Synthesizing Unit <logical_954ee29728>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_954ee29728> synthesized.

Synthesizing Unit <xlregister_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        d_width = 1
        init_value = "1"
    Summary:
	no macro.
Unit <xlregister_1> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        init_index = 2
        init_value = "1"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        init_index = 2
        init_value = "1"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_1.fdse_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <shift_718ef321c4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <op_mem_46_20(0)>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <shift_718ef321c4> synthesized.

Synthesizing Unit <xlslice_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 12
        new_lsb = 0
        x_width = 14
        y_width = 13
WARNING:Xst:647 - Input <x<13:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_1> synthesized.

Synthesizing Unit <xlslice_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 12
        new_lsb = 4
        x_width = 14
        y_width = 9
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<13:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_2> synthesized.

Synthesizing Unit <xlslice_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 13
        new_lsb = 13
        x_width = 14
        y_width = 1
WARNING:Xst:647 - Input <x<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_3> synthesized.

Synthesizing Unit <basic_ctrl_entity_735d6524c5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <basic_ctrl_entity_735d6524c5> synthesized.

Synthesizing Unit <constant_6293007044>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_6293007044> synthesized.

Synthesizing Unit <dram_munge_entity_9ed6f8ea3d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <dram_munge_entity_9ed6f8ea3d> synthesized.

Synthesizing Unit <constant_cda50df78a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_cda50df78a> synthesized.

Synthesizing Unit <constant_a7e2bb9e12>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a7e2bb9e12> synthesized.

Synthesizing Unit <constant_e8ddc079e9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_e8ddc079e9> synthesized.

Synthesizing Unit <constant_3a9a3daeb9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_3a9a3daeb9> synthesized.

Synthesizing Unit <concat_fd1ce36c4a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_fd1ce36c4a> synthesized.

Synthesizing Unit <constant_91ef1678ca>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_91ef1678ca> synthesized.

Synthesizing Unit <mux_5441ad2d93>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mux_5441ad2d93> synthesized.

Synthesizing Unit <counter_caa2b01eef>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_reg_20_23>.
    Found 1-bit adder for signal <count_reg_20_23[0]_PWR_44_o_add_2_OUT(0)> created at line 15985.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_caa2b01eef> synthesized.

Synthesizing Unit <constant_963ed6358a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_963ed6358a> synthesized.

Synthesizing Unit <counter_26bd51c4ba>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <count_reg_20_23>.
    Found 2-bit adder for signal <count_reg_20_23[1]_GND_129_o_add_2_OUT> created at line 16074.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <counter_26bd51c4ba> synthesized.

Synthesizing Unit <mux_ddf27bda35>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 272-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred 272 D-type flip-flop(s).
Unit <mux_ddf27bda35> synthesized.

Synthesizing Unit <xlregister_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        d_width = 128
        init_value = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_2> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 128
        init_index = 2
        init_value = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 128
        init_index = 2
        init_value = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[35].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[36].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[37].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[38].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[39].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[40].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[41].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[42].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[43].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[44].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[45].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[46].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[47].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[48].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[49].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[50].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[51].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[52].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[53].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[54].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[55].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[56].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[57].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[58].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[59].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[60].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[61].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[62].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[63].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[64].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[65].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[66].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[67].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[68].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[69].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[70].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[71].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[72].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[73].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[74].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[75].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[76].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[77].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[78].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[79].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[80].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[81].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[82].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[83].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[84].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[85].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[86].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[87].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[88].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[89].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[90].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[91].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[92].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[93].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[94].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[95].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[96].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[97].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[98].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[99].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[100].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[101].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[102].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[103].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[104].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[105].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[106].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[107].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[108].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[109].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[110].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[111].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[112].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[113].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[114].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[115].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[116].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[117].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[118].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[119].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[120].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[121].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[122].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[123].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[124].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[125].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[126].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[127].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <relational_5f1eb17108>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator equal for signal <result_12_3_rel> created at line 15825
    Summary:
	inferred   1 Comparator(s).
Unit <relational_5f1eb17108> synthesized.

Synthesizing Unit <mux_d99e59b6d4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_d99e59b6d4> synthesized.

Synthesizing Unit <edge_detect1_entity_a1c15fd7db>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <edge_detect1_entity_a1c15fd7db> synthesized.

Synthesizing Unit <xldelay_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_1> synthesized.

Synthesizing Unit <synth_reg_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_1> synthesized.

Synthesizing Unit <srl17e_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_1> synthesized.

Synthesizing Unit <logical_dfe2dded7f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_dfe2dded7f> synthesized.

Synthesizing Unit <xlslice_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_4> synthesized.

Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_80f90b97d0> synthesized.

Synthesizing Unit <xlregister_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        d_width = 1
        init_value = "0"
    Summary:
	no macro.
Unit <xlregister_3> synthesized.

Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        init_index = 2
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_3> synthesized.

Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        init_index = 2
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_3> synthesized.

Synthesizing Unit <xlslice_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_5> synthesized.

Synthesizing Unit <xlslice_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 2
        new_lsb = 2
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_6> synthesized.

Synthesizing Unit <bram_entity_14100e7e22>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bram_entity_14100e7e22> synthesized.

Synthesizing Unit <calc_add_entity_bd3853bc75>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <calc_add_entity_bd3853bc75> synthesized.

Synthesizing Unit <addsub_c13097e33e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 16214: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <op_mem_91_20_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cout_mem_92_22_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit subtractor for signal <n0021> created at line 16228.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c13097e33e> synthesized.

Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 3
        init_index = 2
        init_value = "010"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_4> synthesized.

Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 3
        init_index = 2
        init_value = "010"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_1.fdse_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_4> synthesized.

Synthesizing Unit <concat_e27c8b361a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_e27c8b361a> synthesized.

Synthesizing Unit <xlconvert_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 9
        din_bin_pt = 0
        din_arith = 1
        dout_width = 9
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_2> synthesized.

Synthesizing Unit <convert_func_call_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 9
        din_bin_pt = 0
        din_arith = 1
        dout_width = 9
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_2> synthesized.

Synthesizing Unit <xlslice_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 9
        y_width = 1
WARNING:Xst:647 - Input <x<8:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_7> synthesized.

Synthesizing Unit <xlslice_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 8
        new_lsb = 1
        x_width = 9
        y_width = 8
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_8> synthesized.

Synthesizing Unit <mux_1c9c15de9c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_1c9c15de9c> synthesized.

Synthesizing Unit <xlconvert_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 128
        din_bin_pt = 0
        din_arith = 1
        dout_width = 128
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_3> synthesized.

Synthesizing Unit <convert_func_call_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 128
        din_bin_pt = 0
        din_arith = 1
        dout_width = 128
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_3> synthesized.

Synthesizing Unit <xlconvert_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_4> synthesized.

Synthesizing Unit <convert_func_call_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_4> synthesized.

Synthesizing Unit <munge_in_entity_bfbd9f3801>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <munge_in_entity_bfbd9f3801> synthesized.

Synthesizing Unit <join_entity_628a03ad90>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <join_entity_628a03ad90> synthesized.

Synthesizing Unit <concat_b11ec1c0d4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_b11ec1c0d4> synthesized.

Synthesizing Unit <reinterpret_c5d4d59b73>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_c5d4d59b73> synthesized.

Synthesizing Unit <reinterpret_28b9ecc6fc>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_28b9ecc6fc> synthesized.

Synthesizing Unit <split_entity_23fd67f277>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <split_entity_23fd67f277> synthesized.

Synthesizing Unit <xlslice_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 31
        new_lsb = 0
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<127:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_9> synthesized.

Synthesizing Unit <xlslice_10>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 63
        new_lsb = 32
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_10> synthesized.

Synthesizing Unit <xlslice_11>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 95
        new_lsb = 64
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:96>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_11> synthesized.

Synthesizing Unit <xlslice_12>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 127
        new_lsb = 96
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<95:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_12> synthesized.

Synthesizing Unit <ctrl_entity_8c23256422>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ctrl_entity_8c23256422> synthesized.

Synthesizing Unit <delay_2b0feb00fb>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_2b0feb00fb> synthesized.

Synthesizing Unit <xlslice_13>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 31
        new_lsb = 0
        x_width = 32
        y_width = 32
    Summary:
	no macro.
Unit <xlslice_13> synthesized.

Synthesizing Unit <status_entity_1610992e91>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <status_entity_1610992e91> synthesized.

Synthesizing Unit <xlpassthrough_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 32
        dout_width = 32
    Summary:
	no macro.
Unit <xlpassthrough_1> synthesized.

Synthesizing Unit <xlconvert_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 32
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_5> synthesized.

Synthesizing Unit <convert_func_call_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 32
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_5> synthesized.

Synthesizing Unit <accum_30e7444a38>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <accum_reg_41_23>.
    Found 32-bit adder for signal <accum_reg_41_23[31]_cast_51_42[31]_add_1_OUT> created at line 26795.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <accum_30e7444a38> synthesized.

Synthesizing Unit <adc_mkid_entity_aa08432fe2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <adc_mkid_entity_aa08432fe2> synthesized.

Synthesizing Unit <conv_entity_33e4e5654a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <conv_entity_33e4e5654a> synthesized.

Synthesizing Unit <concat_9769d05421>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_9769d05421> synthesized.

Synthesizing Unit <inverter_e2b989a05e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <op_mem_22_20_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <inverter_e2b989a05e> synthesized.

Synthesizing Unit <reinterpret_8f5500aea5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_8f5500aea5> synthesized.

Synthesizing Unit <xlslice_14>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 11
        new_lsb = 11
        x_width = 12
        y_width = 1
WARNING:Xst:647 - Input <x<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_14> synthesized.

Synthesizing Unit <xlslice_15>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 10
        new_lsb = 0
        x_width = 12
        y_width = 11
WARNING:Xst:647 - Input <x<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_15> synthesized.

Synthesizing Unit <adc_snap_entity_7e674f563c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <adc_snap_entity_7e674f563c> synthesized.

Synthesizing Unit <delay_cf4f99539f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <delay_cf4f99539f> synthesized.

Synthesizing Unit <add_gen_entity_6b4e2cb58b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_gen_entity_6b4e2cb58b> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_1bcc81fd2717e42f"
        op_width = 14
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_2> synthesized.

Synthesizing Unit <delay_e2d047c154>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <delay_e2d047c154> synthesized.

Synthesizing Unit <xlslice_16>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 12
        new_lsb = 3
        x_width = 14
        y_width = 10
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<13:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_16> synthesized.

Synthesizing Unit <basic_ctrl_entity_ca2b1806d1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <basic_ctrl_entity_ca2b1806d1> synthesized.

Synthesizing Unit <dram_munge_entity_cb5befed27>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <dram_munge_entity_cb5befed27> synthesized.

Synthesizing Unit <concat_1cf6dd7a8c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_1cf6dd7a8c> synthesized.

Synthesizing Unit <mux_5b4e0018fe>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mux_5b4e0018fe> synthesized.

Synthesizing Unit <mux_d10510a905>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 144-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred 144 D-type flip-flop(s).
Unit <mux_d10510a905> synthesized.

Synthesizing Unit <xlregister_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        d_width = 64
        init_value = "0000000000000000000000000000000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_4> synthesized.

Synthesizing Unit <synth_reg_w_init_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 64
        init_index = 2
        init_value = "0000000000000000000000000000000000000000000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_5> synthesized.

Synthesizing Unit <single_reg_w_init_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 64
        init_index = 2
        init_value = "0000000000000000000000000000000000000000000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[35].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[36].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[37].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[38].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[39].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[40].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[41].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[42].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[43].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[44].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[45].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[46].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[47].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[48].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[49].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[50].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[51].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[52].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[53].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[54].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[55].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[56].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[57].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[58].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[59].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[60].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[61].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[62].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[63].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_5> synthesized.

Synthesizing Unit <bram_entity_e0a701a102>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bram_entity_e0a701a102> synthesized.

Synthesizing Unit <calc_add_entity_ac7ea3e703>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <calc_add_entity_ac7ea3e703> synthesized.

Synthesizing Unit <concat_1d98d96b58>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_1d98d96b58> synthesized.

Synthesizing Unit <xlconvert_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 10
        din_bin_pt = 0
        din_arith = 1
        dout_width = 10
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_6> synthesized.

Synthesizing Unit <convert_func_call_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 10
        din_bin_pt = 0
        din_arith = 1
        dout_width = 10
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_6> synthesized.

Synthesizing Unit <xlslice_17>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 10
        y_width = 1
WARNING:Xst:647 - Input <x<9:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_17> synthesized.

Synthesizing Unit <xlslice_18>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 9
        new_lsb = 1
        x_width = 10
        y_width = 9
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_18> synthesized.

Synthesizing Unit <mux_4fe5face7f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_4fe5face7f> synthesized.

Synthesizing Unit <xlconvert_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 64
        din_bin_pt = 0
        din_arith = 1
        dout_width = 64
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_7> synthesized.

Synthesizing Unit <convert_func_call_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 64
        din_bin_pt = 0
        din_arith = 1
        dout_width = 64
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_7> synthesized.

Synthesizing Unit <munge_in_entity_b453ddae89>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <munge_in_entity_b453ddae89> synthesized.

Synthesizing Unit <join_entity_aefcecb885>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <join_entity_aefcecb885> synthesized.

Synthesizing Unit <concat_62c4475a80>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_62c4475a80> synthesized.

Synthesizing Unit <reinterpret_9a13f6a2a0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_9a13f6a2a0> synthesized.

Synthesizing Unit <split_entity_2d71950948>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <split_entity_2d71950948> synthesized.

Synthesizing Unit <xlslice_19>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 31
        new_lsb = 0
        x_width = 64
        y_width = 32
WARNING:Xst:647 - Input <x<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_19> synthesized.

Synthesizing Unit <xlslice_20>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 63
        new_lsb = 32
        x_width = 64
        y_width = 32
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_20> synthesized.

Synthesizing Unit <ctrl_entity_69255d7c25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ctrl_entity_69255d7c25> synthesized.

Synthesizing Unit <adc_snap_trig_entity_fe125d08a4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <adc_snap_trig_entity_fe125d08a4> synthesized.

Synthesizing Unit <delay_672d2b8d1e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <delay_672d2b8d1e> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_c0b46a46c1db574d"
        a_width = 10
        a_bin_pt = 0
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 10
        b_bin_pt = 0
        b_arith = 1
        s_width = 10
        s_bin_pt = 0
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 11
        full_s_arith = 1
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 11
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_blast_0209_dds305_1> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_1f06b71632254894"
        op_width = 9
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp5.core_instance5>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_3> synthesized.

Synthesizing Unit <bins_entity_ba5c42e40f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bins_entity_ba5c42e40f> synthesized.

Synthesizing Unit <bus_create1_entity_e98d453ec1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_create1_entity_e98d453ec1> synthesized.

Synthesizing Unit <concat_8b51f4067b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_8b51f4067b> synthesized.

Synthesizing Unit <reinterpret_7025463ea8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_7025463ea8> synthesized.

Synthesizing Unit <bus_create5_entity_bdb10f7b98>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_create5_entity_bdb10f7b98> synthesized.

Synthesizing Unit <reinterpret_3f7e3674f6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_3f7e3674f6> synthesized.

Synthesizing Unit <bus_create7_entity_53d16b4e65>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_create7_entity_53d16b4e65> synthesized.

Synthesizing Unit <concat_a369e00c6b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_a369e00c6b> synthesized.

Synthesizing Unit <c_to_ri3_entity_f97ac79861>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <c_to_ri3_entity_f97ac79861> synthesized.

Synthesizing Unit <reinterpret_9a0fa0f632>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_9a0fa0f632> synthesized.

Synthesizing Unit <xlslice_21>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 17
        new_lsb = 0
        x_width = 36
        y_width = 18
WARNING:Xst:647 - Input <x<35:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_21> synthesized.

Synthesizing Unit <xlslice_22>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 35
        new_lsb = 18
        x_width = 36
        y_width = 18
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_22> synthesized.

Synthesizing Unit <c_to_ri5_entity_9f5d726fc2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <c_to_ri5_entity_9f5d726fc2> synthesized.

Synthesizing Unit <reinterpret_63700884f5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_63700884f5> synthesized.

Synthesizing Unit <xlslice_23>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 18
        new_lsb = 0
        x_width = 38
        y_width = 19
WARNING:Xst:647 - Input <x<37:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_23> synthesized.

Synthesizing Unit <xlslice_24>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 37
        new_lsb = 19
        x_width = 38
        y_width = 19
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_24> synthesized.

Synthesizing Unit <chan_select_entity_606dfa777f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <chan_select_entity_606dfa777f> synthesized.

Synthesizing Unit <concat_c3ccc04d1a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_c3ccc04d1a> synthesized.

Synthesizing Unit <constant_498bc68c14>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_498bc68c14> synthesized.

Synthesizing Unit <constant_68d110842c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_68d110842c> synthesized.

Synthesizing Unit <constant_c392aa8a91>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_c392aa8a91> synthesized.

Synthesizing Unit <constant_f1ac4bddff>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_f1ac4bddff> synthesized.

Synthesizing Unit <xlconvert_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 12
        din_bin_pt = 11
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 15
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_8> synthesized.

Synthesizing Unit <convert_func_call_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 12
        din_bin_pt = 11
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 15
        dout_arith = 2
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_8> synthesized.

Synthesizing Unit <xlconvert_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 1
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_9> synthesized.

Synthesizing Unit <xlconvert_10>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_10> synthesized.

Synthesizing Unit <convert_func_call_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_9> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_121582607093004b"
        op_width = 20
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_4> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_7e7fb47e39adf4da"
        op_width = 32
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp28.core_instance28>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_5> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_bf568bdf3cd9f9c7"
        op_width = 11
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp29.core_instance29>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_6> synthesized.

Synthesizing Unit <dac_mkid1_entity_70d3ed7c4a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <dac_mkid1_entity_70d3ed7c4a> synthesized.

Synthesizing Unit <xlconvert_11>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 16
        din_bin_pt = 15
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 15
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_11> synthesized.

Synthesizing Unit <convert_func_call_10>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 16
        din_bin_pt = 15
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 15
        dout_arith = 2
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_10> synthesized.

Synthesizing Unit <dac_reset_entity_a0b5aac069>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <dac_reset_entity_a0b5aac069> synthesized.

Synthesizing Unit <dds_shift0_entity_6ed64f8cf1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 34009: Output port <douta> of the instance <dual_port_ram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dds_shift0_entity_6ed64f8cf1> synthesized.

Synthesizing Unit <addsub_5da0e88a67>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 17072: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 9-bit register for signal <op_mem_91_20(0)>.
    Found 9-bit subtractor for signal <internal_s_71_5_addsub(8:0)> created at line 17043.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <addsub_5da0e88a67> synthesized.

Synthesizing Unit <xldpram_blast_0209_dds305_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_a9cd3afac42c99fd"
        c_width_a = 32
        c_address_width_a = 9
        c_width_b = 32
        c_address_width_b = 9
        c_has_sinita = 0
        c_has_sinitb = 0
        latency = 2
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_blast_0209_dds305_1> synthesized.

Synthesizing Unit <counter_ca85bf174a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <count_reg_20_23>.
    Found 9-bit adder for signal <count_reg_20_23[8]_GND_810_o_add_0_OUT> created at line 17461.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <counter_ca85bf174a> synthesized.

Synthesizing Unit <dds_shift2_entity_4845de00b1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 34105: Output port <douta> of the instance <dual_port_ram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dds_shift2_entity_4845de00b1> synthesized.

Synthesizing Unit <xldpram_blast_0209_dds305_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_be7f7464ba730ea5"
        c_width_a = 16
        c_address_width_a = 9
        c_width_b = 16
        c_address_width_b = 9
        c_has_sinita = 0
        c_has_sinitb = 0
        latency = 2
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_blast_0209_dds305_2> synthesized.

Synthesizing Unit <dds_shift_entity_9ba88dfbb1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <dds_shift_entity_9ba88dfbb1> synthesized.

Synthesizing Unit <xldelay_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 72
        latency = 2
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_2> synthesized.

Synthesizing Unit <synth_reg_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 72
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_2> synthesized.

Synthesizing Unit <srl17e_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 72
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[50].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[50].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[51].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[51].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[52].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[52].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[53].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[53].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[54].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[54].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[55].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[55].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[56].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[56].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[57].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[57].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[58].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[58].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[59].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[59].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[60].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[60].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[61].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[61].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[62].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[62].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[63].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[63].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[64].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[64].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[65].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[65].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[66].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[66].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[67].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[67].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[68].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[68].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[69].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[69].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[70].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[70].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[71].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[71].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_2> synthesized.

Synthesizing Unit <xldelay_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 3
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_3> synthesized.

Synthesizing Unit <synth_reg_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 3
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_3> synthesized.

Synthesizing Unit <srl17e_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 3
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_3> synthesized.

Synthesizing Unit <xldelay_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 9
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_4> synthesized.

Synthesizing Unit <synth_reg_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 9
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_4> synthesized.

Synthesizing Unit <srl17e_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 9
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_4> synthesized.

Synthesizing Unit <xldelay_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 72
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_5> synthesized.

Synthesizing Unit <synth_reg_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 72
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_5> synthesized.

Synthesizing Unit <srl17e_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 72
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[50].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[51].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[52].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[53].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[54].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[55].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[56].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[57].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[58].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[59].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[60].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[61].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[62].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[63].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[64].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[65].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[66].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[67].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[68].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[69].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[70].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[71].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_5> synthesized.

Synthesizing Unit <xldelay_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 64
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_6> synthesized.

Synthesizing Unit <synth_reg_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 64
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_6> synthesized.

Synthesizing Unit <srl17e_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 64
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[50].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[51].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[52].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[53].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[54].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[55].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[56].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[57].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[58].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[59].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[60].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[61].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[62].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[63].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_6> synthesized.

Synthesizing Unit <xldelay_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 10
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_7> synthesized.

Synthesizing Unit <synth_reg_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 10
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_7> synthesized.

Synthesizing Unit <srl17e_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 10
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_7> synthesized.

Synthesizing Unit <xldelay_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 72
        latency = 3
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_8> synthesized.

Synthesizing Unit <synth_reg_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 72
        latency = 3
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_8> synthesized.

Synthesizing Unit <srl17e_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 72
        latency = 3
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[50].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[50].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[51].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[51].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[52].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[52].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[53].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[53].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[54].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[54].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[55].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[55].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[56].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[56].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[57].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[57].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[58].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[58].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[59].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[59].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[60].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[60].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[61].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[61].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[62].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[62].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[63].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[63].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[64].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[64].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[65].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[65].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[66].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[66].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[67].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[67].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[68].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[68].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[69].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[69].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[70].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[70].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[71].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[71].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_8> synthesized.

Synthesizing Unit <xldelay_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 32
        latency = 2
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_9> synthesized.

Synthesizing Unit <synth_reg_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 32
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_9> synthesized.

Synthesizing Unit <srl17e_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 32
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_9> synthesized.

Synthesizing Unit <xldelay_10>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 24
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_10> synthesized.

Synthesizing Unit <synth_reg_10>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 24
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_10> synthesized.

Synthesizing Unit <srl17e_10>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 24
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_10> synthesized.

Synthesizing Unit <xldelay_11>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 12
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_11> synthesized.

Synthesizing Unit <synth_reg_11>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 12
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_11> synthesized.

Synthesizing Unit <srl17e_11>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 12
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_11> synthesized.

Synthesizing Unit <xldelay_12>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 36
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_12> synthesized.

Synthesizing Unit <synth_reg_12>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 36
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_12> synthesized.

Synthesizing Unit <srl17e_12>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 36
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_12> synthesized.

Synthesizing Unit <xldelay_13>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 32
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_13> synthesized.

Synthesizing Unit <synth_reg_13>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 32
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_13> synthesized.

Synthesizing Unit <srl17e_13>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 32
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_13> synthesized.

Synthesizing Unit <xldelay_14>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 2
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_14> synthesized.

Synthesizing Unit <synth_reg_14>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_14> synthesized.

Synthesizing Unit <srl17e_14>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_14> synthesized.

Synthesizing Unit <delay_e18fb31a3d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_e18fb31a3d> synthesized.

Synthesizing Unit <xldelay_15>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 64
        latency = 3
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_15> synthesized.

Synthesizing Unit <synth_reg_15>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 64
        latency = 3
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_15> synthesized.

Synthesizing Unit <srl17e_15>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 64
        latency = 3
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[50].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[50].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[51].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[51].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[52].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[52].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[53].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[53].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[54].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[54].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[55].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[55].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[56].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[56].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[57].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[57].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[58].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[58].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[59].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[59].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[60].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[60].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[61].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[61].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[62].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[62].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[63].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[63].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_15> synthesized.

Synthesizing Unit <xldelay_16>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 18
        latency = 2
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_16> synthesized.

Synthesizing Unit <synth_reg_16>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 18
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_16> synthesized.

Synthesizing Unit <srl17e_16>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 18
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_16> synthesized.

Synthesizing Unit <xldelay_17>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 36
        latency = 2
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_17> synthesized.

Synthesizing Unit <synth_reg_17>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 36
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_17> synthesized.

Synthesizing Unit <srl17e_17>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 36
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_17> synthesized.

Synthesizing Unit <xldelay_18>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 8
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_18> synthesized.

Synthesizing Unit <synth_reg_18>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 8
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_18> synthesized.

Synthesizing Unit <srl17e_18>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 8
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_18> synthesized.

Synthesizing Unit <xldelay_19>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 512
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_19> synthesized.

Synthesizing Unit <synth_reg_19>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 512
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_19> synthesized.

Synthesizing Unit <srl17e_19>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 17
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_19> synthesized.

Synthesizing Unit <delay_2f957c0904>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <op_mem_20_24(1)>.
    Found 32-bit register for signal <op_mem_20_24(2)>.
    Found 32-bit register for signal <op_mem_20_24(3)>.
    Found 32-bit register for signal <op_mem_20_24(4)>.
    Found 32-bit register for signal <op_mem_20_24(5)>.
    Found 32-bit register for signal <op_mem_20_24(6)>.
    Found 32-bit register for signal <op_mem_20_24(7)>.
    Found 32-bit register for signal <op_mem_20_24(8)>.
    Found 32-bit register for signal <op_mem_20_24(9)>.
    Found 32-bit register for signal <op_mem_20_24(10)>.
    Found 32-bit register for signal <op_mem_20_24(11)>.
    Found 32-bit register for signal <op_mem_20_24(12)>.
    Found 32-bit register for signal <op_mem_20_24(13)>.
    Found 32-bit register for signal <op_mem_20_24(14)>.
    Found 32-bit register for signal <op_mem_20_24(15)>.
    Found 32-bit register for signal <op_mem_20_24(16)>.
    Found 32-bit register for signal <op_mem_20_24(17)>.
    Found 32-bit register for signal <op_mem_20_24(18)>.
    Found 32-bit register for signal <op_mem_20_24(19)>.
    Found 32-bit register for signal <op_mem_20_24(20)>.
    Found 32-bit register for signal <op_mem_20_24(21)>.
    Found 32-bit register for signal <op_mem_20_24(22)>.
    Found 32-bit register for signal <op_mem_20_24(23)>.
    Found 32-bit register for signal <op_mem_20_24(24)>.
    Found 32-bit register for signal <op_mem_20_24(25)>.
    Found 32-bit register for signal <op_mem_20_24(26)>.
    Found 32-bit register for signal <op_mem_20_24(27)>.
    Found 32-bit register for signal <op_mem_20_24(28)>.
    Found 32-bit register for signal <op_mem_20_24(29)>.
    Found 32-bit register for signal <op_mem_20_24(30)>.
    Found 32-bit register for signal <op_mem_20_24(31)>.
    Found 32-bit register for signal <op_mem_20_24(32)>.
    Found 32-bit register for signal <op_mem_20_24(33)>.
    Found 32-bit register for signal <op_mem_20_24(34)>.
    Found 32-bit register for signal <op_mem_20_24(35)>.
    Found 32-bit register for signal <op_mem_20_24(36)>.
    Found 32-bit register for signal <op_mem_20_24(37)>.
    Found 32-bit register for signal <op_mem_20_24(38)>.
    Found 32-bit register for signal <op_mem_20_24(39)>.
    Found 32-bit register for signal <op_mem_20_24(40)>.
    Found 32-bit register for signal <op_mem_20_24(41)>.
    Found 32-bit register for signal <op_mem_20_24(42)>.
    Found 32-bit register for signal <op_mem_20_24(43)>.
    Found 32-bit register for signal <op_mem_20_24(44)>.
    Found 32-bit register for signal <op_mem_20_24(45)>.
    Found 32-bit register for signal <op_mem_20_24(46)>.
    Found 32-bit register for signal <op_mem_20_24(47)>.
    Found 32-bit register for signal <op_mem_20_24(48)>.
    Found 32-bit register for signal <op_mem_20_24(49)>.
    Found 32-bit register for signal <op_mem_20_24(50)>.
    Found 32-bit register for signal <op_mem_20_24(51)>.
    Found 32-bit register for signal <op_mem_20_24(52)>.
    Found 32-bit register for signal <op_mem_20_24(53)>.
    Found 32-bit register for signal <op_mem_20_24(54)>.
    Found 32-bit register for signal <op_mem_20_24(55)>.
    Found 32-bit register for signal <op_mem_20_24(56)>.
    Found 32-bit register for signal <op_mem_20_24(57)>.
    Found 32-bit register for signal <op_mem_20_24(58)>.
    Found 32-bit register for signal <op_mem_20_24(59)>.
    Found 32-bit register for signal <op_mem_20_24(60)>.
    Found 32-bit register for signal <op_mem_20_24(61)>.
    Found 32-bit register for signal <op_mem_20_24(62)>.
    Found 32-bit register for signal <op_mem_20_24(63)>.
    Found 32-bit register for signal <op_mem_20_24(64)>.
    Found 32-bit register for signal <op_mem_20_24(65)>.
    Found 32-bit register for signal <op_mem_20_24(66)>.
    Found 32-bit register for signal <op_mem_20_24(67)>.
    Found 32-bit register for signal <op_mem_20_24(68)>.
    Found 32-bit register for signal <op_mem_20_24(69)>.
    Found 32-bit register for signal <op_mem_20_24(70)>.
    Found 32-bit register for signal <op_mem_20_24(71)>.
    Found 32-bit register for signal <op_mem_20_24(72)>.
    Found 32-bit register for signal <op_mem_20_24(73)>.
    Found 32-bit register for signal <op_mem_20_24(74)>.
    Found 32-bit register for signal <op_mem_20_24(75)>.
    Found 32-bit register for signal <op_mem_20_24(76)>.
    Found 32-bit register for signal <op_mem_20_24(77)>.
    Found 32-bit register for signal <op_mem_20_24(78)>.
    Found 32-bit register for signal <op_mem_20_24(79)>.
    Found 32-bit register for signal <op_mem_20_24(80)>.
    Found 32-bit register for signal <op_mem_20_24(81)>.
    Found 32-bit register for signal <op_mem_20_24(82)>.
    Found 32-bit register for signal <op_mem_20_24(83)>.
    Found 32-bit register for signal <op_mem_20_24(84)>.
    Found 32-bit register for signal <op_mem_20_24(85)>.
    Found 32-bit register for signal <op_mem_20_24(86)>.
    Found 32-bit register for signal <op_mem_20_24(87)>.
    Found 32-bit register for signal <op_mem_20_24(88)>.
    Found 32-bit register for signal <op_mem_20_24(89)>.
    Found 32-bit register for signal <op_mem_20_24(90)>.
    Found 32-bit register for signal <op_mem_20_24(91)>.
    Found 32-bit register for signal <op_mem_20_24(92)>.
    Found 32-bit register for signal <op_mem_20_24(93)>.
    Found 32-bit register for signal <op_mem_20_24(94)>.
    Found 32-bit register for signal <op_mem_20_24(95)>.
    Found 32-bit register for signal <op_mem_20_24(96)>.
    Found 32-bit register for signal <op_mem_20_24(97)>.
    Found 32-bit register for signal <op_mem_20_24(98)>.
    Found 32-bit register for signal <op_mem_20_24(99)>.
    Found 32-bit register for signal <op_mem_20_24(100)>.
    Found 32-bit register for signal <op_mem_20_24(101)>.
    Found 32-bit register for signal <op_mem_20_24(102)>.
    Found 32-bit register for signal <op_mem_20_24(103)>.
    Found 32-bit register for signal <op_mem_20_24(104)>.
    Found 32-bit register for signal <op_mem_20_24(105)>.
    Found 32-bit register for signal <op_mem_20_24(106)>.
    Found 32-bit register for signal <op_mem_20_24(107)>.
    Found 32-bit register for signal <op_mem_20_24(108)>.
    Found 32-bit register for signal <op_mem_20_24(109)>.
    Found 32-bit register for signal <op_mem_20_24(110)>.
    Found 32-bit register for signal <op_mem_20_24(111)>.
    Found 32-bit register for signal <op_mem_20_24(112)>.
    Found 32-bit register for signal <op_mem_20_24(113)>.
    Found 32-bit register for signal <op_mem_20_24(114)>.
    Found 32-bit register for signal <op_mem_20_24(115)>.
    Found 32-bit register for signal <op_mem_20_24(116)>.
    Found 32-bit register for signal <op_mem_20_24(117)>.
    Found 32-bit register for signal <op_mem_20_24(118)>.
    Found 32-bit register for signal <op_mem_20_24(119)>.
    Found 32-bit register for signal <op_mem_20_24(120)>.
    Found 32-bit register for signal <op_mem_20_24(121)>.
    Found 32-bit register for signal <op_mem_20_24(122)>.
    Found 32-bit register for signal <op_mem_20_24(123)>.
    Found 32-bit register for signal <op_mem_20_24(124)>.
    Found 32-bit register for signal <op_mem_20_24(125)>.
    Found 32-bit register for signal <op_mem_20_24(126)>.
    Found 32-bit register for signal <op_mem_20_24(127)>.
    Found 32-bit register for signal <op_mem_20_24(128)>.
    Found 32-bit register for signal <op_mem_20_24(129)>.
    Found 32-bit register for signal <op_mem_20_24(130)>.
    Found 32-bit register for signal <op_mem_20_24(131)>.
    Found 32-bit register for signal <op_mem_20_24(132)>.
    Found 32-bit register for signal <op_mem_20_24(133)>.
    Found 32-bit register for signal <op_mem_20_24(134)>.
    Found 32-bit register for signal <op_mem_20_24(135)>.
    Found 32-bit register for signal <op_mem_20_24(136)>.
    Found 32-bit register for signal <op_mem_20_24(137)>.
    Found 32-bit register for signal <op_mem_20_24(138)>.
    Found 32-bit register for signal <op_mem_20_24(139)>.
    Found 32-bit register for signal <op_mem_20_24(140)>.
    Found 32-bit register for signal <op_mem_20_24(141)>.
    Found 32-bit register for signal <op_mem_20_24(142)>.
    Found 32-bit register for signal <op_mem_20_24(143)>.
    Found 32-bit register for signal <op_mem_20_24(144)>.
    Found 32-bit register for signal <op_mem_20_24(145)>.
    Found 32-bit register for signal <op_mem_20_24(146)>.
    Found 32-bit register for signal <op_mem_20_24(147)>.
    Found 32-bit register for signal <op_mem_20_24(148)>.
    Found 32-bit register for signal <op_mem_20_24(149)>.
    Found 32-bit register for signal <op_mem_20_24(150)>.
    Found 32-bit register for signal <op_mem_20_24(151)>.
    Found 32-bit register for signal <op_mem_20_24(152)>.
    Found 32-bit register for signal <op_mem_20_24(153)>.
    Found 32-bit register for signal <op_mem_20_24(154)>.
    Found 32-bit register for signal <op_mem_20_24(155)>.
    Found 32-bit register for signal <op_mem_20_24(156)>.
    Found 32-bit register for signal <op_mem_20_24(157)>.
    Found 32-bit register for signal <op_mem_20_24(158)>.
    Found 32-bit register for signal <op_mem_20_24(159)>.
    Found 32-bit register for signal <op_mem_20_24(160)>.
    Found 32-bit register for signal <op_mem_20_24(161)>.
    Found 32-bit register for signal <op_mem_20_24(162)>.
    Found 32-bit register for signal <op_mem_20_24(163)>.
    Found 32-bit register for signal <op_mem_20_24(164)>.
    Found 32-bit register for signal <op_mem_20_24(165)>.
    Found 32-bit register for signal <op_mem_20_24(166)>.
    Found 32-bit register for signal <op_mem_20_24(167)>.
    Found 32-bit register for signal <op_mem_20_24(168)>.
    Found 32-bit register for signal <op_mem_20_24(169)>.
    Found 32-bit register for signal <op_mem_20_24(170)>.
    Found 32-bit register for signal <op_mem_20_24(171)>.
    Found 32-bit register for signal <op_mem_20_24(172)>.
    Found 32-bit register for signal <op_mem_20_24(173)>.
    Found 32-bit register for signal <op_mem_20_24(174)>.
    Found 32-bit register for signal <op_mem_20_24(175)>.
    Found 32-bit register for signal <op_mem_20_24(176)>.
    Found 32-bit register for signal <op_mem_20_24(177)>.
    Found 32-bit register for signal <op_mem_20_24(178)>.
    Found 32-bit register for signal <op_mem_20_24(179)>.
    Found 32-bit register for signal <op_mem_20_24(180)>.
    Found 32-bit register for signal <op_mem_20_24(181)>.
    Found 32-bit register for signal <op_mem_20_24(182)>.
    Found 32-bit register for signal <op_mem_20_24(183)>.
    Found 32-bit register for signal <op_mem_20_24(184)>.
    Found 32-bit register for signal <op_mem_20_24(185)>.
    Found 32-bit register for signal <op_mem_20_24(186)>.
    Found 32-bit register for signal <op_mem_20_24(187)>.
    Found 32-bit register for signal <op_mem_20_24(188)>.
    Found 32-bit register for signal <op_mem_20_24(189)>.
    Found 32-bit register for signal <op_mem_20_24(190)>.
    Found 32-bit register for signal <op_mem_20_24(191)>.
    Found 32-bit register for signal <op_mem_20_24(192)>.
    Found 32-bit register for signal <op_mem_20_24(193)>.
    Found 32-bit register for signal <op_mem_20_24(194)>.
    Found 32-bit register for signal <op_mem_20_24(195)>.
    Found 32-bit register for signal <op_mem_20_24(196)>.
    Found 32-bit register for signal <op_mem_20_24(197)>.
    Found 32-bit register for signal <op_mem_20_24(198)>.
    Found 32-bit register for signal <op_mem_20_24(199)>.
    Found 32-bit register for signal <op_mem_20_24(200)>.
    Found 32-bit register for signal <op_mem_20_24(201)>.
    Found 32-bit register for signal <op_mem_20_24(202)>.
    Found 32-bit register for signal <op_mem_20_24(203)>.
    Found 32-bit register for signal <op_mem_20_24(204)>.
    Found 32-bit register for signal <op_mem_20_24(205)>.
    Found 32-bit register for signal <op_mem_20_24(206)>.
    Found 32-bit register for signal <op_mem_20_24(207)>.
    Found 32-bit register for signal <op_mem_20_24(208)>.
    Found 32-bit register for signal <op_mem_20_24(209)>.
    Found 32-bit register for signal <op_mem_20_24(210)>.
    Found 32-bit register for signal <op_mem_20_24(211)>.
    Found 32-bit register for signal <op_mem_20_24(212)>.
    Found 32-bit register for signal <op_mem_20_24(213)>.
    Found 32-bit register for signal <op_mem_20_24(214)>.
    Found 32-bit register for signal <op_mem_20_24(215)>.
    Found 32-bit register for signal <op_mem_20_24(216)>.
    Found 32-bit register for signal <op_mem_20_24(217)>.
    Found 32-bit register for signal <op_mem_20_24(218)>.
    Found 32-bit register for signal <op_mem_20_24(219)>.
    Found 32-bit register for signal <op_mem_20_24(220)>.
    Found 32-bit register for signal <op_mem_20_24(221)>.
    Found 32-bit register for signal <op_mem_20_24(222)>.
    Found 32-bit register for signal <op_mem_20_24(223)>.
    Found 32-bit register for signal <op_mem_20_24(224)>.
    Found 32-bit register for signal <op_mem_20_24(225)>.
    Found 32-bit register for signal <op_mem_20_24(226)>.
    Found 32-bit register for signal <op_mem_20_24(227)>.
    Found 32-bit register for signal <op_mem_20_24(228)>.
    Found 32-bit register for signal <op_mem_20_24(229)>.
    Found 32-bit register for signal <op_mem_20_24(230)>.
    Found 32-bit register for signal <op_mem_20_24(231)>.
    Found 32-bit register for signal <op_mem_20_24(232)>.
    Found 32-bit register for signal <op_mem_20_24(233)>.
    Found 32-bit register for signal <op_mem_20_24(234)>.
    Found 32-bit register for signal <op_mem_20_24(235)>.
    Found 32-bit register for signal <op_mem_20_24(236)>.
    Found 32-bit register for signal <op_mem_20_24(237)>.
    Found 32-bit register for signal <op_mem_20_24(238)>.
    Found 32-bit register for signal <op_mem_20_24(239)>.
    Found 32-bit register for signal <op_mem_20_24(240)>.
    Found 32-bit register for signal <op_mem_20_24(241)>.
    Found 32-bit register for signal <op_mem_20_24(242)>.
    Found 32-bit register for signal <op_mem_20_24(243)>.
    Found 32-bit register for signal <op_mem_20_24(244)>.
    Found 32-bit register for signal <op_mem_20_24(245)>.
    Found 32-bit register for signal <op_mem_20_24(246)>.
    Found 32-bit register for signal <op_mem_20_24(247)>.
    Found 32-bit register for signal <op_mem_20_24(248)>.
    Found 32-bit register for signal <op_mem_20_24(249)>.
    Found 32-bit register for signal <op_mem_20_24(250)>.
    Found 32-bit register for signal <op_mem_20_24(251)>.
    Found 32-bit register for signal <op_mem_20_24(252)>.
    Found 32-bit register for signal <op_mem_20_24(253)>.
    Found 32-bit register for signal <op_mem_20_24(254)>.
    Found 32-bit register for signal <op_mem_20_24(255)>.
    Found 32-bit register for signal <op_mem_20_24(256)>.
    Found 32-bit register for signal <op_mem_20_24(257)>.
    Found 32-bit register for signal <op_mem_20_24(258)>.
    Found 32-bit register for signal <op_mem_20_24(259)>.
    Found 32-bit register for signal <op_mem_20_24(260)>.
    Found 32-bit register for signal <op_mem_20_24(261)>.
    Found 32-bit register for signal <op_mem_20_24(262)>.
    Found 32-bit register for signal <op_mem_20_24(263)>.
    Found 32-bit register for signal <op_mem_20_24(264)>.
    Found 32-bit register for signal <op_mem_20_24(265)>.
    Found 32-bit register for signal <op_mem_20_24(266)>.
    Found 32-bit register for signal <op_mem_20_24(267)>.
    Found 32-bit register for signal <op_mem_20_24(268)>.
    Found 32-bit register for signal <op_mem_20_24(269)>.
    Found 32-bit register for signal <op_mem_20_24(270)>.
    Found 32-bit register for signal <op_mem_20_24(271)>.
    Found 32-bit register for signal <op_mem_20_24(272)>.
    Found 32-bit register for signal <op_mem_20_24(273)>.
    Found 32-bit register for signal <op_mem_20_24(274)>.
    Found 32-bit register for signal <op_mem_20_24(275)>.
    Found 32-bit register for signal <op_mem_20_24(276)>.
    Found 32-bit register for signal <op_mem_20_24(277)>.
    Found 32-bit register for signal <op_mem_20_24(278)>.
    Found 32-bit register for signal <op_mem_20_24(279)>.
    Found 32-bit register for signal <op_mem_20_24(280)>.
    Found 32-bit register for signal <op_mem_20_24(281)>.
    Found 32-bit register for signal <op_mem_20_24(282)>.
    Found 32-bit register for signal <op_mem_20_24(283)>.
    Found 32-bit register for signal <op_mem_20_24(284)>.
    Found 32-bit register for signal <op_mem_20_24(285)>.
    Found 32-bit register for signal <op_mem_20_24(286)>.
    Found 32-bit register for signal <op_mem_20_24(287)>.
    Found 32-bit register for signal <op_mem_20_24(288)>.
    Found 32-bit register for signal <op_mem_20_24(289)>.
    Found 32-bit register for signal <op_mem_20_24(290)>.
    Found 32-bit register for signal <op_mem_20_24(291)>.
    Found 32-bit register for signal <op_mem_20_24(292)>.
    Found 32-bit register for signal <op_mem_20_24(293)>.
    Found 32-bit register for signal <op_mem_20_24(294)>.
    Found 32-bit register for signal <op_mem_20_24(295)>.
    Found 32-bit register for signal <op_mem_20_24(296)>.
    Found 32-bit register for signal <op_mem_20_24(297)>.
    Found 32-bit register for signal <op_mem_20_24(298)>.
    Found 32-bit register for signal <op_mem_20_24(299)>.
    Found 32-bit register for signal <op_mem_20_24(300)>.
    Found 32-bit register for signal <op_mem_20_24(301)>.
    Found 32-bit register for signal <op_mem_20_24(302)>.
    Found 32-bit register for signal <op_mem_20_24(303)>.
    Found 32-bit register for signal <op_mem_20_24(304)>.
    Found 32-bit register for signal <op_mem_20_24(305)>.
    Found 32-bit register for signal <op_mem_20_24(306)>.
    Found 32-bit register for signal <op_mem_20_24(307)>.
    Found 32-bit register for signal <op_mem_20_24(308)>.
    Found 32-bit register for signal <op_mem_20_24(309)>.
    Found 32-bit register for signal <op_mem_20_24(310)>.
    Found 32-bit register for signal <op_mem_20_24(311)>.
    Found 32-bit register for signal <op_mem_20_24(312)>.
    Found 32-bit register for signal <op_mem_20_24(313)>.
    Found 32-bit register for signal <op_mem_20_24(314)>.
    Found 32-bit register for signal <op_mem_20_24(315)>.
    Found 32-bit register for signal <op_mem_20_24(316)>.
    Found 32-bit register for signal <op_mem_20_24(317)>.
    Found 32-bit register for signal <op_mem_20_24(318)>.
    Found 32-bit register for signal <op_mem_20_24(319)>.
    Found 32-bit register for signal <op_mem_20_24(320)>.
    Found 32-bit register for signal <op_mem_20_24(321)>.
    Found 32-bit register for signal <op_mem_20_24(322)>.
    Found 32-bit register for signal <op_mem_20_24(323)>.
    Found 32-bit register for signal <op_mem_20_24(324)>.
    Found 32-bit register for signal <op_mem_20_24(325)>.
    Found 32-bit register for signal <op_mem_20_24(326)>.
    Found 32-bit register for signal <op_mem_20_24(327)>.
    Found 32-bit register for signal <op_mem_20_24(328)>.
    Found 32-bit register for signal <op_mem_20_24(329)>.
    Found 32-bit register for signal <op_mem_20_24(330)>.
    Found 32-bit register for signal <op_mem_20_24(331)>.
    Found 32-bit register for signal <op_mem_20_24(332)>.
    Found 32-bit register for signal <op_mem_20_24(333)>.
    Found 32-bit register for signal <op_mem_20_24(334)>.
    Found 32-bit register for signal <op_mem_20_24(335)>.
    Found 32-bit register for signal <op_mem_20_24(336)>.
    Found 32-bit register for signal <op_mem_20_24(337)>.
    Found 32-bit register for signal <op_mem_20_24(338)>.
    Found 32-bit register for signal <op_mem_20_24(339)>.
    Found 32-bit register for signal <op_mem_20_24(340)>.
    Found 32-bit register for signal <op_mem_20_24(341)>.
    Found 32-bit register for signal <op_mem_20_24(342)>.
    Found 32-bit register for signal <op_mem_20_24(343)>.
    Found 32-bit register for signal <op_mem_20_24(344)>.
    Found 32-bit register for signal <op_mem_20_24(345)>.
    Found 32-bit register for signal <op_mem_20_24(346)>.
    Found 32-bit register for signal <op_mem_20_24(347)>.
    Found 32-bit register for signal <op_mem_20_24(348)>.
    Found 32-bit register for signal <op_mem_20_24(349)>.
    Found 32-bit register for signal <op_mem_20_24(350)>.
    Found 32-bit register for signal <op_mem_20_24(351)>.
    Found 32-bit register for signal <op_mem_20_24(352)>.
    Found 32-bit register for signal <op_mem_20_24(353)>.
    Found 32-bit register for signal <op_mem_20_24(354)>.
    Found 32-bit register for signal <op_mem_20_24(355)>.
    Found 32-bit register for signal <op_mem_20_24(356)>.
    Found 32-bit register for signal <op_mem_20_24(357)>.
    Found 32-bit register for signal <op_mem_20_24(358)>.
    Found 32-bit register for signal <op_mem_20_24(359)>.
    Found 32-bit register for signal <op_mem_20_24(360)>.
    Found 32-bit register for signal <op_mem_20_24(361)>.
    Found 32-bit register for signal <op_mem_20_24(362)>.
    Found 32-bit register for signal <op_mem_20_24(363)>.
    Found 32-bit register for signal <op_mem_20_24(364)>.
    Found 32-bit register for signal <op_mem_20_24(365)>.
    Found 32-bit register for signal <op_mem_20_24(366)>.
    Found 32-bit register for signal <op_mem_20_24(367)>.
    Found 32-bit register for signal <op_mem_20_24(368)>.
    Found 32-bit register for signal <op_mem_20_24(369)>.
    Found 32-bit register for signal <op_mem_20_24(370)>.
    Found 32-bit register for signal <op_mem_20_24(371)>.
    Found 32-bit register for signal <op_mem_20_24(372)>.
    Found 32-bit register for signal <op_mem_20_24(373)>.
    Found 32-bit register for signal <op_mem_20_24(374)>.
    Found 32-bit register for signal <op_mem_20_24(375)>.
    Found 32-bit register for signal <op_mem_20_24(376)>.
    Found 32-bit register for signal <op_mem_20_24(377)>.
    Found 32-bit register for signal <op_mem_20_24(378)>.
    Found 32-bit register for signal <op_mem_20_24(379)>.
    Found 32-bit register for signal <op_mem_20_24(380)>.
    Found 32-bit register for signal <op_mem_20_24(381)>.
    Found 32-bit register for signal <op_mem_20_24(382)>.
    Found 32-bit register for signal <op_mem_20_24(383)>.
    Found 32-bit register for signal <op_mem_20_24(384)>.
    Found 32-bit register for signal <op_mem_20_24(385)>.
    Found 32-bit register for signal <op_mem_20_24(386)>.
    Found 32-bit register for signal <op_mem_20_24(387)>.
    Found 32-bit register for signal <op_mem_20_24(388)>.
    Found 32-bit register for signal <op_mem_20_24(389)>.
    Found 32-bit register for signal <op_mem_20_24(390)>.
    Found 32-bit register for signal <op_mem_20_24(391)>.
    Found 32-bit register for signal <op_mem_20_24(392)>.
    Found 32-bit register for signal <op_mem_20_24(393)>.
    Found 32-bit register for signal <op_mem_20_24(394)>.
    Found 32-bit register for signal <op_mem_20_24(395)>.
    Found 32-bit register for signal <op_mem_20_24(396)>.
    Found 32-bit register for signal <op_mem_20_24(397)>.
    Found 32-bit register for signal <op_mem_20_24(398)>.
    Found 32-bit register for signal <op_mem_20_24(399)>.
    Found 32-bit register for signal <op_mem_20_24(400)>.
    Found 32-bit register for signal <op_mem_20_24(401)>.
    Found 32-bit register for signal <op_mem_20_24(402)>.
    Found 32-bit register for signal <op_mem_20_24(403)>.
    Found 32-bit register for signal <op_mem_20_24(404)>.
    Found 32-bit register for signal <op_mem_20_24(405)>.
    Found 32-bit register for signal <op_mem_20_24(406)>.
    Found 32-bit register for signal <op_mem_20_24(407)>.
    Found 32-bit register for signal <op_mem_20_24(408)>.
    Found 32-bit register for signal <op_mem_20_24(409)>.
    Found 32-bit register for signal <op_mem_20_24(410)>.
    Found 32-bit register for signal <op_mem_20_24(411)>.
    Found 32-bit register for signal <op_mem_20_24(412)>.
    Found 32-bit register for signal <op_mem_20_24(413)>.
    Found 32-bit register for signal <op_mem_20_24(414)>.
    Found 32-bit register for signal <op_mem_20_24(415)>.
    Found 32-bit register for signal <op_mem_20_24(416)>.
    Found 32-bit register for signal <op_mem_20_24(417)>.
    Found 32-bit register for signal <op_mem_20_24(418)>.
    Found 32-bit register for signal <op_mem_20_24(419)>.
    Found 32-bit register for signal <op_mem_20_24(420)>.
    Found 32-bit register for signal <op_mem_20_24(421)>.
    Found 32-bit register for signal <op_mem_20_24(422)>.
    Found 32-bit register for signal <op_mem_20_24(423)>.
    Found 32-bit register for signal <op_mem_20_24(424)>.
    Found 32-bit register for signal <op_mem_20_24(425)>.
    Found 32-bit register for signal <op_mem_20_24(426)>.
    Found 32-bit register for signal <op_mem_20_24(427)>.
    Found 32-bit register for signal <op_mem_20_24(428)>.
    Found 32-bit register for signal <op_mem_20_24(429)>.
    Found 32-bit register for signal <op_mem_20_24(430)>.
    Found 32-bit register for signal <op_mem_20_24(431)>.
    Found 32-bit register for signal <op_mem_20_24(432)>.
    Found 32-bit register for signal <op_mem_20_24(433)>.
    Found 32-bit register for signal <op_mem_20_24(434)>.
    Found 32-bit register for signal <op_mem_20_24(435)>.
    Found 32-bit register for signal <op_mem_20_24(436)>.
    Found 32-bit register for signal <op_mem_20_24(437)>.
    Found 32-bit register for signal <op_mem_20_24(438)>.
    Found 32-bit register for signal <op_mem_20_24(439)>.
    Found 32-bit register for signal <op_mem_20_24(440)>.
    Found 32-bit register for signal <op_mem_20_24(441)>.
    Found 32-bit register for signal <op_mem_20_24(442)>.
    Found 32-bit register for signal <op_mem_20_24(443)>.
    Found 32-bit register for signal <op_mem_20_24(444)>.
    Found 32-bit register for signal <op_mem_20_24(445)>.
    Found 32-bit register for signal <op_mem_20_24(446)>.
    Found 32-bit register for signal <op_mem_20_24(447)>.
    Found 32-bit register for signal <op_mem_20_24(448)>.
    Found 32-bit register for signal <op_mem_20_24(449)>.
    Found 32-bit register for signal <op_mem_20_24(450)>.
    Found 32-bit register for signal <op_mem_20_24(451)>.
    Found 32-bit register for signal <op_mem_20_24(452)>.
    Found 32-bit register for signal <op_mem_20_24(453)>.
    Found 32-bit register for signal <op_mem_20_24(454)>.
    Found 32-bit register for signal <op_mem_20_24(455)>.
    Found 32-bit register for signal <op_mem_20_24(456)>.
    Found 32-bit register for signal <op_mem_20_24(457)>.
    Found 32-bit register for signal <op_mem_20_24(458)>.
    Found 32-bit register for signal <op_mem_20_24(459)>.
    Found 32-bit register for signal <op_mem_20_24(460)>.
    Found 32-bit register for signal <op_mem_20_24(461)>.
    Found 32-bit register for signal <op_mem_20_24(462)>.
    Found 32-bit register for signal <op_mem_20_24(463)>.
    Found 32-bit register for signal <op_mem_20_24(464)>.
    Found 32-bit register for signal <op_mem_20_24(465)>.
    Found 32-bit register for signal <op_mem_20_24(466)>.
    Found 32-bit register for signal <op_mem_20_24(467)>.
    Found 32-bit register for signal <op_mem_20_24(468)>.
    Found 32-bit register for signal <op_mem_20_24(469)>.
    Found 32-bit register for signal <op_mem_20_24(470)>.
    Found 32-bit register for signal <op_mem_20_24(471)>.
    Found 32-bit register for signal <op_mem_20_24(472)>.
    Found 32-bit register for signal <op_mem_20_24(473)>.
    Found 32-bit register for signal <op_mem_20_24(474)>.
    Found 32-bit register for signal <op_mem_20_24(475)>.
    Found 32-bit register for signal <op_mem_20_24(476)>.
    Found 32-bit register for signal <op_mem_20_24(477)>.
    Found 32-bit register for signal <op_mem_20_24(478)>.
    Found 32-bit register for signal <op_mem_20_24(479)>.
    Found 32-bit register for signal <op_mem_20_24(480)>.
    Found 32-bit register for signal <op_mem_20_24(481)>.
    Found 32-bit register for signal <op_mem_20_24(482)>.
    Found 32-bit register for signal <op_mem_20_24(483)>.
    Found 32-bit register for signal <op_mem_20_24(484)>.
    Found 32-bit register for signal <op_mem_20_24(485)>.
    Found 32-bit register for signal <op_mem_20_24(486)>.
    Found 32-bit register for signal <op_mem_20_24(487)>.
    Found 32-bit register for signal <op_mem_20_24(488)>.
    Found 32-bit register for signal <op_mem_20_24(489)>.
    Found 32-bit register for signal <op_mem_20_24(490)>.
    Found 32-bit register for signal <op_mem_20_24(491)>.
    Found 32-bit register for signal <op_mem_20_24(492)>.
    Found 32-bit register for signal <op_mem_20_24(493)>.
    Found 32-bit register for signal <op_mem_20_24(494)>.
    Found 32-bit register for signal <op_mem_20_24(495)>.
    Found 32-bit register for signal <op_mem_20_24(496)>.
    Found 32-bit register for signal <op_mem_20_24(497)>.
    Found 32-bit register for signal <op_mem_20_24(498)>.
    Found 32-bit register for signal <op_mem_20_24(499)>.
    Found 32-bit register for signal <op_mem_20_24(500)>.
    Found 32-bit register for signal <op_mem_20_24(501)>.
    Found 32-bit register for signal <op_mem_20_24(502)>.
    Found 32-bit register for signal <op_mem_20_24(503)>.
    Found 32-bit register for signal <op_mem_20_24(504)>.
    Found 32-bit register for signal <op_mem_20_24(505)>.
    Found 32-bit register for signal <op_mem_20_24(506)>.
    Found 32-bit register for signal <op_mem_20_24(507)>.
    Found 32-bit register for signal <op_mem_20_24(508)>.
    Found 32-bit register for signal <op_mem_20_24(509)>.
    Found 32-bit register for signal <op_mem_20_24(510)>.
    Found 32-bit register for signal <op_mem_20_24(511)>.
    Found 32-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 16384 D-type flip-flop(s).
Unit <delay_2f957c0904> synthesized.

Synthesizing Unit <xldelay_20>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 12
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_20> synthesized.

Synthesizing Unit <synth_reg_20>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 12
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_20> synthesized.

Synthesizing Unit <srl17e_20>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 12
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_20> synthesized.

Synthesizing Unit <xldelay_21>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 19
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_21> synthesized.

Synthesizing Unit <synth_reg_21>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 19
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_21> synthesized.

Synthesizing Unit <srl17e_21>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 19
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_21> synthesized.

Synthesizing Unit <delay_ebec135d8a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <delay_ebec135d8a> synthesized.

Synthesizing Unit <xldelay_22>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 128
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_22> synthesized.

Synthesizing Unit <synth_reg_22>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 128
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_22> synthesized.

Synthesizing Unit <srl17e_22>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 128
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[50].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[51].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[52].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[53].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[54].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[55].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[56].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[57].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[58].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[59].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[60].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[61].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[62].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[63].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[64].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[65].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[66].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[67].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[68].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[69].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[70].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[71].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[72].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[73].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[74].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[75].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[76].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[77].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[78].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[79].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[80].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[81].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[82].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[83].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[84].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[85].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[86].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[87].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[88].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[89].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[90].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[91].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[92].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[93].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[94].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[95].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[96].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[97].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[98].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[99].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[100].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[101].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[102].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[103].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[104].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[105].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[106].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[107].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[108].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[109].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[110].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[111].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[112].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[113].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[114].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[115].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[116].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[117].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[118].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[119].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[120].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[121].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[122].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[123].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[124].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[125].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[126].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[127].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_22> synthesized.

Synthesizing Unit <xldelay_23>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 24
        latency = 2
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_23> synthesized.

Synthesizing Unit <synth_reg_23>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 24
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_23> synthesized.

Synthesizing Unit <srl17e_23>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 24
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_23> synthesized.

Synthesizing Unit <delay_fcebea29b9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24(1)>.
    Found 2-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <delay_fcebea29b9> synthesized.

Synthesizing Unit <delay_20c73969ef>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <delay_20c73969ef> synthesized.

Synthesizing Unit <delay_920dce5cac>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <op_mem_20_24(1)>.
    Found 32-bit register for signal <op_mem_20_24(2)>.
    Found 32-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <delay_920dce5cac> synthesized.

Synthesizing Unit <delay_c53de546ea>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <delay_c53de546ea> synthesized.

Synthesizing Unit <downselect18to16_entity_d5980b4ea3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <downselect18to16_entity_d5980b4ea3> synthesized.

Synthesizing Unit <xlconvert_12>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 18
        din_bin_pt = 17
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 15
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 2
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_12> synthesized.

Synthesizing Unit <convert_func_call_11>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 18
        din_bin_pt = 17
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 15
        dout_arith = 2
        quantization = 1
        overflow = 2
WARNING:Xst:647 - Input <din<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_11> synthesized.

Synthesizing Unit <downselect19to1_entity_1db523393f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <downselect19to1_entity_1db523393f> synthesized.

Synthesizing Unit <bus_create6_entity_ef895e22b0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_create6_entity_ef895e22b0> synthesized.

Synthesizing Unit <xlconvert_13>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 19
        din_bin_pt = 17
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 14
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 2
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_13> synthesized.

Synthesizing Unit <convert_func_call_12>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 19
        din_bin_pt = 17
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 14
        dout_arith = 2
        quantization = 1
        overflow = 2
WARNING:Xst:647 - Input <din<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_12> synthesized.

Synthesizing Unit <downselect19to2_entity_d210ed342f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <downselect19to2_entity_d210ed342f> synthesized.

Synthesizing Unit <xlconvert_14>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 19
        din_bin_pt = 17
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 14
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_14> synthesized.

Synthesizing Unit <convert_func_call_13>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 19
        din_bin_pt = 17
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 14
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_13> synthesized.

Synthesizing Unit <xldpram_blast_0209_dds305_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_a900d79ebfb489b6"
        c_width_a = 10
        c_address_width_a = 10
        c_width_b = 10
        c_address_width_b = 10
        c_has_sinita = 0
        c_has_sinitb = 0
        latency = 3
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_blast_0209_dds305_3> synthesized.

Synthesizing Unit <xldpram_blast_0209_dds305_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_3323983e8a5ee1ac"
        c_width_a = 72
        c_address_width_a = 9
        c_width_b = 72
        c_address_width_b = 9
        c_has_sinita = 0
        c_has_sinitb = 0
        latency = 3
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_blast_0209_dds305_4> synthesized.

Synthesizing Unit <edge_detect1_entity_35b2158155>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <edge_detect1_entity_35b2158155> synthesized.

Synthesizing Unit <fft_entity_7b95c97a50>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_entity_7b95c97a50> synthesized.

Synthesizing Unit <fft_biplex_entity_6ab2ff18f4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_biplex_entity_6ab2ff18f4> synthesized.

Synthesizing Unit <biplex_core_entity_4bbde9492a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <biplex_core_entity_4bbde9492a> synthesized.

Synthesizing Unit <fft_stage_1_entity_78d32969e0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_stage_1_entity_78d32969e0> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_6a79e2c90664744f"
        op_width = 8
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_7> synthesized.

Synthesizing Unit <butterfly_direct_entity_657f4166d6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_657f4166d6> synthesized.

Synthesizing Unit <bus_add_entity_4767fca661>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 34691: Output port <c_out> of the instance <addsub1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 34723: Output port <c_out> of the instance <addsub2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bus_add_entity_4767fca661> synthesized.

Synthesizing Unit <a_debus_entity_bf77508fb5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <a_debus_entity_bf77508fb5> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_659f580a46bd900d"
        a_width = 18
        a_bin_pt = 17
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 18
        b_bin_pt = 17
        b_arith = 2
        s_width = 19
        s_bin_pt = 17
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 19
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 2
        c_latency = 1
        c_output_width = 19
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_blast_0209_dds305_2> synthesized.

Synthesizing Unit <op_bussify_entity_fddd2d0f40>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <op_bussify_entity_fddd2d0f40> synthesized.

Synthesizing Unit <concat_5a12f8f9be>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_5a12f8f9be> synthesized.

Synthesizing Unit <reinterpret_bc4405cd1e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_bc4405cd1e> synthesized.

Synthesizing Unit <bus_convert_entity_7409b9461f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_convert_entity_7409b9461f> synthesized.

Synthesizing Unit <bussify_entity_11b23fca0f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_11b23fca0f> synthesized.

Synthesizing Unit <concat_a246e373e7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_a246e373e7> synthesized.

Synthesizing Unit <reinterpret_580feec131>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_580feec131> synthesized.

Synthesizing Unit <conv1_entity_03e97cef23>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <conv1_entity_03e97cef23> synthesized.

Synthesizing Unit <logical_89dc141487>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <logical_89dc141487> synthesized.

Synthesizing Unit <convert_entity_7ff6a030a9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 34888: Output port <c_out> of the instance <adder> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <convert_entity_7ff6a030a9> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_6b068b1f5acb71f9"
        a_width = 21
        a_bin_pt = 19
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 19
        b_bin_pt = 19
        b_arith = 1
        s_width = 18
        s_bin_pt = 17
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 22
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 2
        c_latency = 1
        c_output_width = 22
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <xladdsub_blast_0209_dds305_3> synthesized.

Synthesizing Unit <synth_reg_24>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 18
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_24> synthesized.

Synthesizing Unit <srl17e_24>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 18
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_24> synthesized.

Synthesizing Unit <constant_b366689086>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_b366689086> synthesized.

Synthesizing Unit <xlslice_25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 20
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_25> synthesized.

Synthesizing Unit <concat_c615d93998>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_c615d93998> synthesized.

Synthesizing Unit <reinterpret_d357e69fa3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_d357e69fa3> synthesized.

Synthesizing Unit <reinterpret_d2180c9169>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_d2180c9169> synthesized.

Synthesizing Unit <reinterpret_4a8cbc85ce>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_4a8cbc85ce> synthesized.

Synthesizing Unit <logical_b1e9d7c303>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_b1e9d7c303> synthesized.

Synthesizing Unit <xlslice_26>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 19
        new_lsb = 19
        x_width = 20
        y_width = 1
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_26> synthesized.

Synthesizing Unit <xlslice_27>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 18
        new_lsb = 18
        x_width = 20
        y_width = 1
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_27> synthesized.

Synthesizing Unit <debus_entity_45804ad8a2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_entity_45804ad8a2> synthesized.

Synthesizing Unit <reinterpret_f661f8d9b7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_f661f8d9b7> synthesized.

Synthesizing Unit <xlslice_28>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 19
        new_lsb = 0
        x_width = 80
        y_width = 20
WARNING:Xst:647 - Input <x<79:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_28> synthesized.

Synthesizing Unit <xlslice_29>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 39
        new_lsb = 20
        x_width = 80
        y_width = 20
WARNING:Xst:647 - Input <x<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<79:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_29> synthesized.

Synthesizing Unit <xlslice_30>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 59
        new_lsb = 40
        x_width = 80
        y_width = 20
WARNING:Xst:647 - Input <x<39:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<79:60>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_30> synthesized.

Synthesizing Unit <xlslice_31>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 79
        new_lsb = 60
        x_width = 80
        y_width = 20
WARNING:Xst:647 - Input <x<59:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_31> synthesized.

Synthesizing Unit <of_bussify_entity_fe2802e566>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <of_bussify_entity_fe2802e566> synthesized.

Synthesizing Unit <concat_a0c7cd7a34>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_a0c7cd7a34> synthesized.

Synthesizing Unit <reinterpret_112d91c147>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_112d91c147> synthesized.

Synthesizing Unit <bus_expand_entity_bc75ac6922>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_expand_entity_bc75ac6922> synthesized.

Synthesizing Unit <reinterpret_86b044698f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_86b044698f> synthesized.

Synthesizing Unit <xlslice_32>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 35
        new_lsb = 0
        x_width = 72
        y_width = 36
WARNING:Xst:647 - Input <x<71:36>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_32> synthesized.

Synthesizing Unit <xlslice_33>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 71
        new_lsb = 36
        x_width = 72
        y_width = 36
WARNING:Xst:647 - Input <x<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_33> synthesized.

Synthesizing Unit <bus_norm0_entity_91c78e7339>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_norm0_entity_91c78e7339> synthesized.

Synthesizing Unit <bussify_entity_e7f6ba03f8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_e7f6ba03f8> synthesized.

Synthesizing Unit <concat_f86ebb6084>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_f86ebb6084> synthesized.

Synthesizing Unit <xlconvert_15>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 19
        din_bin_pt = 17
        din_arith = 2
        dout_width = 20
        dout_bin_pt = 18
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_15> synthesized.

Synthesizing Unit <convert_func_call_14>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 19
        din_bin_pt = 17
        din_arith = 2
        dout_width = 20
        dout_bin_pt = 18
        dout_arith = 2
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_14> synthesized.

Synthesizing Unit <debus_entity_6999505c6e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_entity_6999505c6e> synthesized.

Synthesizing Unit <xlslice_34>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 18
        new_lsb = 0
        x_width = 76
        y_width = 19
WARNING:Xst:647 - Input <x<75:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_34> synthesized.

Synthesizing Unit <xlslice_35>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 37
        new_lsb = 19
        x_width = 76
        y_width = 19
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<75:38>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_35> synthesized.

Synthesizing Unit <xlslice_36>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 56
        new_lsb = 38
        x_width = 76
        y_width = 19
WARNING:Xst:647 - Input <x<37:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<75:57>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_36> synthesized.

Synthesizing Unit <xlslice_37>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 75
        new_lsb = 57
        x_width = 76
        y_width = 19
WARNING:Xst:647 - Input <x<56:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_37> synthesized.

Synthesizing Unit <bus_norm1_entity_8de4ebb209>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_norm1_entity_8de4ebb209> synthesized.

Synthesizing Unit <conv1_entity_33df48a456>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 35869: Output port <c_out> of the instance <adder> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <conv1_entity_33df48a456> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_9a456b1d0df5df75"
        a_width = 20
        a_bin_pt = 19
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 19
        b_bin_pt = 19
        b_arith = 1
        s_width = 20
        s_bin_pt = 18
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 21
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 21
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_blast_0209_dds305_4> synthesized.

Synthesizing Unit <xlslice_38>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 19
        y_width = 1
WARNING:Xst:647 - Input <x<18:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_38> synthesized.

Synthesizing Unit <concat_504cae28bd>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_504cae28bd> synthesized.

Synthesizing Unit <debus_entity_b4caf9c821>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_entity_b4caf9c821> synthesized.

Synthesizing Unit <bus_relational_entity_887e6cafc5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_relational_entity_887e6cafc5> synthesized.

Synthesizing Unit <a_debus_entity_6a37884c38>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <a_debus_entity_6a37884c38> synthesized.

Synthesizing Unit <reinterpret_d610556e85>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_d610556e85> synthesized.

Synthesizing Unit <xlslice_39>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 3
        new_lsb = 0
        x_width = 4
        y_width = 4
    Summary:
	no macro.
Unit <xlslice_39> synthesized.

Synthesizing Unit <bussify_entity_0478673500>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_0478673500> synthesized.

Synthesizing Unit <relational_d930162434>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator not equal for signal <n0002> created at line 18398
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d930162434> synthesized.

Synthesizing Unit <bus_scale_entity_0ce9e83edc>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_scale_entity_0ce9e83edc> synthesized.

Synthesizing Unit <bussify_entity_ce5b4ef964>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_ce5b4ef964> synthesized.

Synthesizing Unit <concat_2aea51ccde>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_2aea51ccde> synthesized.

Synthesizing Unit <scale_9f61027ba4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <scale_9f61027ba4> synthesized.

Synthesizing Unit <bus_sub_entity_0e9459bdda>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 36523: Output port <c_out> of the instance <addsub1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 36555: Output port <c_out> of the instance <addsub2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bus_sub_entity_0e9459bdda> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_ac5f379d93c57734"
        a_width = 18
        a_bin_pt = 17
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 18
        b_bin_pt = 17
        b_arith = 2
        s_width = 19
        s_bin_pt = 17
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 19
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 2
        c_latency = 1
        c_output_width = 19
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_blast_0209_dds305_5> synthesized.

Synthesizing Unit <concat_4822199898>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_4822199898> synthesized.

Synthesizing Unit <constant_4c449dd556>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_4c449dd556> synthesized.

Synthesizing Unit <delay_aab7b18c27>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <delay_aab7b18c27> synthesized.

Synthesizing Unit <munge_entity_c2eb754908>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <munge_entity_c2eb754908> synthesized.

Synthesizing Unit <join_entity_a0b0a2fdf8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <join_entity_a0b0a2fdf8> synthesized.

Synthesizing Unit <concat_bd20dd351d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_bd20dd351d> synthesized.

Synthesizing Unit <reinterpret_9a54e08c7c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_9a54e08c7c> synthesized.

Synthesizing Unit <split_entity_923ced9d7c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <split_entity_923ced9d7c> synthesized.

Synthesizing Unit <xlslice_40>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 0
        x_width = 4
        y_width = 2
WARNING:Xst:647 - Input <x<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_40> synthesized.

Synthesizing Unit <xlslice_41>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 3
        new_lsb = 2
        x_width = 4
        y_width = 2
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_41> synthesized.

Synthesizing Unit <mux_entity_81cd61368e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <mux_entity_81cd61368e> synthesized.

Synthesizing Unit <d_bussify_entity_777dde2e60>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <d_bussify_entity_777dde2e60> synthesized.

Synthesizing Unit <reinterpret_713b6c5d29>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_713b6c5d29> synthesized.

Synthesizing Unit <expand0_entity_4270fc979f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <expand0_entity_4270fc979f> synthesized.

Synthesizing Unit <mux_ce20fdf7b8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <pipe_16_22(1)>.
    Found 20-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_ce20fdf7b8> synthesized.

Synthesizing Unit <sel_expand_entity_9d71ebeaba>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sel_expand_entity_9d71ebeaba> synthesized.

Synthesizing Unit <reinterpret_81130c7f2d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_81130c7f2d> synthesized.

Synthesizing Unit <xlslice_42>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 4
        y_width = 1
WARNING:Xst:647 - Input <x<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_42> synthesized.

Synthesizing Unit <xlslice_43>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 4
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_43> synthesized.

Synthesizing Unit <xlslice_44>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 2
        new_lsb = 2
        x_width = 4
        y_width = 1
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_44> synthesized.

Synthesizing Unit <xlslice_45>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 3
        new_lsb = 3
        x_width = 4
        y_width = 1
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_45> synthesized.

Synthesizing Unit <shift_replicate_entity_9141b1bb8a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shift_replicate_entity_9141b1bb8a> synthesized.

Synthesizing Unit <delay0_entity_4e9c813227>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <delay0_entity_4e9c813227> synthesized.

Synthesizing Unit <xlspram_blast_0209_dds305_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_7c09cebf9f55b760"
        c_width = 36
        c_address_width = 8
        latency = 2
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_blast_0209_dds305_1> synthesized.

Synthesizing Unit <delay_e4b9fcaf02>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <delay_e4b9fcaf02> synthesized.

Synthesizing Unit <debus_addr_entity_1f13b6eebb>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_addr_entity_1f13b6eebb> synthesized.

Synthesizing Unit <reinterpret_f21e7f2ddf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_f21e7f2ddf> synthesized.

Synthesizing Unit <xlslice_46>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 0
        x_width = 8
        y_width = 8
    Summary:
	no macro.
Unit <xlslice_46> synthesized.

Synthesizing Unit <debus_din_entity_5e9f234dee>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_din_entity_5e9f234dee> synthesized.

Synthesizing Unit <xlslice_47>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 35
        new_lsb = 0
        x_width = 36
        y_width = 36
    Summary:
	no macro.
Unit <xlslice_47> synthesized.

Synthesizing Unit <debus_we_entity_e05f42feb5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_we_entity_e05f42feb5> synthesized.

Synthesizing Unit <xlslice_48>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 1
        y_width = 1
    Summary:
	no macro.
Unit <xlslice_48> synthesized.

Synthesizing Unit <din_bussify_entity_e7e03fab4e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <din_bussify_entity_e7e03fab4e> synthesized.

Synthesizing Unit <rep_addr_entity_4a6e1c122f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rep_addr_entity_4a6e1c122f> synthesized.

Synthesizing Unit <bussify_entity_a41968e20a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_a41968e20a> synthesized.

Synthesizing Unit <xldelay_24>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 8
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_24> synthesized.

Synthesizing Unit <synth_reg_25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 8
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_25> synthesized.

Synthesizing Unit <srl17e_25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 8
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_25> synthesized.

Synthesizing Unit <rep_we_entity_d654f5a305>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rep_we_entity_d654f5a305> synthesized.

Synthesizing Unit <delay_4b00a70dea>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <op_mem_20_24(1)>.
    Found 36-bit register for signal <op_mem_20_24(2)>.
    Found 36-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 108 D-type flip-flop(s).
Unit <delay_4b00a70dea> synthesized.

Synthesizing Unit <delay_bdaf6c9e55>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <op_mem_20_24(1)>.
    Found 36-bit register for signal <op_mem_20_24(2)>.
    Found 36-bit register for signal <op_mem_20_24(3)>.
    Found 36-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 144 D-type flip-flop(s).
Unit <delay_bdaf6c9e55> synthesized.

Synthesizing Unit <delay_a14e3dd1bd>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <delay_a14e3dd1bd> synthesized.

Synthesizing Unit <delay_23d71a76f2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <delay_23d71a76f2> synthesized.

Synthesizing Unit <logical_0309b30f97>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26(0)>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_0309b30f97> synthesized.

Synthesizing Unit <mux_4bb6f691f7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_4bb6f691f7> synthesized.

Synthesizing Unit <xlslice_49>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 8
        new_lsb = 8
        x_width = 9
        y_width = 1
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_49> synthesized.

Synthesizing Unit <sync_delay_entity_4ebbf87830>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_4ebbf87830> synthesized.

Synthesizing Unit <constant_fd85eb7067>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_fd85eb7067> synthesized.

Synthesizing Unit <constant_4a391b9a0e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_4a391b9a0e> synthesized.

Synthesizing Unit <constant_b4ec9de7d1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_b4ec9de7d1> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_a3c82ea7e31257cc"
        op_width = 9
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_8> synthesized.

Synthesizing Unit <mux_1bef4ba0e4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_1bef4ba0e4> synthesized.

Synthesizing Unit <relational_6c3ee657fa>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator equal for signal <result_12_3_rel> created at line 18889
    Summary:
	inferred   1 Comparator(s).
Unit <relational_6c3ee657fa> synthesized.

Synthesizing Unit <relational_78eac2928d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator not equal for signal <n0002> created at line 18916
    Summary:
	inferred   1 Comparator(s).
Unit <relational_78eac2928d> synthesized.

Synthesizing Unit <fft_stage_2_entity_d4ca9e250d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_stage_2_entity_d4ca9e250d> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_54ae29da2816c092"
        op_width = 7
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp7.core_instance7>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_9> synthesized.

Synthesizing Unit <butterfly_direct_entity_04af6a28ea>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_04af6a28ea> synthesized.

Synthesizing Unit <twiddle_entity_c41bf9e709>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <twiddle_entity_c41bf9e709> synthesized.

Synthesizing Unit <bus_create_entity_75d19a8d19>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_create_entity_75d19a8d19> synthesized.

Synthesizing Unit <concat_b198bd62b0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_b198bd62b0> synthesized.

Synthesizing Unit <reinterpret_9306b5127f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_9306b5127f> synthesized.

Synthesizing Unit <bus_expand_entity_1d9a063174>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_expand_entity_1d9a063174> synthesized.

Synthesizing Unit <counter_f979a97db6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <count_reg_20_23>.
    Found 8-bit adder for signal <count_reg_20_23[7]_GND_2701_o_add_1_OUT> created at line 19327.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <counter_f979a97db6> synthesized.

Synthesizing Unit <delay_dbbe492743>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <op_mem_20_24(1)>.
    Found 36-bit register for signal <op_mem_20_24(2)>.
    Found 36-bit register for signal <op_mem_20_24(3)>.
    Found 36-bit register for signal <op_mem_20_24(4)>.
    Found 36-bit register for signal <op_mem_20_24(5)>.
    Found 36-bit register for signal <op_mem_20_24(6)>.
    Found 36-bit register for signal <op_mem_20_24(7)>.
    Found 36-bit register for signal <op_mem_20_24(8)>.
    Found 36-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 324 D-type flip-flop(s).
Unit <delay_dbbe492743> synthesized.

Synthesizing Unit <delay_43bd805056>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24(1)>.
    Found 1-bit register for signal <op_mem_20_24(2)>.
    Found 1-bit register for signal <op_mem_20_24(3)>.
    Found 1-bit register for signal <op_mem_20_24(4)>.
    Found 1-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <delay_43bd805056> synthesized.

Synthesizing Unit <delay_c462a80bee>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <op_mem_20_24(1)>.
    Found 18-bit register for signal <op_mem_20_24(2)>.
    Found 18-bit register for signal <op_mem_20_24(3)>.
    Found 18-bit register for signal <op_mem_20_24(4)>.
    Found 18-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  90 D-type flip-flop(s).
Unit <delay_c462a80bee> synthesized.

Synthesizing Unit <delay_328e8ebbb5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <op_mem_20_24(1)>.
    Found 18-bit register for signal <op_mem_20_24(2)>.
    Found 18-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  54 D-type flip-flop(s).
Unit <delay_328e8ebbb5> synthesized.

Synthesizing Unit <munge_in_entity_529919d792>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <munge_in_entity_529919d792> synthesized.

Synthesizing Unit <mux_621a1c5abf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <pipe_16_22(1)>.
    Found 18-bit register for signal <pipe_16_22(2)>.
    Found 18-bit register for signal <pipe_16_22(3)>.
    Found 18-bit register for signal <pipe_16_22(4)>.
    Found 18-bit register for signal <pipe_16_22(5)>.
    Found 18-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred 108 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_621a1c5abf> synthesized.

Synthesizing Unit <mux_181e58d842>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_181e58d842> synthesized.

Synthesizing Unit <negate_entity_6d4d2da192>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <negate_entity_6d4d2da192> synthesized.

Synthesizing Unit <bussify_entity_9aca29ce8b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_9aca29ce8b> synthesized.

Synthesizing Unit <debus_entity_8ef40c3e57>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_entity_8ef40c3e57> synthesized.

Synthesizing Unit <xlslice_50>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 17
        new_lsb = 0
        x_width = 18
        y_width = 18
    Summary:
	no macro.
Unit <xlslice_50> synthesized.

Synthesizing Unit <negate_155cd8ddf7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <op_mem_48_20(1)>.
    Found 18-bit register for signal <op_mem_48_20(2)>.
    Found 18-bit register for signal <op_mem_48_20(0)>.
    Found 20-bit subtractor for signal <n0032> created at line 19279.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <negate_155cd8ddf7> synthesized.

Synthesizing Unit <xlslice_51>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 7
        x_width = 8
        y_width = 1
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_51> synthesized.

Synthesizing Unit <delay0_entity_f330dd7374>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <delay0_entity_f330dd7374> synthesized.

Synthesizing Unit <xlspram_blast_0209_dds305_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_799be638bda88734"
        c_width = 36
        c_address_width = 7
        latency = 2
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_blast_0209_dds305_2> synthesized.

Synthesizing Unit <debus_addr_entity_4e5ee9afbf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_addr_entity_4e5ee9afbf> synthesized.

Synthesizing Unit <reinterpret_a750fd4d0b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_a750fd4d0b> synthesized.

Synthesizing Unit <xlslice_52>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 6
        new_lsb = 0
        x_width = 7
        y_width = 7
    Summary:
	no macro.
Unit <xlslice_52> synthesized.

Synthesizing Unit <rep_addr_entity_106d22a3ef>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rep_addr_entity_106d22a3ef> synthesized.

Synthesizing Unit <bussify_entity_d8ca0be860>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_d8ca0be860> synthesized.

Synthesizing Unit <xldelay_25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 7
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_25> synthesized.

Synthesizing Unit <synth_reg_26>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 7
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_26> synthesized.

Synthesizing Unit <srl17e_26>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 7
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_26> synthesized.

Synthesizing Unit <sync_delay_entity_ab804e5baf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_ab804e5baf> synthesized.

Synthesizing Unit <constant_e8aae5d3bb>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_e8aae5d3bb> synthesized.

Synthesizing Unit <constant_b437b02512>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_b437b02512> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_10>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_62790f857e3f8294"
        op_width = 8
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp6.core_instance6>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_10> synthesized.

Synthesizing Unit <relational_54048c8b02>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator equal for signal <result_12_3_rel> created at line 19751
    Summary:
	inferred   1 Comparator(s).
Unit <relational_54048c8b02> synthesized.

Synthesizing Unit <relational_16235eb2bf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator not equal for signal <n0002> created at line 19778
    Summary:
	inferred   1 Comparator(s).
Unit <relational_16235eb2bf> synthesized.

Synthesizing Unit <fft_stage_3_entity_0af81251ad>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_stage_3_entity_0af81251ad> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_11>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_66aa4524955422eb"
        op_width = 6
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp9.core_instance9>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_11> synthesized.

Synthesizing Unit <butterfly_direct_entity_575bbeba13>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_575bbeba13> synthesized.

Synthesizing Unit <bus_add_entity_6a0ce06054>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 39813: Output port <c_out> of the instance <addsub1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 39845: Output port <c_out> of the instance <addsub2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bus_add_entity_6a0ce06054> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_9e23784d6681db0a"
        a_width = 18
        a_bin_pt = 17
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 19
        b_bin_pt = 17
        b_arith = 2
        s_width = 20
        s_bin_pt = 17
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 20
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 2
        c_latency = 1
        c_output_width = 20
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_blast_0209_dds305_6> synthesized.

Synthesizing Unit <synth_reg_27>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 20
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_27> synthesized.

Synthesizing Unit <srl17e_27>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 20
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_27> synthesized.

Synthesizing Unit <b_debus_entity_e29545b07e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <b_debus_entity_e29545b07e> synthesized.

Synthesizing Unit <op_bussify_entity_1b33d614c1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <op_bussify_entity_1b33d614c1> synthesized.

Synthesizing Unit <concat_9e724c4b50>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_9e724c4b50> synthesized.

Synthesizing Unit <bus_convert_entity_5667cece5a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_convert_entity_5667cece5a> synthesized.

Synthesizing Unit <conv1_entity_1cba996f95>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <conv1_entity_1cba996f95> synthesized.

Synthesizing Unit <logical_fe87bb6ae4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <logical_fe87bb6ae4> synthesized.

Synthesizing Unit <convert_entity_b0eb06104d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 39927: Output port <c_out> of the instance <adder> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <convert_entity_b0eb06104d> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_8f722494c49be5b5"
        a_width = 22
        a_bin_pt = 19
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 19
        b_bin_pt = 19
        b_arith = 1
        s_width = 18
        s_bin_pt = 17
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 23
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 2
        c_latency = 1
        c_output_width = 23
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   5 Multiplexer(s).
Unit <xladdsub_blast_0209_dds305_7> synthesized.

Synthesizing Unit <xlslice_53>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 21
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_53> synthesized.

Synthesizing Unit <concat_e6bc20c81b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_e6bc20c81b> synthesized.

Synthesizing Unit <reinterpret_c84451c80b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_c84451c80b> synthesized.

Synthesizing Unit <reinterpret_f0ca8483cb>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_f0ca8483cb> synthesized.

Synthesizing Unit <xlslice_54>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 20
        new_lsb = 20
        x_width = 21
        y_width = 1
WARNING:Xst:647 - Input <x<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_54> synthesized.

Synthesizing Unit <xlslice_55>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 19
        new_lsb = 19
        x_width = 21
        y_width = 1
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_55> synthesized.

Synthesizing Unit <xlslice_56>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 18
        new_lsb = 18
        x_width = 21
        y_width = 1
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_56> synthesized.

Synthesizing Unit <debus_entity_2b4e3ffb67>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_entity_2b4e3ffb67> synthesized.

Synthesizing Unit <xlslice_57>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 20
        new_lsb = 0
        x_width = 84
        y_width = 21
WARNING:Xst:647 - Input <x<83:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_57> synthesized.

Synthesizing Unit <xlslice_58>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 41
        new_lsb = 21
        x_width = 84
        y_width = 21
WARNING:Xst:647 - Input <x<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<83:42>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_58> synthesized.

Synthesizing Unit <xlslice_59>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 62
        new_lsb = 42
        x_width = 84
        y_width = 21
WARNING:Xst:647 - Input <x<41:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<83:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_59> synthesized.

Synthesizing Unit <xlslice_60>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 83
        new_lsb = 63
        x_width = 84
        y_width = 21
WARNING:Xst:647 - Input <x<62:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_60> synthesized.

Synthesizing Unit <bus_norm0_entity_f230e61519>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_norm0_entity_f230e61519> synthesized.

Synthesizing Unit <bussify_entity_30412835c0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_30412835c0> synthesized.

Synthesizing Unit <concat_356a264444>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_356a264444> synthesized.

Synthesizing Unit <xlconvert_16>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 20
        din_bin_pt = 17
        din_arith = 2
        dout_width = 21
        dout_bin_pt = 18
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_16> synthesized.

Synthesizing Unit <convert_func_call_15>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 20
        din_bin_pt = 17
        din_arith = 2
        dout_width = 21
        dout_bin_pt = 18
        dout_arith = 2
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_15> synthesized.

Synthesizing Unit <debus_entity_1e2bf1f385>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_entity_1e2bf1f385> synthesized.

Synthesizing Unit <bus_norm1_entity_21ef0b3243>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_norm1_entity_21ef0b3243> synthesized.

Synthesizing Unit <conv1_entity_891e05b198>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 40781: Output port <c_out> of the instance <adder> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <conv1_entity_891e05b198> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_a271e222f664f5cc"
        a_width = 21
        a_bin_pt = 19
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 19
        b_bin_pt = 19
        b_arith = 1
        s_width = 21
        s_bin_pt = 18
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 22
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 22
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_blast_0209_dds305_8> synthesized.

Synthesizing Unit <xlslice_61>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 20
        y_width = 1
WARNING:Xst:647 - Input <x<19:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_61> synthesized.

Synthesizing Unit <bus_scale_entity_0129abca9b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_scale_entity_0129abca9b> synthesized.

Synthesizing Unit <scale_97239b8ed2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <scale_97239b8ed2> synthesized.

Synthesizing Unit <bus_sub_entity_edf18c6fe0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 41102: Output port <c_out> of the instance <addsub1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 41134: Output port <c_out> of the instance <addsub2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bus_sub_entity_edf18c6fe0> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_1ac592e103dd6b2d"
        a_width = 18
        a_bin_pt = 17
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 19
        b_bin_pt = 17
        b_arith = 2
        s_width = 20
        s_bin_pt = 17
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 20
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 2
        c_latency = 1
        c_output_width = 20
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_blast_0209_dds305_9> synthesized.

Synthesizing Unit <concat_cfdc93535e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_cfdc93535e> synthesized.

Synthesizing Unit <mux_entity_164cb2e572>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <mux_entity_164cb2e572> synthesized.

Synthesizing Unit <d_bussify_entity_20d142e1df>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <d_bussify_entity_20d142e1df> synthesized.

Synthesizing Unit <reinterpret_299ca43e25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_299ca43e25> synthesized.

Synthesizing Unit <expand0_entity_9ae716e1b8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <expand0_entity_9ae716e1b8> synthesized.

Synthesizing Unit <mux_46aae2a33a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 21-bit register for signal <pipe_16_22(1)>.
    Found 21-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_46aae2a33a> synthesized.

Synthesizing Unit <twiddle_entity_ae5fcdd7de>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <twiddle_entity_ae5fcdd7de> synthesized.

Synthesizing Unit <bus_convert_entity_d16c506498>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_convert_entity_d16c506498> synthesized.

Synthesizing Unit <conv1_entity_991024a798>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 41548: Output port <c_out> of the instance <adder> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <conv1_entity_991024a798> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_10>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_09e321e99dbff748"
        a_width = 38
        a_bin_pt = 35
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 35
        b_bin_pt = 35
        b_arith = 1
        s_width = 19
        s_bin_pt = 17
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 39
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 2
        c_latency = 1
        c_output_width = 39
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <xladdsub_blast_0209_dds305_10> synthesized.

Synthesizing Unit <constant_abbc1a37f3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_abbc1a37f3> synthesized.

Synthesizing Unit <xlslice_62>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 17
        new_lsb = 17
        x_width = 37
        y_width = 1
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<36:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_62> synthesized.

Synthesizing Unit <concat_83820b2faf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_83820b2faf> synthesized.

Synthesizing Unit <reinterpret_620dd01637>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_620dd01637> synthesized.

Synthesizing Unit <reinterpret_ec14c62a89>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_ec14c62a89> synthesized.

Synthesizing Unit <reinterpret_db4c53ade5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_db4c53ade5> synthesized.

Synthesizing Unit <debus_entity_fc5440beb5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_entity_fc5440beb5> synthesized.

Synthesizing Unit <reinterpret_5b4829fb41>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_5b4829fb41> synthesized.

Synthesizing Unit <xlslice_63>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 36
        new_lsb = 0
        x_width = 74
        y_width = 37
WARNING:Xst:647 - Input <x<73:37>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_63> synthesized.

Synthesizing Unit <xlslice_64>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 73
        new_lsb = 37
        x_width = 74
        y_width = 37
WARNING:Xst:647 - Input <x<36:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_64> synthesized.

Synthesizing Unit <delay_8e134646d3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 37-bit register for signal <op_mem_20_24(1)>.
    Found 37-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  74 D-type flip-flop(s).
Unit <delay_8e134646d3> synthesized.

Synthesizing Unit <bus_create_entity_be2599d89f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_create_entity_be2599d89f> synthesized.

Synthesizing Unit <concat_b28df1ab2e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_b28df1ab2e> synthesized.

Synthesizing Unit <bus_expand1_entity_d3e88f3964>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_expand1_entity_d3e88f3964> synthesized.

Synthesizing Unit <xlslice_65>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 35
        new_lsb = 0
        x_width = 37
        y_width = 36
WARNING:Xst:647 - Input <x<36:36>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_65> synthesized.

Synthesizing Unit <xlslice_66>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 36
        new_lsb = 36
        x_width = 37
        y_width = 1
WARNING:Xst:647 - Input <x<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_66> synthesized.

Synthesizing Unit <bus_expand_entity_80976a8778>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_expand_entity_80976a8778> synthesized.

Synthesizing Unit <reinterpret_892b735f0d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_892b735f0d> synthesized.

Synthesizing Unit <xlslice_67>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 36
        new_lsb = 0
        x_width = 73
        y_width = 37
WARNING:Xst:647 - Input <x<72:37>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_67> synthesized.

Synthesizing Unit <xlslice_68>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 72
        new_lsb = 37
        x_width = 73
        y_width = 36
WARNING:Xst:647 - Input <x<36:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_68> synthesized.

Synthesizing Unit <bus_mult_entity_99e641fc1a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bus_mult_entity_99e641fc1a> synthesized.

Synthesizing Unit <a_b_bussify_entity_71dd029c76>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <a_b_bussify_entity_71dd029c76> synthesized.

Synthesizing Unit <reinterpret_efdf1c3890>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_efdf1c3890> synthesized.

Synthesizing Unit <delay_2d0f74b2c1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 37-bit register for signal <op_mem_20_24(1)>.
    Found 37-bit register for signal <op_mem_20_24(2)>.
    Found 37-bit register for signal <op_mem_20_24(3)>.
    Found 37-bit register for signal <op_mem_20_24(4)>.
    Found 37-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 185 D-type flip-flop(s).
Unit <delay_2d0f74b2c1> synthesized.

Synthesizing Unit <mult1_entity_940b1da532>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <mult1_entity_940b1da532> synthesized.

Synthesizing Unit <a_expand_entity_668866a5ac>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <a_expand_entity_668866a5ac> synthesized.

Synthesizing Unit <xlslice_69>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 17
        new_lsb = 0
        x_width = 72
        y_width = 18
WARNING:Xst:647 - Input <x<71:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_69> synthesized.

Synthesizing Unit <xlslice_70>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 35
        new_lsb = 18
        x_width = 72
        y_width = 18
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<71:36>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_70> synthesized.

Synthesizing Unit <xlslice_71>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 53
        new_lsb = 36
        x_width = 72
        y_width = 18
WARNING:Xst:647 - Input <x<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<71:54>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_71> synthesized.

Synthesizing Unit <xlslice_72>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 71
        new_lsb = 54
        x_width = 72
        y_width = 18
WARNING:Xst:647 - Input <x<53:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_72> synthesized.

Synthesizing Unit <a_replicate_entity_5a04bf0c6b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <a_replicate_entity_5a04bf0c6b> synthesized.

Synthesizing Unit <bussify_entity_d9a6b81124>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_d9a6b81124> synthesized.

Synthesizing Unit <addsub_4ded11ba54>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 20464: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 37-bit register for signal <op_mem_91_20(1)>.
    Found 37-bit register for signal <op_mem_91_20(0)>.
    Found 37-bit adder for signal <internal_s_69_5_addsub> created at line 20478.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
Unit <addsub_4ded11ba54> synthesized.

Synthesizing Unit <addsub_8dd4a43ef5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 20560: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 37-bit register for signal <op_mem_91_20(1)>.
    Found 37-bit register for signal <op_mem_91_20(0)>.
    Found 37-bit subtractor for signal <internal_s_71_5_addsub> created at line 20526.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
Unit <addsub_8dd4a43ef5> synthesized.

Synthesizing Unit <xlconvert_17>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 37
        din_bin_pt = 34
        din_arith = 2
        dout_width = 37
        dout_bin_pt = 34
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_17> synthesized.

Synthesizing Unit <convert_func_call_16>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 37
        din_bin_pt = 34
        din_arith = 2
        dout_width = 37
        dout_bin_pt = 34
        dout_arith = 2
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_16> synthesized.

Synthesizing Unit <mult_f295e5f0f2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <op_mem_65_20(1)>.
    Found 36-bit register for signal <op_mem_65_20(0)>.
    Found 18x18-bit multiplier for signal <mult_46_56> created at line 20627.
    Summary:
	inferred   1 Multiplier(s).
	inferred  72 D-type flip-flop(s).
Unit <mult_f295e5f0f2> synthesized.

Synthesizing Unit <ri_to_c_entity_e808517350>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ri_to_c_entity_e808517350> synthesized.

Synthesizing Unit <concat_56d57d2c92>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_56d57d2c92> synthesized.

Synthesizing Unit <repa_entity_534ad08dcd>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <repa_entity_534ad08dcd> synthesized.

Synthesizing Unit <coeff_gen_entity_95510c8444>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_95510c8444> synthesized.

Synthesizing Unit <bit_reverse_entity_a8626f0d65>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bit_reverse_entity_a8626f0d65> synthesized.

Synthesizing Unit <xlslice_73>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 2
        y_width = 1
WARNING:Xst:647 - Input <x<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_73> synthesized.

Synthesizing Unit <xlslice_74>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 2
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_74> synthesized.

Synthesizing Unit <concat_e6f5ee726b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_e6f5ee726b> synthesized.

Synthesizing Unit <cosin_entity_ff94cb6096>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <cosin_entity_ff94cb6096> synthesized.

Synthesizing Unit <add_convert0_entity_5c4dc4f778>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert0_entity_5c4dc4f778> synthesized.

Synthesizing Unit <addsub_5e958c86e4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 20774: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <op_mem_91_20_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cout_mem_92_22_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit adder for signal <internal_s_69_5_addsub> created at line 20788.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_5e958c86e4> synthesized.

Synthesizing Unit <concat_6160d7387c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_6160d7387c> synthesized.

Synthesizing Unit <xlconvert_pipeline_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 2
        din_bin_pt = 0
        din_arith = 1
        dout_width = 2
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 2
        quantization = 1
        overflow = 2
    Summary:
	no macro.
Unit <xlconvert_pipeline_1> synthesized.

Synthesizing Unit <convert_pipeline_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        old_width = 2
        old_bin_pt = 0
        old_arith = 1
        new_width = 2
        new_bin_pt = 0
        new_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 2
        latency = 2
    Summary:
	inferred   1 Multiplexer(s).
Unit <convert_pipeline_1> synthesized.

Synthesizing Unit <synth_reg_28>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 4
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_28> synthesized.

Synthesizing Unit <srl17e_28>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 4
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_28> synthesized.

Synthesizing Unit <synth_reg_29>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 2
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_29> synthesized.

Synthesizing Unit <srl17e_29>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 2
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_29> synthesized.

Synthesizing Unit <delay_4ce33ca7e7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_4ce33ca7e7> synthesized.

Synthesizing Unit <concat_4a9a9a25a3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_4a9a9a25a3> synthesized.

Synthesizing Unit <xlslice_75>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 3
        y_width = 1
WARNING:Xst:647 - Input <x<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_75> synthesized.

Synthesizing Unit <xlslice_76>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 0
        x_width = 3
        y_width = 2
WARNING:Xst:647 - Input <x<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_76> synthesized.

Synthesizing Unit <xlslice_77>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 2
        new_lsb = 1
        x_width = 3
        y_width = 2
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_77> synthesized.

Synthesizing Unit <add_convert1_entity_32af6ac1fb>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert1_entity_32af6ac1fb> synthesized.

Synthesizing Unit <delay_3ffe3e5660>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 73-bit register for signal <op_mem_20_24(1)>.
    Found 73-bit register for signal <op_mem_20_24(2)>.
    Found 73-bit register for signal <op_mem_20_24(3)>.
    Found 73-bit register for signal <op_mem_20_24(4)>.
    Found 73-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 365 D-type flip-flop(s).
Unit <delay_3ffe3e5660> synthesized.

Synthesizing Unit <xlpassthrough_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 2
        dout_width = 2
    Summary:
	no macro.
Unit <xlpassthrough_2> synthesized.

Synthesizing Unit <constant_95b0f967bc>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_95b0f967bc> synthesized.

Synthesizing Unit <delay_4e7d828d94>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 73-bit register for signal <op_mem_20_24(1)>.
    Found 73-bit register for signal <op_mem_20_24(2)>.
    Found 73-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 219 D-type flip-flop(s).
Unit <delay_4e7d828d94> synthesized.

Synthesizing Unit <invert0_entity_bffa0fbbf2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <invert0_entity_bffa0fbbf2> synthesized.

Synthesizing Unit <delay_b6092ad150>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <delay_b6092ad150> synthesized.

Synthesizing Unit <mux_1896e7760c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <pipe_16_22(1)>.
    Found 18-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_1896e7760c> synthesized.

Synthesizing Unit <negate_206b7f76d8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <op_mem_48_20(0)>.
    Found 20-bit subtractor for signal <n0026> created at line 21332.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <negate_206b7f76d8> synthesized.

Synthesizing Unit <invert1_entity_7db6e4373c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <invert1_entity_7db6e4373c> synthesized.

Synthesizing Unit <xldpram_dist_blast_0209_dds305_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "dmg_72_3e09d2589ef3d23d"
        c_width = 18
        addr_width = 2
        c_address_width = 4
        latency = 3
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <xldpram_dist_blast_0209_dds305_1> synthesized.

Synthesizing Unit <synth_reg_30>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 18
        latency = 3
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_30> synthesized.

Synthesizing Unit <srl17e_30>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 18
        latency = 3
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_30> synthesized.

Synthesizing Unit <ri_to_c_entity_59e96c1799>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ri_to_c_entity_59e96c1799> synthesized.

Synthesizing Unit <xlslice_78>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 6
        x_width = 8
        y_width = 2
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_78> synthesized.

Synthesizing Unit <delay0_entity_3ad8ac2405>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <delay0_entity_3ad8ac2405> synthesized.

Synthesizing Unit <xlspram_blast_0209_dds305_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_3171752a0f4cf103"
        c_width = 36
        c_address_width = 6
        latency = 2
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_blast_0209_dds305_3> synthesized.

Synthesizing Unit <debus_addr_entity_7acd9b22ba>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_addr_entity_7acd9b22ba> synthesized.

Synthesizing Unit <reinterpret_2bd09900a1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_2bd09900a1> synthesized.

Synthesizing Unit <xlslice_79>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 5
        new_lsb = 0
        x_width = 6
        y_width = 6
    Summary:
	no macro.
Unit <xlslice_79> synthesized.

Synthesizing Unit <rep_addr_entity_ee7184eba3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rep_addr_entity_ee7184eba3> synthesized.

Synthesizing Unit <bussify_entity_ca885bddcd>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_ca885bddcd> synthesized.

Synthesizing Unit <xldelay_26>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 6
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_26> synthesized.

Synthesizing Unit <synth_reg_31>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 6
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_31> synthesized.

Synthesizing Unit <srl17e_31>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 6
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_31> synthesized.

Synthesizing Unit <xlslice_80>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 6
        new_lsb = 6
        x_width = 7
        y_width = 1
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_80> synthesized.

Synthesizing Unit <sync_delay_entity_15be004b30>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_15be004b30> synthesized.

Synthesizing Unit <constant_7244cd602b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_7244cd602b> synthesized.

Synthesizing Unit <constant_7b07120b87>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_7b07120b87> synthesized.

Synthesizing Unit <constant_180df391de>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_180df391de> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_12>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_212a63dac06ff05f"
        op_width = 7
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp8.core_instance8>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_12> synthesized.

Synthesizing Unit <relational_9a3978c602>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator equal for signal <result_12_3_rel> created at line 21828
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9a3978c602> synthesized.

Synthesizing Unit <relational_23065a6aa3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator not equal for signal <n0002> created at line 21855
    Summary:
	inferred   1 Comparator(s).
Unit <relational_23065a6aa3> synthesized.

Synthesizing Unit <fft_stage_4_entity_17fc9ab803>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_stage_4_entity_17fc9ab803> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_13>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_479ebaa7cafdbad9"
        op_width = 5
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp11.core_instance11>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_13> synthesized.

Synthesizing Unit <butterfly_direct_entity_fcc8f19a98>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_fcc8f19a98> synthesized.

Synthesizing Unit <twiddle_entity_97adb67e05>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <twiddle_entity_97adb67e05> synthesized.

Synthesizing Unit <coeff_gen_entity_cb4ca3b38d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_cb4ca3b38d> synthesized.

Synthesizing Unit <bit_reverse_entity_d85094c94e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bit_reverse_entity_d85094c94e> synthesized.

Synthesizing Unit <xlslice_81>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 3
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_81> synthesized.

Synthesizing Unit <xlslice_82>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 2
        new_lsb = 2
        x_width = 3
        y_width = 1
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_82> synthesized.

Synthesizing Unit <concat_452c4d3410>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_452c4d3410> synthesized.

Synthesizing Unit <cosin_entity_44b56340f4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <cosin_entity_44b56340f4> synthesized.

Synthesizing Unit <add_convert0_entity_47713e93dd>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert0_entity_47713e93dd> synthesized.

Synthesizing Unit <xlconvert_pipeline_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 3
        din_bin_pt = 0
        din_arith = 1
        dout_width = 3
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 2
        quantization = 1
        overflow = 2
    Summary:
	no macro.
Unit <xlconvert_pipeline_2> synthesized.

Synthesizing Unit <convert_pipeline_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        old_width = 3
        old_bin_pt = 0
        old_arith = 1
        new_width = 3
        new_bin_pt = 0
        new_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 2
        latency = 2
    Summary:
	inferred   1 Multiplexer(s).
Unit <convert_pipeline_2> synthesized.

Synthesizing Unit <synth_reg_32>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 5
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_32> synthesized.

Synthesizing Unit <srl17e_32>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 5
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_32> synthesized.

Synthesizing Unit <synth_reg_33>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 3
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_33> synthesized.

Synthesizing Unit <srl17e_33>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 3
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_33> synthesized.

Synthesizing Unit <delay_6edcd04662>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <op_mem_20_24(1)>.
    Found 3-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <delay_6edcd04662> synthesized.

Synthesizing Unit <delay_54d5af2115>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <delay_54d5af2115> synthesized.

Synthesizing Unit <concat_949f038a6d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_949f038a6d> synthesized.

Synthesizing Unit <xlslice_83>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 2
        new_lsb = 0
        x_width = 4
        y_width = 3
WARNING:Xst:647 - Input <x<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_83> synthesized.

Synthesizing Unit <add_convert1_entity_327068453e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert1_entity_327068453e> synthesized.

Synthesizing Unit <xlpassthrough_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 3
        dout_width = 3
    Summary:
	no macro.
Unit <xlpassthrough_3> synthesized.

Synthesizing Unit <xldpram_dist_blast_0209_dds305_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "dmg_72_469cac73f6852527"
        c_width = 18
        addr_width = 3
        c_address_width = 4
        latency = 3
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <xldpram_dist_blast_0209_dds305_2> synthesized.

Synthesizing Unit <xlslice_84>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 5
        x_width = 8
        y_width = 3
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_84> synthesized.

Synthesizing Unit <delay0_entity_85e00c3ec3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <delay0_entity_85e00c3ec3> synthesized.

Synthesizing Unit <xlspram_blast_0209_dds305_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_e4dfaca742cb7129"
        c_width = 36
        c_address_width = 5
        latency = 2
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_blast_0209_dds305_4> synthesized.

Synthesizing Unit <debus_addr_entity_54727bb654>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_addr_entity_54727bb654> synthesized.

Synthesizing Unit <reinterpret_696c37f787>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_696c37f787> synthesized.

Synthesizing Unit <xlslice_85>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 4
        new_lsb = 0
        x_width = 5
        y_width = 5
    Summary:
	no macro.
Unit <xlslice_85> synthesized.

Synthesizing Unit <rep_addr_entity_920838da77>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rep_addr_entity_920838da77> synthesized.

Synthesizing Unit <bussify_entity_d825c75cf5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_d825c75cf5> synthesized.

Synthesizing Unit <xldelay_27>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 5
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_27> synthesized.

Synthesizing Unit <xlslice_86>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 3
        new_lsb = 3
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_86> synthesized.

Synthesizing Unit <xlslice_87>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 5
        new_lsb = 5
        x_width = 6
        y_width = 1
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_87> synthesized.

Synthesizing Unit <sync_delay_entity_c5145c3b33>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_c5145c3b33> synthesized.

Synthesizing Unit <constant_7ea0f2fff7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_7ea0f2fff7> synthesized.

Synthesizing Unit <constant_961b61f8a1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_961b61f8a1> synthesized.

Synthesizing Unit <constant_a267c870be>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a267c870be> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_14>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_91eea2a2e392c322"
        op_width = 6
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp10.core_instance10>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_14> synthesized.

Synthesizing Unit <relational_931d61fb72>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator equal for signal <result_12_3_rel> created at line 22104
    Summary:
	inferred   1 Comparator(s).
Unit <relational_931d61fb72> synthesized.

Synthesizing Unit <relational_fe487ce1c7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator not equal for signal <n0002> created at line 22131
    Summary:
	inferred   1 Comparator(s).
Unit <relational_fe487ce1c7> synthesized.

Synthesizing Unit <fft_stage_5_entity_a6b30fa038>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_stage_5_entity_a6b30fa038> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_15>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_601fed0ddd9eff6a"
        op_width = 4
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp13.core_instance13>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_15> synthesized.

Synthesizing Unit <butterfly_direct_entity_14c976f46c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_14c976f46c> synthesized.

Synthesizing Unit <twiddle_entity_be541281bb>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <twiddle_entity_be541281bb> synthesized.

Synthesizing Unit <coeff_gen_entity_84e6e74f3d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_84e6e74f3d> synthesized.

Synthesizing Unit <bit_reverse_entity_300c77019d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bit_reverse_entity_300c77019d> synthesized.

Synthesizing Unit <cosin_entity_e4b1c02094>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <cosin_entity_e4b1c02094> synthesized.

Synthesizing Unit <add_convert0_entity_f0699125c8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert0_entity_f0699125c8> synthesized.

Synthesizing Unit <concat_8f12c32de0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_8f12c32de0> synthesized.

Synthesizing Unit <xlconvert_pipeline_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 4
        din_bin_pt = 0
        din_arith = 1
        dout_width = 4
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 2
        quantization = 1
        overflow = 2
    Summary:
	no macro.
Unit <xlconvert_pipeline_3> synthesized.

Synthesizing Unit <convert_pipeline_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        old_width = 4
        old_bin_pt = 0
        old_arith = 1
        new_width = 4
        new_bin_pt = 0
        new_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 2
        latency = 2
    Summary:
	inferred   1 Multiplexer(s).
Unit <convert_pipeline_3> synthesized.

Synthesizing Unit <delay_4f82bd00e5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <op_mem_20_24(1)>.
    Found 4-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <delay_4f82bd00e5> synthesized.

Synthesizing Unit <delay_4ca77626c8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <delay_4ca77626c8> synthesized.

Synthesizing Unit <concat_cf540617d5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_cf540617d5> synthesized.

Synthesizing Unit <xlslice_88>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 2
        new_lsb = 0
        x_width = 5
        y_width = 3
WARNING:Xst:647 - Input <x<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_88> synthesized.

Synthesizing Unit <xlslice_89>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 3
        new_lsb = 0
        x_width = 5
        y_width = 4
WARNING:Xst:647 - Input <x<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_89> synthesized.

Synthesizing Unit <xlslice_90>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 4
        new_lsb = 3
        x_width = 5
        y_width = 2
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_90> synthesized.

Synthesizing Unit <add_convert1_entity_73affe343c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert1_entity_73affe343c> synthesized.

Synthesizing Unit <xlpassthrough_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 4
        dout_width = 4
    Summary:
	no macro.
Unit <xlpassthrough_4> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_eaf53c5f13361cdc"
        c_width = 36
        c_address_width = 4
        latency = 2
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_1> synthesized.

Synthesizing Unit <xlslice_91>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 4
        x_width = 8
        y_width = 4
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_91> synthesized.

Synthesizing Unit <delay0_entity_4feadad951>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <delay0_entity_4feadad951> synthesized.

Synthesizing Unit <xlspram_blast_0209_dds305_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_60b34418964c6fd5"
        c_width = 36
        c_address_width = 4
        latency = 2
    Set property "syn_black_box = true" for instance <comp5.core_instance5>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_blast_0209_dds305_5> synthesized.

Synthesizing Unit <rep_addr_entity_d90660300f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rep_addr_entity_d90660300f> synthesized.

Synthesizing Unit <bussify_entity_a4b4979f40>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_a4b4979f40> synthesized.

Synthesizing Unit <xldelay_28>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 4
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_28> synthesized.

Synthesizing Unit <xlslice_92>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 4
        new_lsb = 4
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_92> synthesized.

Synthesizing Unit <xlslice_93>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 4
        new_lsb = 4
        x_width = 5
        y_width = 1
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_93> synthesized.

Synthesizing Unit <sync_delay_entity_7501f87df2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_7501f87df2> synthesized.

Synthesizing Unit <constant_fe72737ca0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_fe72737ca0> synthesized.

Synthesizing Unit <constant_ef0e2e5fc6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_ef0e2e5fc6> synthesized.

Synthesizing Unit <constant_582a3706dd>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_582a3706dd> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_16>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_9cc231de7950d305"
        op_width = 5
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp12.core_instance12>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_16> synthesized.

Synthesizing Unit <relational_9ece3c8c4e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <result_12_3_rel> created at line 23050
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9ece3c8c4e> synthesized.

Synthesizing Unit <relational_dc5bc996c9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator not equal for signal <n0002> created at line 23077
    Summary:
	inferred   1 Comparator(s).
Unit <relational_dc5bc996c9> synthesized.

Synthesizing Unit <fft_stage_6_entity_e9d7569f38>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_stage_6_entity_e9d7569f38> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_17>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_7cc6334313a1dd18"
        op_width = 3
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp15.core_instance15>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_17> synthesized.

Synthesizing Unit <butterfly_direct_entity_10b466e99f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_10b466e99f> synthesized.

Synthesizing Unit <twiddle_entity_910482d041>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <twiddle_entity_910482d041> synthesized.

Synthesizing Unit <coeff_gen_entity_27320ee008>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_27320ee008> synthesized.

Synthesizing Unit <bit_reverse_entity_9f9d5075cd>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bit_reverse_entity_9f9d5075cd> synthesized.

Synthesizing Unit <xlslice_94>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 5
        y_width = 1
WARNING:Xst:647 - Input <x<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_94> synthesized.

Synthesizing Unit <xlslice_95>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 5
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_95> synthesized.

Synthesizing Unit <xlslice_96>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 2
        new_lsb = 2
        x_width = 5
        y_width = 1
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_96> synthesized.

Synthesizing Unit <xlslice_97>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 3
        new_lsb = 3
        x_width = 5
        y_width = 1
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_97> synthesized.

Synthesizing Unit <concat_2b3acb49f4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_2b3acb49f4> synthesized.

Synthesizing Unit <cosin_entity_7f7a290170>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <cosin_entity_7f7a290170> synthesized.

Synthesizing Unit <add_convert0_entity_f2c6707f4c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert0_entity_f2c6707f4c> synthesized.

Synthesizing Unit <concat_ae3f02567e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_ae3f02567e> synthesized.

Synthesizing Unit <xlconvert_pipeline_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 5
        din_bin_pt = 0
        din_arith = 1
        dout_width = 5
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 2
        quantization = 1
        overflow = 2
    Summary:
	no macro.
Unit <xlconvert_pipeline_4> synthesized.

Synthesizing Unit <convert_pipeline_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        old_width = 5
        old_bin_pt = 0
        old_arith = 1
        new_width = 5
        new_bin_pt = 0
        new_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 2
        latency = 2
    Summary:
	inferred   1 Multiplexer(s).
Unit <convert_pipeline_4> synthesized.

Synthesizing Unit <delay_38f665f8aa>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <op_mem_20_24(1)>.
    Found 5-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <delay_38f665f8aa> synthesized.

Synthesizing Unit <delay_b096bcf164>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <delay_b096bcf164> synthesized.

Synthesizing Unit <concat_ac785d9b37>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_ac785d9b37> synthesized.

Synthesizing Unit <xlslice_98>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 3
        new_lsb = 0
        x_width = 6
        y_width = 4
WARNING:Xst:647 - Input <x<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_98> synthesized.

Synthesizing Unit <xlslice_99>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 4
        new_lsb = 0
        x_width = 6
        y_width = 5
WARNING:Xst:647 - Input <x<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_99> synthesized.

Synthesizing Unit <xlslice_100>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 5
        new_lsb = 4
        x_width = 6
        y_width = 2
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_100> synthesized.

Synthesizing Unit <add_convert1_entity_add300a92e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert1_entity_add300a92e> synthesized.

Synthesizing Unit <xlpassthrough_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 5
        dout_width = 5
    Summary:
	no macro.
Unit <xlpassthrough_5> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_5aa6ffbd97b0a029"
        c_width = 36
        c_address_width = 5
        latency = 2
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_2> synthesized.

Synthesizing Unit <xlslice_101>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 3
        x_width = 8
        y_width = 5
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_101> synthesized.

Synthesizing Unit <delay0_entity_c37097b93b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <delay0_entity_c37097b93b> synthesized.

Synthesizing Unit <xlspram_blast_0209_dds305_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_648cfb7b6fc9d60b"
        c_width = 36
        c_address_width = 3
        latency = 2
    Set property "syn_black_box = true" for instance <comp6.core_instance6>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_blast_0209_dds305_6> synthesized.

Synthesizing Unit <debus_addr_entity_210b93ea07>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <debus_addr_entity_210b93ea07> synthesized.

Synthesizing Unit <reinterpret_c4fa12acb5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_c4fa12acb5> synthesized.

Synthesizing Unit <xlslice_102>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 2
        new_lsb = 0
        x_width = 3
        y_width = 3
    Summary:
	no macro.
Unit <xlslice_102> synthesized.

Synthesizing Unit <rep_addr_entity_c6f734f44c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rep_addr_entity_c6f734f44c> synthesized.

Synthesizing Unit <bussify_entity_2091592d66>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_2091592d66> synthesized.

Synthesizing Unit <xldelay_29>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 3
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_29> synthesized.

Synthesizing Unit <xlslice_103>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 5
        new_lsb = 5
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_103> synthesized.

Synthesizing Unit <sync_delay_entity_2ec45f70d1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_2ec45f70d1> synthesized.

Synthesizing Unit <constant_145086465d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_145086465d> synthesized.

Synthesizing Unit <constant_67ad97ca70>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_67ad97ca70> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_18>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_38515b972a28063c"
        op_width = 4
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp14.core_instance14>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_18> synthesized.

Synthesizing Unit <relational_4d3cfceaf4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <result_12_3_rel> created at line 23340
    Summary:
	inferred   1 Comparator(s).
Unit <relational_4d3cfceaf4> synthesized.

Synthesizing Unit <fft_stage_7_entity_db28b77198>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_stage_7_entity_db28b77198> synthesized.

Synthesizing Unit <butterfly_direct_entity_14168ecef8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_14168ecef8> synthesized.

Synthesizing Unit <twiddle_entity_f49445a934>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <twiddle_entity_f49445a934> synthesized.

Synthesizing Unit <coeff_gen_entity_7221d7d8bf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_7221d7d8bf> synthesized.

Synthesizing Unit <bit_reverse_entity_7799c9b07c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bit_reverse_entity_7799c9b07c> synthesized.

Synthesizing Unit <xlslice_104>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 6
        y_width = 1
WARNING:Xst:647 - Input <x<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_104> synthesized.

Synthesizing Unit <xlslice_105>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 6
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_105> synthesized.

Synthesizing Unit <xlslice_106>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 2
        new_lsb = 2
        x_width = 6
        y_width = 1
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_106> synthesized.

Synthesizing Unit <xlslice_107>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 3
        new_lsb = 3
        x_width = 6
        y_width = 1
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_107> synthesized.

Synthesizing Unit <xlslice_108>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 4
        new_lsb = 4
        x_width = 6
        y_width = 1
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_108> synthesized.

Synthesizing Unit <concat_2dc093ca7a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_2dc093ca7a> synthesized.

Synthesizing Unit <cosin_entity_71cfdc8b5a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <cosin_entity_71cfdc8b5a> synthesized.

Synthesizing Unit <add_convert0_entity_742c33e486>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert0_entity_742c33e486> synthesized.

Synthesizing Unit <concat_75261c7c53>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_75261c7c53> synthesized.

Synthesizing Unit <xlconvert_pipeline_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 6
        din_bin_pt = 0
        din_arith = 1
        dout_width = 6
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 2
        quantization = 1
        overflow = 2
    Summary:
	no macro.
Unit <xlconvert_pipeline_5> synthesized.

Synthesizing Unit <convert_pipeline_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        old_width = 6
        old_bin_pt = 0
        old_arith = 1
        new_width = 6
        new_bin_pt = 0
        new_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 2
        latency = 2
    Summary:
	inferred   1 Multiplexer(s).
Unit <convert_pipeline_5> synthesized.

Synthesizing Unit <delay_da3bb0b159>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <op_mem_20_24(1)>.
    Found 6-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <delay_da3bb0b159> synthesized.

Synthesizing Unit <delay_0b18d34058>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <delay_0b18d34058> synthesized.

Synthesizing Unit <concat_c6a9b6687e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_c6a9b6687e> synthesized.

Synthesizing Unit <xlslice_109>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 4
        new_lsb = 0
        x_width = 7
        y_width = 5
WARNING:Xst:647 - Input <x<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_109> synthesized.

Synthesizing Unit <xlslice_110>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 5
        new_lsb = 0
        x_width = 7
        y_width = 6
WARNING:Xst:647 - Input <x<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_110> synthesized.

Synthesizing Unit <xlslice_111>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 6
        new_lsb = 5
        x_width = 7
        y_width = 2
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_111> synthesized.

Synthesizing Unit <add_convert1_entity_49975de6d6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert1_entity_49975de6d6> synthesized.

Synthesizing Unit <xlpassthrough_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 6
        dout_width = 6
    Summary:
	no macro.
Unit <xlpassthrough_6> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_f17ff8bc64ca31f6"
        c_width = 36
        c_address_width = 6
        latency = 2
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_3> synthesized.

Synthesizing Unit <xlslice_112>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 2
        x_width = 8
        y_width = 6
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_112> synthesized.

Synthesizing Unit <delay0_entity_235cabad55>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <delay0_entity_235cabad55> synthesized.

Synthesizing Unit <delay_0c0a0420a6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_0c0a0420a6> synthesized.

Synthesizing Unit <delay_0341f7be44>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_0341f7be44> synthesized.

Synthesizing Unit <xlslice_113>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 6
        new_lsb = 6
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_113> synthesized.

Synthesizing Unit <sync_delay_entity_4f23709b00>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_4f23709b00> synthesized.

Synthesizing Unit <constant_822933f89b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_822933f89b> synthesized.

Synthesizing Unit <constant_469094441c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_469094441c> synthesized.

Synthesizing Unit <constant_a1c496ea88>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a1c496ea88> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_19>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_ab6ac2cd2e5738fd"
        op_width = 3
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp16.core_instance16>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_19> synthesized.

Synthesizing Unit <relational_8fc7f5539b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator equal for signal <result_12_3_rel> created at line 23603
    Summary:
	inferred   1 Comparator(s).
Unit <relational_8fc7f5539b> synthesized.

Synthesizing Unit <relational_47b317dab6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator not equal for signal <n0002> created at line 23630
    Summary:
	inferred   1 Comparator(s).
Unit <relational_47b317dab6> synthesized.

Synthesizing Unit <fft_stage_8_entity_8a393a85bf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_stage_8_entity_8a393a85bf> synthesized.

Synthesizing Unit <butterfly_direct_entity_8b4aa7551b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_8b4aa7551b> synthesized.

Synthesizing Unit <twiddle_entity_04eb971662>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <twiddle_entity_04eb971662> synthesized.

Synthesizing Unit <coeff_gen_entity_ec7f4bebaa>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_ec7f4bebaa> synthesized.

Synthesizing Unit <bit_reverse_entity_e6ba48763a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bit_reverse_entity_e6ba48763a> synthesized.

Synthesizing Unit <xlslice_114>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 7
        y_width = 1
WARNING:Xst:647 - Input <x<6:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_114> synthesized.

Synthesizing Unit <xlslice_115>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 7
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<6:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_115> synthesized.

Synthesizing Unit <xlslice_116>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 2
        new_lsb = 2
        x_width = 7
        y_width = 1
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<6:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_116> synthesized.

Synthesizing Unit <xlslice_117>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 3
        new_lsb = 3
        x_width = 7
        y_width = 1
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_117> synthesized.

Synthesizing Unit <xlslice_118>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 4
        new_lsb = 4
        x_width = 7
        y_width = 1
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_118> synthesized.

Synthesizing Unit <xlslice_119>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 5
        new_lsb = 5
        x_width = 7
        y_width = 1
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_119> synthesized.

Synthesizing Unit <concat_eb5f1ca7f9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_eb5f1ca7f9> synthesized.

Synthesizing Unit <cosin_entity_faeb28dcfe>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <cosin_entity_faeb28dcfe> synthesized.

Synthesizing Unit <add_convert0_entity_e6c9e0ce03>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert0_entity_e6c9e0ce03> synthesized.

Synthesizing Unit <concat_dc245eb1d2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_dc245eb1d2> synthesized.

Synthesizing Unit <xlconvert_pipeline_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 7
        din_bin_pt = 0
        din_arith = 1
        dout_width = 7
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 2
        quantization = 1
        overflow = 2
    Summary:
	no macro.
Unit <xlconvert_pipeline_6> synthesized.

Synthesizing Unit <convert_pipeline_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        old_width = 7
        old_bin_pt = 0
        old_arith = 1
        new_width = 7
        new_bin_pt = 0
        new_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 2
        latency = 2
    Summary:
	inferred   1 Multiplexer(s).
Unit <convert_pipeline_6> synthesized.

Synthesizing Unit <delay_8a9e828e57>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <op_mem_20_24(1)>.
    Found 7-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <delay_8a9e828e57> synthesized.

Synthesizing Unit <delay_9066adfc41>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <delay_9066adfc41> synthesized.

Synthesizing Unit <concat_83e473517e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_83e473517e> synthesized.

Synthesizing Unit <xlslice_120>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 5
        new_lsb = 0
        x_width = 8
        y_width = 6
WARNING:Xst:647 - Input <x<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_120> synthesized.

Synthesizing Unit <xlslice_121>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 6
        new_lsb = 0
        x_width = 8
        y_width = 7
WARNING:Xst:647 - Input <x<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_121> synthesized.

Synthesizing Unit <add_convert1_entity_063cf31348>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert1_entity_063cf31348> synthesized.

Synthesizing Unit <xlpassthrough_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 7
        dout_width = 7
    Summary:
	no macro.
Unit <xlpassthrough_7> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_0201af75eef6e019"
        c_width = 36
        c_address_width = 7
        latency = 2
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_4> synthesized.

Synthesizing Unit <xlslice_122>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 1
        x_width = 8
        y_width = 7
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_122> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_20>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_5f22a153812a8bc9"
        op_width = 2
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp18.core_instance18>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_20> synthesized.

Synthesizing Unit <delay0_entity_1fd45e7c06>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <delay0_entity_1fd45e7c06> synthesized.

Synthesizing Unit <delay_38898c80c0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <op_mem_20_24(1)>.
    Found 36-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <delay_38898c80c0> synthesized.

Synthesizing Unit <xlslice_123>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 7
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_123> synthesized.

Synthesizing Unit <sync_delay_entity_534f5f0987>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_534f5f0987> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_21>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_e2c1b30fd6a18380"
        op_width = 2
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp17.core_instance17>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_21> synthesized.

Synthesizing Unit <relational_f9928864ea>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator not equal for signal <n0002> created at line 23928
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f9928864ea> synthesized.

Synthesizing Unit <fft_stage_9_entity_87ee71c641>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_stage_9_entity_87ee71c641> synthesized.

Synthesizing Unit <butterfly_direct_entity_c2a5b3cff6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_c2a5b3cff6> synthesized.

Synthesizing Unit <twiddle_entity_a18327ab08>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <twiddle_entity_a18327ab08> synthesized.

Synthesizing Unit <coeff_gen_entity_71dc1950b7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_71dc1950b7> synthesized.

Synthesizing Unit <bit_reverse_entity_abe4024644>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bit_reverse_entity_abe4024644> synthesized.

Synthesizing Unit <xlslice_124>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 8
        y_width = 1
WARNING:Xst:647 - Input <x<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_124> synthesized.

Synthesizing Unit <xlslice_125>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 8
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_125> synthesized.

Synthesizing Unit <xlslice_126>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 2
        new_lsb = 2
        x_width = 8
        y_width = 1
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_126> synthesized.

Synthesizing Unit <xlslice_127>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 3
        new_lsb = 3
        x_width = 8
        y_width = 1
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_127> synthesized.

Synthesizing Unit <xlslice_128>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 4
        new_lsb = 4
        x_width = 8
        y_width = 1
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_128> synthesized.

Synthesizing Unit <xlslice_129>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 5
        new_lsb = 5
        x_width = 8
        y_width = 1
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_129> synthesized.

Synthesizing Unit <xlslice_130>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 6
        new_lsb = 6
        x_width = 8
        y_width = 1
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_130> synthesized.

Synthesizing Unit <concat_7673b9b993>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_7673b9b993> synthesized.

Synthesizing Unit <cosin_entity_08df1f9618>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <cosin_entity_08df1f9618> synthesized.

Synthesizing Unit <add_convert0_entity_80bdc82036>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert0_entity_80bdc82036> synthesized.

Synthesizing Unit <concat_f62149b02a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_f62149b02a> synthesized.

Synthesizing Unit <xlconvert_pipeline_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 8
        din_bin_pt = 0
        din_arith = 1
        dout_width = 8
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 2
        quantization = 1
        overflow = 2
    Summary:
	no macro.
Unit <xlconvert_pipeline_7> synthesized.

Synthesizing Unit <convert_pipeline_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        old_width = 8
        old_bin_pt = 0
        old_arith = 1
        new_width = 8
        new_bin_pt = 0
        new_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 2
        latency = 2
    Summary:
	inferred   1 Multiplexer(s).
Unit <convert_pipeline_7> synthesized.

Synthesizing Unit <delay_23f848c85b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <op_mem_20_24(1)>.
    Found 8-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <delay_23f848c85b> synthesized.

Synthesizing Unit <concat_1ece14600f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_1ece14600f> synthesized.

Synthesizing Unit <xlslice_131>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 6
        new_lsb = 0
        x_width = 9
        y_width = 7
WARNING:Xst:647 - Input <x<8:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_131> synthesized.

Synthesizing Unit <xlslice_132>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 0
        x_width = 9
        y_width = 8
WARNING:Xst:647 - Input <x<8:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_132> synthesized.

Synthesizing Unit <xlslice_133>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 8
        new_lsb = 7
        x_width = 9
        y_width = 2
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_133> synthesized.

Synthesizing Unit <add_convert1_entity_fb6c3ca57d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_convert1_entity_fb6c3ca57d> synthesized.

Synthesizing Unit <xlpassthrough_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 8
        dout_width = 8
    Summary:
	no macro.
Unit <xlpassthrough_8> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_8d0b8b9df2750ee8"
        c_width = 36
        c_address_width = 8
        latency = 2
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_5> synthesized.

Synthesizing Unit <counter_223a0f3237>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_reg_20_23>.
    Found 1-bit adder for signal <count_reg_20_23[0]_PWR_1307_o_add_1_OUT(0)> created at line 24108.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_223a0f3237> synthesized.

Synthesizing Unit <delay0_entity_045569bfa6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <delay0_entity_045569bfa6> synthesized.

Synthesizing Unit <xlslice_134>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 8
        new_lsb = 8
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_134> synthesized.

Synthesizing Unit <sync_delay_entity_1ff029e688>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_1ff029e688> synthesized.

Synthesizing Unit <biplex_cplx_unscrambler_entity_8d6d8a1079>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <biplex_cplx_unscrambler_entity_8d6d8a1079> synthesized.

Synthesizing Unit <barrel_switcher_entity_5781b94699>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <barrel_switcher_entity_5781b94699> synthesized.

Synthesizing Unit <relational_011282df9a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator lessequal for signal <n0002> created at line 24411
    Summary:
	inferred   1 Comparator(s).
Unit <relational_011282df9a> synthesized.

Synthesizing Unit <reorder1_entity_6492d761f1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <reorder1_entity_6492d761f1> synthesized.

Synthesizing Unit <addr_expand_entity_ae2730480b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <addr_expand_entity_ae2730480b> synthesized.

Synthesizing Unit <reinterpret_b754317574>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_b754317574> synthesized.

Synthesizing Unit <xlslice_135>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 8
        new_lsb = 0
        x_width = 9
        y_width = 9
    Summary:
	no macro.
Unit <xlslice_135> synthesized.

Synthesizing Unit <addr_replicate_entity_726e28d91c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <addr_replicate_entity_726e28d91c> synthesized.

Synthesizing Unit <bussify_entity_f6dc993287>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_f6dc993287> synthesized.

Synthesizing Unit <xlspram_blast_0209_dds305_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_7a7fa6a8949d8574"
        c_width = 36
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp7.core_instance7>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_blast_0209_dds305_7> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_22>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_9a633c62b36f8977"
        op_width = 10
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp20.core_instance20>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_22> synthesized.

Synthesizing Unit <delay_6104cbef7a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <op_mem_20_24(1)>.
    Found 9-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <delay_6104cbef7a> synthesized.

Synthesizing Unit <delay_a99984b20e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_a99984b20e> synthesized.

Synthesizing Unit <delay_06829f1faf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24(1)>.
    Found 1-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_06829f1faf> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_cc6309531d66aa85"
        c_width = 9
        c_address_width = 9
        latency = 1
    Set property "syn_black_box = true" for instance <comp6.core_instance6>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_6> synthesized.

Synthesizing Unit <mux_57bd0e235a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_57bd0e235a> synthesized.

Synthesizing Unit <xlslice_136>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 9
        new_lsb = 9
        x_width = 10
        y_width = 1
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_136> synthesized.

Synthesizing Unit <xlslice_137>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 8
        new_lsb = 0
        x_width = 10
        y_width = 9
WARNING:Xst:647 - Input <x<9:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_137> synthesized.

Synthesizing Unit <we_replicate_entity_ce348375d4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <we_replicate_entity_ce348375d4> synthesized.

Synthesizing Unit <reorder_entity_ea70b7f1b6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <reorder_entity_ea70b7f1b6> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_4d9bcbdf9d0508f0"
        c_width = 9
        c_address_width = 9
        latency = 1
    Set property "syn_black_box = true" for instance <comp5.core_instance5>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_7> synthesized.

Synthesizing Unit <sync_delay_en_entity_a6adb921b1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sync_delay_en_entity_a6adb921b1> synthesized.

Synthesizing Unit <constant_fbc2f0cce1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_fbc2f0cce1> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_23>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_04135acb4316d2f1"
        op_width = 10
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp19.core_instance19>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_23> synthesized.

Synthesizing Unit <relational_0ffd72e037>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator equal for signal <result_12_3_rel> created at line 24214
    Summary:
	inferred   1 Comparator(s).
Unit <relational_0ffd72e037> synthesized.

Synthesizing Unit <relational_f6702ea2f7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator not equal for signal <n0002> created at line 13737
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f6702ea2f7> synthesized.

Synthesizing Unit <fft_direct_entity_b64ac9e887>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_direct_entity_b64ac9e887> synthesized.

Synthesizing Unit <butterfly0_0_entity_a453e08331>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <butterfly0_0_entity_a453e08331> synthesized.

Synthesizing Unit <twiddle_entity_bf87daf796>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <twiddle_entity_bf87daf796> synthesized.

Synthesizing Unit <coeff_gen_entity_2e10b7d4ca>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_2e10b7d4ca> synthesized.

Synthesizing Unit <feedback_osc_entity_46921ef314>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 55702: Output port <douta> of the instance <working_values> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <feedback_osc_entity_46921ef314> synthesized.

Synthesizing Unit <xlslice_138>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 4
        x_width = 9
        y_width = 4
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<8:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_138> synthesized.

Synthesizing Unit <cmult_entity_b68cdf138f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <cmult_entity_b68cdf138f> synthesized.

Synthesizing Unit <addsub_5a709f11ce>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 24561: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 44-bit register for signal <op_mem_91_20(1)>.
    Found 44-bit register for signal <op_mem_91_20(0)>.
    Found 44-bit adder for signal <internal_s_69_5_addsub> created at line 24575.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
Unit <addsub_5a709f11ce> synthesized.

Synthesizing Unit <addsub_5e87370976>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 24657: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 44-bit register for signal <op_mem_91_20(1)>.
    Found 44-bit register for signal <op_mem_91_20(0)>.
    Found 44-bit subtractor for signal <internal_s_71_5_addsub> created at line 24623.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
Unit <addsub_5e87370976> synthesized.

Synthesizing Unit <b_expand_entity_4f9d9d7e1a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <b_expand_entity_4f9d9d7e1a> synthesized.

Synthesizing Unit <reinterpret_60ea556961>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_60ea556961> synthesized.

Synthesizing Unit <xlslice_139>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 24
        new_lsb = 0
        x_width = 100
        y_width = 25
WARNING:Xst:647 - Input <x<99:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_139> synthesized.

Synthesizing Unit <xlslice_140>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 49
        new_lsb = 25
        x_width = 100
        y_width = 25
WARNING:Xst:647 - Input <x<24:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<99:50>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_140> synthesized.

Synthesizing Unit <xlslice_141>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 74
        new_lsb = 50
        x_width = 100
        y_width = 25
WARNING:Xst:647 - Input <x<49:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<99:75>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_141> synthesized.

Synthesizing Unit <xlslice_142>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 99
        new_lsb = 75
        x_width = 100
        y_width = 25
WARNING:Xst:647 - Input <x<74:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_142> synthesized.

Synthesizing Unit <b_replicate_entity_cc0fd6c9ed>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <b_replicate_entity_cc0fd6c9ed> synthesized.

Synthesizing Unit <bussify_entity_bbd17066db>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_bbd17066db> synthesized.

Synthesizing Unit <concat_402eae042e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_402eae042e> synthesized.

Synthesizing Unit <reinterpret_0ad37a7234>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_0ad37a7234> synthesized.

Synthesizing Unit <xldelay_30>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 50
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_30> synthesized.

Synthesizing Unit <synth_reg_34>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 50
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_34> synthesized.

Synthesizing Unit <srl17e_34>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 50
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_34> synthesized.

Synthesizing Unit <xlconvert_pipeline_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 44
        din_bin_pt = 41
        din_arith = 2
        dout_width = 18
        dout_bin_pt = 17
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 2
        quantization = 1
        overflow = 2
    Summary:
	no macro.
Unit <xlconvert_pipeline_8> synthesized.

Synthesizing Unit <convert_pipeline_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        old_width = 44
        old_bin_pt = 41
        old_arith = 2
        new_width = 18
        new_bin_pt = 17
        new_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 2
        latency = 2
    Summary:
	inferred   4 Multiplexer(s).
Unit <convert_pipeline_8> synthesized.

Synthesizing Unit <synth_reg_35>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 22
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_35> synthesized.

Synthesizing Unit <srl17e_35>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 22
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_35> synthesized.

Synthesizing Unit <mult_4d389c6c89>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 43-bit register for signal <op_mem_65_20(1)>.
    Found 43-bit register for signal <op_mem_65_20(0)>.
    Found 18x25-bit multiplier for signal <mult_46_56> created at line 24724.
    Summary:
	inferred   1 Multiplier(s).
	inferred  86 D-type flip-flop(s).
Unit <mult_4d389c6c89> synthesized.

Synthesizing Unit <xldelay_31>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 5
        latency = 7
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_31> synthesized.

Synthesizing Unit <synth_reg_36>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 5
        latency = 7
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_36> synthesized.

Synthesizing Unit <srl17e_36>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 5
        latency = 7
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_36> synthesized.

Synthesizing Unit <delay_bd0ba063eb>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 73-bit register for signal <op_mem_20_24(1)>.
    Found 73-bit register for signal <op_mem_20_24(2)>.
    Found 73-bit register for signal <op_mem_20_24(3)>.
    Found 73-bit register for signal <op_mem_20_24(4)>.
    Found 73-bit register for signal <op_mem_20_24(5)>.
    Found 73-bit register for signal <op_mem_20_24(6)>.
    Found 73-bit register for signal <op_mem_20_24(7)>.
    Found 73-bit register for signal <op_mem_20_24(8)>.
    Found 73-bit register for signal <op_mem_20_24(9)>.
    Found 73-bit register for signal <op_mem_20_24(10)>.
    Found 73-bit register for signal <op_mem_20_24(11)>.
    Found 73-bit register for signal <op_mem_20_24(12)>.
    Found 73-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 949 D-type flip-flop(s).
Unit <delay_bd0ba063eb> synthesized.

Synthesizing Unit <xldelay_32>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 4
        latency = 12
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_32> synthesized.

Synthesizing Unit <synth_reg_37>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 4
        latency = 12
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_37> synthesized.

Synthesizing Unit <srl17e_37>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 4
        latency = 12
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_37> synthesized.

Synthesizing Unit <delay_14a6a51cbc>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <delay_14a6a51cbc> synthesized.

Synthesizing Unit <xlslice_143>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 3
        new_lsb = 0
        x_width = 9
        y_width = 4
WARNING:Xst:647 - Input <x<8:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_143> synthesized.

Synthesizing Unit <outmux_entity_51ee7a0ccf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <outmux_entity_51ee7a0ccf> synthesized.

Synthesizing Unit <mux_b0d8099706>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <pipe_16_22(1)>.
    Found 18-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_b0d8099706> synthesized.

Synthesizing Unit <sel_expand_entity_a3955aff04>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sel_expand_entity_a3955aff04> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_d030b0e92b1569b0"
        c_width = 36
        c_address_width = 5
        latency = 2
    Set property "syn_black_box = true" for instance <comp7.core_instance7>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_8> synthesized.

Synthesizing Unit <ri_to_c_entity_a6c62beeec>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ri_to_c_entity_a6c62beeec> synthesized.

Synthesizing Unit <concat_ed1960f5a8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_ed1960f5a8> synthesized.

Synthesizing Unit <reinterpret_c3c0e847be>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_c3c0e847be> synthesized.

Synthesizing Unit <constant_df65ba8bae>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_df65ba8bae> synthesized.

Synthesizing Unit <constant_190b65ebff>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_190b65ebff> synthesized.

Synthesizing Unit <sel_replicate_entity_6b1abd12c1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sel_replicate_entity_6b1abd12c1> synthesized.

Synthesizing Unit <bussify_entity_9dac855f79>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_9dac855f79> synthesized.

Synthesizing Unit <relational_01718d4f17>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 4-bit comparator not equal for signal <n0005> created at line 25028
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_01718d4f17> synthesized.

Synthesizing Unit <xldpram_dist_blast_0209_dds305_3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "dmg_72_97b1384ea233b22e"
        c_width = 36
        addr_width = 4
        c_address_width = 4
        latency = 2
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <xldpram_dist_blast_0209_dds305_3> synthesized.

Synthesizing Unit <fft_unscrambler_entity_6d96c4874c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_unscrambler_entity_6d96c4874c> synthesized.

Synthesizing Unit <reorder_entity_dc62965e8e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <reorder_entity_dc62965e8e> synthesized.

Synthesizing Unit <addr_expand_entity_1a307126c1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <addr_expand_entity_1a307126c1> synthesized.

Synthesizing Unit <xlslice_144>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 8
        new_lsb = 0
        x_width = 18
        y_width = 9
WARNING:Xst:647 - Input <x<17:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_144> synthesized.

Synthesizing Unit <xlslice_145>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 17
        new_lsb = 9
        x_width = 18
        y_width = 9
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_145> synthesized.

Synthesizing Unit <addr_replicate_entity_a0f3569ab5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <addr_replicate_entity_a0f3569ab5> synthesized.

Synthesizing Unit <bussify_entity_3a903bd914>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bussify_entity_3a903bd914> synthesized.

Synthesizing Unit <concat_f2f6490a28>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_f2f6490a28> synthesized.

Synthesizing Unit <buf0_entity_86461d58d5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <buf0_entity_86461d58d5> synthesized.

Synthesizing Unit <xlspram_blast_0209_dds305_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_59ac5a13d6d08875"
        c_width = 36
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp8.core_instance8>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_blast_0209_dds305_8> synthesized.

Synthesizing Unit <current_map_entity_93185f7f48>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 56691: Output port <douta> of the instance <bram0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <current_map_entity_93185f7f48> synthesized.

Synthesizing Unit <xldpram_blast_0209_dds305_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_71ee2287586fd244"
        c_width_a = 9
        c_address_width_a = 9
        c_width_b = 9
        c_address_width_b = 9
        c_has_sinita = 0
        c_has_sinitb = 0
        latency = 2
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_blast_0209_dds305_5> synthesized.

Synthesizing Unit <rep_addra_entity_1368fc9b05>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rep_addra_entity_1368fc9b05> synthesized.

Synthesizing Unit <rep_wea_entity_f8bdd6b4fa>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rep_wea_entity_f8bdd6b4fa> synthesized.

Synthesizing Unit <delay_7439478232>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <op_mem_20_24(1)>.
    Found 36-bit register for signal <op_mem_20_24(2)>.
    Found 36-bit register for signal <op_mem_20_24(3)>.
    Found 36-bit register for signal <op_mem_20_24(4)>.
    Found 36-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 180 D-type flip-flop(s).
Unit <delay_7439478232> synthesized.

Synthesizing Unit <xldelay_33>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 5
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_33> synthesized.

Synthesizing Unit <synth_reg_38>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 5
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_38> synthesized.

Synthesizing Unit <srl17e_38>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 5
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_38> synthesized.

Synthesizing Unit <xldelay_34>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 4
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_34> synthesized.

Synthesizing Unit <synth_reg_39>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 4
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_39> synthesized.

Synthesizing Unit <srl17e_39>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        latency = 4
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_39> synthesized.

Synthesizing Unit <edge_detect_entity_64e4b1b900>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <edge_detect_entity_64e4b1b900> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_408f0cc582283812"
        c_width = 9
        c_address_width = 9
        latency = 1
    Set property "syn_black_box = true" for instance <comp8.core_instance8>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_9> synthesized.

Synthesizing Unit <mux_c839fa4342>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_c839fa4342> synthesized.

Synthesizing Unit <we_expand_entity_edaecf01af>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <we_expand_entity_edaecf01af> synthesized.

Synthesizing Unit <square_transposer_entity_e1dd275553>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <square_transposer_entity_e1dd275553> synthesized.

Synthesizing Unit <counter_0009e314f5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_reg_20_23>.
    Found 2-bit subtractor for signal <n0011> created at line 25246.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_0009e314f5> synthesized.

Synthesizing Unit <db0_entity_bd24b067ff>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <db0_entity_bd24b067ff> synthesized.

Synthesizing Unit <dsync_entity_c5140ac835>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <dsync_entity_c5140ac835> synthesized.

Synthesizing Unit <xlslice_146>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 9
        new_lsb = 9
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_146> synthesized.

Synthesizing Unit <fft_shift_entity_16bfd57803>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_shift_entity_16bfd57803> synthesized.

Synthesizing Unit <fft_snap_entity_6f40b6873d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_snap_entity_6f40b6873d> synthesized.

Synthesizing Unit <add_gen_entity_c38f311a87>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_gen_entity_c38f311a87> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_24>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_f0cd8887791c131a"
        op_width = 13
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp21.core_instance21>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_24> synthesized.

Synthesizing Unit <concat_1d665a7331>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_1d665a7331> synthesized.

Synthesizing Unit <xlconvert_18>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 19
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_18> synthesized.

Synthesizing Unit <convert_func_call_17>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 19
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_17> synthesized.

Synthesizing Unit <delay_87cc993d41>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <delay_87cc993d41> synthesized.

Synthesizing Unit <shift_892c2104f7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit register for signal <op_mem_46_20(0)>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <shift_892c2104f7> synthesized.

Synthesizing Unit <xlslice_147>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 11
        new_lsb = 0
        x_width = 13
        y_width = 12
WARNING:Xst:647 - Input <x<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_147> synthesized.

Synthesizing Unit <xlslice_148>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 11
        new_lsb = 3
        x_width = 13
        y_width = 9
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_148> synthesized.

Synthesizing Unit <xlslice_149>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 12
        new_lsb = 12
        x_width = 13
        y_width = 1
WARNING:Xst:647 - Input <x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_149> synthesized.

Synthesizing Unit <bram_entity_5262375502>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bram_entity_5262375502> synthesized.

Synthesizing Unit <ctrl_entity_fbb6432d5c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ctrl_entity_fbb6432d5c> synthesized.

Synthesizing Unit <fft_sync_entity_6718faa2ca>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <fft_sync_entity_6718faa2ca> synthesized.

Synthesizing Unit <constant_7e2444d802>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_7e2444d802> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_8ff2683c7d2a611c"
        op_width = 9
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp22.core_instance22>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_25> synthesized.

Synthesizing Unit <logical_89333b145c>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <logical_89333b145c> synthesized.

Synthesizing Unit <ia_entity_ab92225e81>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ia_entity_ab92225e81> synthesized.

Synthesizing Unit <addsub_a62bd424ca>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 13815: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <op_mem_91_20(1)>.
    Found 32-bit register for signal <op_mem_91_20(0)>.
    Found 33-bit adder for signal <internal_s_69_5_addsub> created at line 13829.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <addsub_a62bd424ca> synthesized.

Synthesizing Unit <constant_37567836aa>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_37567836aa> synthesized.

Synthesizing Unit <delay_bram_entity_b9a19993ed>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <delay_bram_entity_b9a19993ed> synthesized.

Synthesizing Unit <counter_3ba0f48271>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <count_reg_20_23>.
    Found 9-bit adder for signal <count_reg_20_23[8]_GND_4908_o_add_0_OUT> created at line 13078.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <counter_3ba0f48271> synthesized.

Synthesizing Unit <xlspram_blast_0209_dds305_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_cc15fa2ec33bfbe5"
        c_width = 32
        c_address_width = 9
        latency = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_blast_0209_dds305_9> synthesized.

Synthesizing Unit <mux_286b77e019>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_286b77e019> synthesized.

Synthesizing Unit <pulse_ext_entity_db3ef11f2b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pulse_ext_entity_db3ef11f2b> synthesized.

Synthesizing Unit <counter_a1cad1a9ea>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <count_reg_20_23>.
    Found 10-bit adder for signal <count_reg_20_23[9]_GND_4921_o_add_2_OUT> created at line 13681.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <counter_a1cad1a9ea> synthesized.

Synthesizing Unit <posedge_entity_3c635beefd>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <posedge_entity_3c635beefd> synthesized.

Synthesizing Unit <load_bins_entity_885e4687bc>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <load_bins_entity_885e4687bc> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_26>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_2446b11135c8d90d"
        op_width = 10
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp30.core_instance30>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_26> synthesized.

Synthesizing Unit <mixer_even_entity_93fe5ae968>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 58657: Output port <c_out> of the instance <addsub> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 58689: Output port <c_out> of the instance <addsub1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mixer_even_entity_93fe5ae968> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_11>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_01f20788c65fc765"
        a_width = 34
        a_bin_pt = 32
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 34
        b_bin_pt = 32
        b_arith = 2
        s_width = 19
        s_bin_pt = 17
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 35
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 3
        quantization = 1
        overflow = 2
        c_latency = 2
        c_output_width = 35
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <xladdsub_blast_0209_dds305_11> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_12>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_04b61ccbd787305e"
        a_width = 34
        a_bin_pt = 32
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 34
        b_bin_pt = 32
        b_arith = 2
        s_width = 19
        s_bin_pt = 17
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 35
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 3
        quantization = 1
        overflow = 2
        c_latency = 2
        c_output_width = 35
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <xladdsub_blast_0209_dds305_12> synthesized.

Synthesizing Unit <xlmult_blast_0209_dds305>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "mult_11_2_ae0f890000d3d152"
        a_width = 18
        a_bin_pt = 17
        a_arith = 2
        b_width = 16
        b_bin_pt = 15
        b_arith = 2
        p_width = 34
        p_bin_pt = 32
        p_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 18
        c_b_width = 16
        c_type = 0
        c_a_type = 0
        c_b_type = 0
        c_pipelined = 1
        c_baat = 18
        multsign = 2
        c_output_width = 34
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlmult_blast_0209_dds305> synthesized.

Synthesizing Unit <ri_to_c1_entity_2ed54be1ba>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ri_to_c1_entity_2ed54be1ba> synthesized.

Synthesizing Unit <mixerout_entity_23b917c6c1>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <mixerout_entity_23b917c6c1> synthesized.

Synthesizing Unit <delay_93ae8f3a04>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <delay_93ae8f3a04> synthesized.

Synthesizing Unit <add_gen_entity_d2221d4b12>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_gen_entity_d2221d4b12> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_27>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_dcda492d69e69f28"
        op_width = 18
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp23.core_instance23>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_27> synthesized.

Synthesizing Unit <concat_20d00231a3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_20d00231a3> synthesized.

Synthesizing Unit <xlconvert_19>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 14
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_19> synthesized.

Synthesizing Unit <convert_func_call_18>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 14
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_18> synthesized.

Synthesizing Unit <delay_cdadd4d72d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <delay_cdadd4d72d> synthesized.

Synthesizing Unit <shift_1849b165de>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <op_mem_46_20(0)>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <shift_1849b165de> synthesized.

Synthesizing Unit <xlslice_150>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 16
        new_lsb = 0
        x_width = 18
        y_width = 17
WARNING:Xst:647 - Input <x<17:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_150> synthesized.

Synthesizing Unit <xlslice_151>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 16
        new_lsb = 3
        x_width = 18
        y_width = 14
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<17:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_151> synthesized.

Synthesizing Unit <xlslice_152>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 17
        new_lsb = 17
        x_width = 18
        y_width = 1
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_152> synthesized.

Synthesizing Unit <basic_ctrl_entity_3e455a7c1b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <basic_ctrl_entity_3e455a7c1b> synthesized.

Synthesizing Unit <bram_entity_c760f89928>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bram_entity_c760f89928> synthesized.

Synthesizing Unit <calc_add_entity_9798cbd3b9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <calc_add_entity_9798cbd3b9> synthesized.

Synthesizing Unit <concat_1658f5c814>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_1658f5c814> synthesized.

Synthesizing Unit <xlconvert_20>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 14
        din_bin_pt = 0
        din_arith = 1
        dout_width = 14
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_20> synthesized.

Synthesizing Unit <convert_func_call_19>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 14
        din_bin_pt = 0
        din_arith = 1
        dout_width = 14
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_19> synthesized.

Synthesizing Unit <xlslice_153>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 14
        y_width = 1
WARNING:Xst:647 - Input <x<13:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_153> synthesized.

Synthesizing Unit <xlslice_154>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 13
        new_lsb = 1
        x_width = 14
        y_width = 13
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_154> synthesized.

Synthesizing Unit <mux_fe93adb3c8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_fe93adb3c8> synthesized.

Synthesizing Unit <ctrl_entity_e8405d6bd3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ctrl_entity_e8405d6bd3> synthesized.

Synthesizing Unit <mux_81f00cece7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <pipe_20_22(0)>.
    Found 8-bit 4-to-1 multiplexer for signal <unregy_join_6_1> created at line 27590.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_81f00cece7> synthesized.

Synthesizing Unit <mux_674531f69e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_674531f69e> synthesized.

Synthesizing Unit <mux_6ec07dbeb8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_6ec07dbeb8> synthesized.

Synthesizing Unit <mux_387191112d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_387191112d> synthesized.

Synthesizing Unit <mux_c7fc178374>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <pipe_20_22(0)>.
    Found 32-bit 4-to-1 multiplexer for signal <unregy_join_6_1> created at line 27759.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_c7fc178374> synthesized.

Synthesizing Unit <mux_a837cccb97>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_a837cccb97> synthesized.

Synthesizing Unit <one_gbe_entity_deea7e5d1b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <one_gbe_entity_deea7e5d1b> synthesized.

Synthesizing Unit <xlconvert_21>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 8
        din_bin_pt = 0
        din_arith = 1
        dout_width = 8
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_21> synthesized.

Synthesizing Unit <convert_func_call_20>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 8
        din_bin_pt = 0
        din_arith = 1
        dout_width = 8
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_20> synthesized.

Synthesizing Unit <xlconvert_22>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 16
        din_bin_pt = 0
        din_arith = 1
        dout_width = 16
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_22> synthesized.

Synthesizing Unit <convert_func_call_21>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 16
        din_bin_pt = 0
        din_arith = 1
        dout_width = 16
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_21> synthesized.

Synthesizing Unit <parallel_to_serial_converter_entity_7ac324252e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <parallel_to_serial_converter_entity_7ac324252e> synthesized.

Synthesizing Unit <shifter_unit10_entity_b521f8780b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit10_entity_b521f8780b> synthesized.

Synthesizing Unit <xlregister_5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        d_width = 8
        init_value = "00000000"
    Summary:
	no macro.
Unit <xlregister_5> synthesized.

Synthesizing Unit <synth_reg_w_init_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 8
        init_index = 2
        init_value = "00000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_6> synthesized.

Synthesizing Unit <single_reg_w_init_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 8
        init_index = 2
        init_value = "00000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_6> synthesized.

Synthesizing Unit <xlslice_155>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 79
        new_lsb = 72
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<71:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:80>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_155> synthesized.

Synthesizing Unit <shifter_unit11_entity_0768a36be3>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit11_entity_0768a36be3> synthesized.

Synthesizing Unit <xlslice_156>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 87
        new_lsb = 80
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<79:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:88>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_156> synthesized.

Synthesizing Unit <shifter_unit12_entity_b06b3ee6db>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit12_entity_b06b3ee6db> synthesized.

Synthesizing Unit <xlslice_157>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 95
        new_lsb = 88
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<87:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:96>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_157> synthesized.

Synthesizing Unit <shifter_unit13_entity_80ff41389d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit13_entity_80ff41389d> synthesized.

Synthesizing Unit <xlslice_158>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 103
        new_lsb = 96
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<95:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:104>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_158> synthesized.

Synthesizing Unit <shifter_unit14_entity_3495949972>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit14_entity_3495949972> synthesized.

Synthesizing Unit <xlslice_159>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 111
        new_lsb = 104
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<103:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:112>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_159> synthesized.

Synthesizing Unit <shifter_unit15_entity_074584e5a2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit15_entity_074584e5a2> synthesized.

Synthesizing Unit <xlslice_160>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 119
        new_lsb = 112
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<111:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:120>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_160> synthesized.

Synthesizing Unit <shifter_unit16_entity_bf1fb11404>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit16_entity_bf1fb11404> synthesized.

Synthesizing Unit <xlslice_161>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 127
        new_lsb = 120
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<119:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_161> synthesized.

Synthesizing Unit <shifter_unit1_entity_d42644f0e7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit1_entity_d42644f0e7> synthesized.

Synthesizing Unit <xlslice_162>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 0
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<127:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_162> synthesized.

Synthesizing Unit <shifter_unit2_entity_d32c348947>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit2_entity_d32c348947> synthesized.

Synthesizing Unit <xlslice_163>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 15
        new_lsb = 8
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_163> synthesized.

Synthesizing Unit <shifter_unit3_entity_a02920d3a6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit3_entity_a02920d3a6> synthesized.

Synthesizing Unit <xlslice_164>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 23
        new_lsb = 16
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_164> synthesized.

Synthesizing Unit <shifter_unit4_entity_e8048458bc>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit4_entity_e8048458bc> synthesized.

Synthesizing Unit <xlslice_165>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 31
        new_lsb = 24
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_165> synthesized.

Synthesizing Unit <shifter_unit5_entity_5802be2464>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit5_entity_5802be2464> synthesized.

Synthesizing Unit <xlslice_166>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 39
        new_lsb = 32
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_166> synthesized.

Synthesizing Unit <shifter_unit6_entity_5b576fd683>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit6_entity_5b576fd683> synthesized.

Synthesizing Unit <xlslice_167>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 47
        new_lsb = 40
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<39:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_167> synthesized.

Synthesizing Unit <shifter_unit7_entity_9889771ce7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit7_entity_9889771ce7> synthesized.

Synthesizing Unit <xlslice_168>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 55
        new_lsb = 48
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:56>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_168> synthesized.

Synthesizing Unit <shifter_unit8_entity_24d78028a2>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit8_entity_24d78028a2> synthesized.

Synthesizing Unit <xlslice_169>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 63
        new_lsb = 56
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<55:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_169> synthesized.

Synthesizing Unit <shifter_unit9_entity_1828ae72d7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <shifter_unit9_entity_1828ae72d7> synthesized.

Synthesizing Unit <xlslice_170>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 71
        new_lsb = 64
        x_width = 128
        y_width = 8
WARNING:Xst:647 - Input <x<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:72>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_170> synthesized.

Synthesizing Unit <pfb_fir2_entity_d668b6f268>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pfb_fir2_entity_d668b6f268> synthesized.

Synthesizing Unit <pol1_in1_coeffs_entity_66e86f0cb5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pol1_in1_coeffs_entity_66e86f0cb5> synthesized.

Synthesizing Unit <concat_2b477872fe>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_2b477872fe> synthesized.

Synthesizing Unit <xldelay_35>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 24
        latency = 5
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_35> synthesized.

Synthesizing Unit <synth_reg_40>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 24
        latency = 5
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_40> synthesized.

Synthesizing Unit <srl17e_40>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 24
        latency = 5
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_40> synthesized.

Synthesizing Unit <xlregister_6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        d_width = 96
        init_value = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_6> synthesized.

Synthesizing Unit <synth_reg_w_init_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 96
        init_index = 2
        init_value = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_7> synthesized.

Synthesizing Unit <single_reg_w_init_7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 96
        init_index = 2
        init_value = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[35].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[36].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[37].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[38].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[39].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[40].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[41].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[42].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[43].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[44].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[45].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[46].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[47].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[48].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[49].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[50].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[51].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[52].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[53].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[54].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[55].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[56].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[57].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[58].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[59].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[60].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[61].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[62].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[63].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[64].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[65].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[66].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[67].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[68].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[69].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[70].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[71].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[72].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[73].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[74].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[75].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[76].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[77].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[78].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[79].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[80].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[81].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[82].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[83].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[84].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[85].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[86].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[87].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[88].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[89].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[90].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[91].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[92].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[93].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[94].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[95].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_7> synthesized.

Synthesizing Unit <reinterpret_a106f99236>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_a106f99236> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_10>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_b355163dcc98d152"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp9.core_instance9>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_10> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_11>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_5e0d5e3feae7c146"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp10.core_instance10>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_11> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_12>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_0ab69a8bd13b8f15"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp11.core_instance11>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_12> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_13>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_110ef86ad32adb7b"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp12.core_instance12>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_13> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_14>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_52bfb73575709bd7"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp13.core_instance13>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_14> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_15>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_1e69bed9c31dfa5e"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp14.core_instance14>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_15> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_16>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_80b41e07f1b9f9e7"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp15.core_instance15>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_16> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_17>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_34dec6b258cac0f2"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp16.core_instance16>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_17> synthesized.

Synthesizing Unit <pol1_in1_first_tap_entity_cb5a0fcb1d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pol1_in1_first_tap_entity_cb5a0fcb1d> synthesized.

Synthesizing Unit <c_to_ri8_entity_c11f4b42df>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <c_to_ri8_entity_c11f4b42df> synthesized.

Synthesizing Unit <xlslice_171>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 11
        new_lsb = 0
        x_width = 24
        y_width = 12
WARNING:Xst:647 - Input <x<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_171> synthesized.

Synthesizing Unit <xlslice_172>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 23
        new_lsb = 12
        x_width = 24
        y_width = 12
WARNING:Xst:647 - Input <x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_172> synthesized.

Synthesizing Unit <delay_bram_entity_7bcb3fe81a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <delay_bram_entity_7bcb3fe81a> synthesized.

Synthesizing Unit <xlcounter_limit_blast_0209_dds305>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_1f06b71632254894"
        op_width = 9
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 508
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_blast_0209_dds305> synthesized.

Synthesizing Unit <xlspram_blast_0209_dds305_10>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_328d7e82706216a4"
        c_width = 24
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp9.core_instance9>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_blast_0209_dds305_10> synthesized.

Synthesizing Unit <mult_24652a115f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <op_mem_65_20(1)>.
    Found 24-bit register for signal <op_mem_65_20(0)>.
    Found 12x12-bit multiplier for signal <mult_46_56> created at line 26210.
    Summary:
	inferred   1 Multiplier(s).
	inferred  48 D-type flip-flop(s).
Unit <mult_24652a115f> synthesized.

Synthesizing Unit <ri_to_c_entity_6f517952cf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ri_to_c_entity_6f517952cf> synthesized.

Synthesizing Unit <concat_b57c4be2de>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_b57c4be2de> synthesized.

Synthesizing Unit <reinterpret_3fb4604c01>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_3fb4604c01> synthesized.

Synthesizing Unit <xlslice_173>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 11
        new_lsb = 0
        x_width = 96
        y_width = 12
WARNING:Xst:647 - Input <x<95:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_173> synthesized.

Synthesizing Unit <xlslice_174>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 95
        new_lsb = 12
        x_width = 96
        y_width = 84
WARNING:Xst:647 - Input <x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_174> synthesized.

Synthesizing Unit <pol1_in1_last_tap_entity_98498d4b32>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pol1_in1_last_tap_entity_98498d4b32> synthesized.

Synthesizing Unit <concat_c9ea4507fb>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_c9ea4507fb> synthesized.

Synthesizing Unit <pfb_add_tree_entity_e0273a23e0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pfb_add_tree_entity_e0273a23e0> synthesized.

Synthesizing Unit <adder_tree1_entity_cafede2303>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62352: Output port <c_out> of the instance <addr1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62384: Output port <c_out> of the instance <addr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62416: Output port <c_out> of the instance <addr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62448: Output port <c_out> of the instance <addr4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62480: Output port <c_out> of the instance <addr5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62512: Output port <c_out> of the instance <addr6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62544: Output port <c_out> of the instance <addr7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adder_tree1_entity_cafede2303> synthesized.

Synthesizing Unit <xladdsub_blast_0209_dds305_13>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "addsb_11_0_dfc9436ad431ee27"
        a_width = 24
        a_bin_pt = 22
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 24
        b_bin_pt = 22
        b_arith = 2
        s_width = 24
        s_bin_pt = 22
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 25
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 1
        quantization = 1
        overflow = 1
        c_latency = 1
        c_output_width = 25
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_blast_0209_dds305_13> synthesized.

Synthesizing Unit <adder_tree2_entity_2bda7bdc76>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62640: Output port <c_out> of the instance <addr1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62672: Output port <c_out> of the instance <addr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62704: Output port <c_out> of the instance <addr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62736: Output port <c_out> of the instance <addr4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62768: Output port <c_out> of the instance <addr5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62800: Output port <c_out> of the instance <addr6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd" line 62832: Output port <c_out> of the instance <addr7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adder_tree2_entity_2bda7bdc76> synthesized.

Synthesizing Unit <xlconvert_pipeline_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 24
        din_bin_pt = 23
        din_arith = 2
        dout_width = 12
        dout_bin_pt = 11
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <xlconvert_pipeline_9> synthesized.

Synthesizing Unit <convert_pipeline_9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        old_width = 24
        old_bin_pt = 23
        old_arith = 2
        new_width = 12
        new_bin_pt = 11
        new_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 1
        latency = 1
    Summary:
	no macro.
Unit <convert_pipeline_9> synthesized.

Synthesizing Unit <xlconvert_23>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 24
        din_bin_pt = 23
        din_arith = 2
        dout_width = 12
        dout_bin_pt = 11
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <xlconvert_23> synthesized.

Synthesizing Unit <convert_func_call_22>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 24
        din_bin_pt = 23
        din_arith = 2
        dout_width = 12
        dout_bin_pt = 11
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_22> synthesized.

Synthesizing Unit <reinterpret_4bf1ad328a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_4bf1ad328a> synthesized.

Synthesizing Unit <ri_to_c_entity_81de5d2889>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ri_to_c_entity_81de5d2889> synthesized.

Synthesizing Unit <concat_6188124172>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_6188124172> synthesized.

Synthesizing Unit <scale_a83099c230>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <scale_a83099c230> synthesized.

Synthesizing Unit <xlslice_175>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 383
        new_lsb = 360
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<359:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_175> synthesized.

Synthesizing Unit <xlslice_176>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 359
        new_lsb = 336
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<335:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:360>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_176> synthesized.

Synthesizing Unit <xlslice_177>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 335
        new_lsb = 312
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<311:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:336>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_177> synthesized.

Synthesizing Unit <xlslice_178>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 311
        new_lsb = 288
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<287:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:312>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_178> synthesized.

Synthesizing Unit <xlslice_179>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 287
        new_lsb = 264
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<263:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:288>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_179> synthesized.

Synthesizing Unit <xlslice_180>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 263
        new_lsb = 240
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<239:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:264>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_180> synthesized.

Synthesizing Unit <xlslice_181>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 239
        new_lsb = 216
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<215:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:240>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_181> synthesized.

Synthesizing Unit <xlslice_182>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 215
        new_lsb = 192
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<191:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:216>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_182> synthesized.

Synthesizing Unit <xlslice_183>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 191
        new_lsb = 168
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<167:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:192>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_183> synthesized.

Synthesizing Unit <xlslice_184>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 167
        new_lsb = 144
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<143:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:168>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_184> synthesized.

Synthesizing Unit <xlslice_185>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 143
        new_lsb = 120
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<119:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:144>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_185> synthesized.

Synthesizing Unit <xlslice_186>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 119
        new_lsb = 96
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<95:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:120>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_186> synthesized.

Synthesizing Unit <xlslice_187>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 95
        new_lsb = 72
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<71:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:96>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_187> synthesized.

Synthesizing Unit <xlslice_188>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 71
        new_lsb = 48
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:72>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_188> synthesized.

Synthesizing Unit <xlslice_189>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 47
        new_lsb = 24
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<383:48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_189> synthesized.

Synthesizing Unit <xlslice_190>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 23
        new_lsb = 0
        x_width = 384
        y_width = 24
WARNING:Xst:647 - Input <x<383:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_190> synthesized.

Synthesizing Unit <pol1_in1_tap2_entity_7c31495a31>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pol1_in1_tap2_entity_7c31495a31> synthesized.

Synthesizing Unit <concat_d2bebd35da>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_d2bebd35da> synthesized.

Synthesizing Unit <xlslice_191>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 11
        new_lsb = 0
        x_width = 84
        y_width = 12
WARNING:Xst:647 - Input <x<83:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_191> synthesized.

Synthesizing Unit <xlslice_192>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 83
        new_lsb = 12
        x_width = 84
        y_width = 72
WARNING:Xst:647 - Input <x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_192> synthesized.

Synthesizing Unit <pol1_in1_tap3_entity_5e850f1895>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pol1_in1_tap3_entity_5e850f1895> synthesized.

Synthesizing Unit <concat_c8cd4b9ca8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_c8cd4b9ca8> synthesized.

Synthesizing Unit <xlslice_193>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 11
        new_lsb = 0
        x_width = 72
        y_width = 12
WARNING:Xst:647 - Input <x<71:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_193> synthesized.

Synthesizing Unit <xlslice_194>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 71
        new_lsb = 12
        x_width = 72
        y_width = 60
WARNING:Xst:647 - Input <x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_194> synthesized.

Synthesizing Unit <pol1_in1_tap4_entity_9378d99f25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pol1_in1_tap4_entity_9378d99f25> synthesized.

Synthesizing Unit <concat_e3400f48bc>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_e3400f48bc> synthesized.

Synthesizing Unit <xlslice_195>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 11
        new_lsb = 0
        x_width = 60
        y_width = 12
WARNING:Xst:647 - Input <x<59:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_195> synthesized.

Synthesizing Unit <xlslice_196>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 59
        new_lsb = 12
        x_width = 60
        y_width = 48
WARNING:Xst:647 - Input <x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_196> synthesized.

Synthesizing Unit <pol1_in1_tap5_entity_92949d4b5f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pol1_in1_tap5_entity_92949d4b5f> synthesized.

Synthesizing Unit <concat_0b00b25e49>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_0b00b25e49> synthesized.

Synthesizing Unit <xlslice_197>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 11
        new_lsb = 0
        x_width = 48
        y_width = 12
WARNING:Xst:647 - Input <x<47:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_197> synthesized.

Synthesizing Unit <xlslice_198>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 47
        new_lsb = 12
        x_width = 48
        y_width = 36
WARNING:Xst:647 - Input <x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_198> synthesized.

Synthesizing Unit <pol1_in1_tap6_entity_e6bf5827c7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pol1_in1_tap6_entity_e6bf5827c7> synthesized.

Synthesizing Unit <concat_ab12067065>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_ab12067065> synthesized.

Synthesizing Unit <xlslice_199>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 11
        new_lsb = 0
        x_width = 36
        y_width = 12
WARNING:Xst:647 - Input <x<35:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_199> synthesized.

Synthesizing Unit <xlslice_200>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 35
        new_lsb = 12
        x_width = 36
        y_width = 24
WARNING:Xst:647 - Input <x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_200> synthesized.

Synthesizing Unit <pol1_in1_tap7_entity_e8914d71ea>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pol1_in1_tap7_entity_e8914d71ea> synthesized.

Synthesizing Unit <concat_ad8008664e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_ad8008664e> synthesized.

Synthesizing Unit <pol1_in2_coeffs_entity_a55017a1cc>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pol1_in2_coeffs_entity_a55017a1cc> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_18>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_71a5af829a75ed2e"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp17.core_instance17>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_18> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_19>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_c4f5525aae3b7cc2"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp18.core_instance18>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_19> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_20>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_60732526a32585a3"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp19.core_instance19>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_20> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_21>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_ae0ddec0927f04a0"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp20.core_instance20>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_21> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_22>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_9054aea18ca2eda6"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp21.core_instance21>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_22> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_23>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_4517334a65f39fdf"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp22.core_instance22>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_23> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_24>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_ebbcdb89d25d5e19"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp23.core_instance23>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_24> synthesized.

Synthesizing Unit <xlsprom_blast_0209_dds305_25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_51c8ac5d548aeae7"
        c_width = 12
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp24.core_instance24>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_blast_0209_dds305_25> synthesized.

Synthesizing Unit <pol1_in2_last_tap_entity_e4addf587e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pol1_in2_last_tap_entity_e4addf587e> synthesized.

Synthesizing Unit <pfb_add_tree_entity_7fa441029d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pfb_add_tree_entity_7fa441029d> synthesized.

Synthesizing Unit <posedge2_entity_c0d9104a95>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <posedge2_entity_c0d9104a95> synthesized.

Synthesizing Unit <posedge8_entity_54be68dc15>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <posedge8_entity_54be68dc15> synthesized.

Synthesizing Unit <pps_start_entity_dd88f848af>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pps_start_entity_dd88f848af> synthesized.

Synthesizing Unit <pulse_ext1_entity_19505637df>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pulse_ext1_entity_19505637df> synthesized.

Synthesizing Unit <posedge_entity_615db1824e>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <posedge_entity_615db1824e> synthesized.

Synthesizing Unit <pulse_ext4_entity_8af5e19160>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pulse_ext4_entity_8af5e19160> synthesized.

Synthesizing Unit <constant_24fe963a89>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_24fe963a89> synthesized.

Synthesizing Unit <counter_5c641735c7>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <count_reg_20_23>.
    Found 14-bit adder for signal <count_reg_20_23[13]_GND_5831_o_add_2_OUT> created at line 26534.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <counter_5c641735c7> synthesized.

Synthesizing Unit <relational_7f67627fe4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit comparator not equal for signal <n0002> created at line 26590
    Summary:
	inferred   1 Comparator(s).
Unit <relational_7f67627fe4> synthesized.

Synthesizing Unit <pulse_ext5_entity_9f81f134b9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pulse_ext5_entity_9f81f134b9> synthesized.

Synthesizing Unit <constant_e054d850c5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_e054d850c5> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_28>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_47f006c1c8a0d9ca"
        op_width = 12
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp24.core_instance24>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_28> synthesized.

Synthesizing Unit <relational_acb3c05dd0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit comparator not equal for signal <n0002> created at line 26636
    Summary:
	inferred   1 Comparator(s).
Unit <relational_acb3c05dd0> synthesized.

Synthesizing Unit <pulse_ext6_entity_fb8364835b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <pulse_ext6_entity_fb8364835b> synthesized.

Synthesizing Unit <constant_a7b85580da>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a7b85580da> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_29>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_ed02d0c03a6c5e46"
        op_width = 14
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp25.core_instance25>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_29> synthesized.

Synthesizing Unit <qdr_lut_entity_36237efa01>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <qdr_lut_entity_36237efa01> synthesized.

Synthesizing Unit <constant_19562ab42f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_19562ab42f> synthesized.

Synthesizing Unit <xlconvert_24>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 19
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_24> synthesized.

Synthesizing Unit <convert_func_call_23>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 19
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_23> synthesized.

Synthesizing Unit <xlconvert_25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 72
        din_bin_pt = 0
        din_arith = 1
        dout_width = 64
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_25> synthesized.

Synthesizing Unit <convert_func_call_24>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 72
        din_bin_pt = 0
        din_arith = 1
        dout_width = 64
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<71:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_24> synthesized.

Synthesizing Unit <delay_4246ea65a9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <delay_4246ea65a9> synthesized.

Synthesizing Unit <delay_a8953e790b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <delay_a8953e790b> synthesized.

Synthesizing Unit <delay_241f4fc903>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <delay_241f4fc903> synthesized.

Synthesizing Unit <xlslice_201>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 19
        new_lsb = 1
        x_width = 20
        y_width = 19
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_201> synthesized.

Synthesizing Unit <qdr0_entity_d441e1a7c0>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <qdr0_entity_d441e1a7c0> synthesized.

Synthesizing Unit <xlconvert_26>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 72
        din_bin_pt = 0
        din_arith = 1
        dout_width = 72
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_26> synthesized.

Synthesizing Unit <convert_func_call_25>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 72
        din_bin_pt = 0
        din_arith = 1
        dout_width = 72
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_25> synthesized.

Synthesizing Unit <bitbasher_7f79f7d703>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <bitbasher_7f79f7d703> synthesized.

Synthesizing Unit <reinterpret_8b4279cdc5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_8b4279cdc5> synthesized.

Synthesizing Unit <bitbasher_34778e1824>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <bitbasher_34778e1824> synthesized.

Synthesizing Unit <qdr1_entity_acdff3db75>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <qdr1_entity_acdff3db75> synthesized.

Synthesizing Unit <reinterpret_151459306d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_151459306d> synthesized.

Synthesizing Unit <xlslice_202>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 63
        new_lsb = 48
        x_width = 64
        y_width = 16
WARNING:Xst:647 - Input <x<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_202> synthesized.

Synthesizing Unit <xlslice_203>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 15
        new_lsb = 0
        x_width = 64
        y_width = 16
WARNING:Xst:647 - Input <x<63:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_203> synthesized.

Synthesizing Unit <xlslice_204>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 31
        new_lsb = 16
        x_width = 64
        y_width = 16
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_204> synthesized.

Synthesizing Unit <xlslice_205>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 63
        new_lsb = 0
        x_width = 64
        y_width = 64
    Summary:
	no macro.
Unit <xlslice_205> synthesized.

Synthesizing Unit <xlslice_206>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 47
        new_lsb = 32
        x_width = 64
        y_width = 16
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<63:48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_206> synthesized.

Synthesizing Unit <we_qdr_entity_c92134ab7a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <we_qdr_entity_c92134ab7a> synthesized.

Synthesizing Unit <rawfftbin_entity_13c7b5a3c5>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rawfftbin_entity_13c7b5a3c5> synthesized.

Synthesizing Unit <add_gen_entity_281412ce03>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <add_gen_entity_281412ce03> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_30>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_0532334f8152a761"
        op_width = 19
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp26.core_instance26>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_30> synthesized.

Synthesizing Unit <concat_a1e3f9e7e9>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_a1e3f9e7e9> synthesized.

Synthesizing Unit <xlconvert_27>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 13
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_27> synthesized.

Synthesizing Unit <convert_func_call_26>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 13
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_26> synthesized.

Synthesizing Unit <shift_07a28c25d6>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <op_mem_46_20(0)>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <shift_07a28c25d6> synthesized.

Synthesizing Unit <xlslice_207>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 17
        new_lsb = 0
        x_width = 19
        y_width = 18
WARNING:Xst:647 - Input <x<18:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_207> synthesized.

Synthesizing Unit <xlslice_208>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 17
        new_lsb = 4
        x_width = 19
        y_width = 14
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<18:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_208> synthesized.

Synthesizing Unit <xlslice_209>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 18
        new_lsb = 18
        x_width = 19
        y_width = 1
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_209> synthesized.

Synthesizing Unit <basic_ctrl_entity_d5a6733d17>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <basic_ctrl_entity_d5a6733d17> synthesized.

Synthesizing Unit <bram_entity_1b0b279e9d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <bram_entity_1b0b279e9d> synthesized.

Synthesizing Unit <ctrl_entity_962c7c5a78>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ctrl_entity_962c7c5a78> synthesized.

Synthesizing Unit <relational_a4ff7b3f59>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit comparator equal for signal <result_12_3_rel> created at line 27860
    Summary:
	inferred   1 Comparator(s).
Unit <relational_a4ff7b3f59> synthesized.

Synthesizing Unit <rx_ack_entity_a4f38b1ca4>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rx_ack_entity_a4f38b1ca4> synthesized.

Synthesizing Unit <rx_rst_entity_bc03cac20a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <rx_rst_entity_bc03cac20a> synthesized.

Synthesizing Unit <counter_2943023fcf>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_reg_20_23>.
    Found 1-bit adder for signal <count_reg_20_23[0]_PWR_1981_o_add_1_OUT(0)> created at line 27892.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_2943023fcf> synthesized.

Synthesizing Unit <xlspram_blast_0209_dds305_11>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "bmg_72_916677c90b373a35"
        c_width = 32
        c_address_width = 11
        latency = 1
    Set property "syn_black_box = true" for instance <comp10.core_instance10>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_blast_0209_dds305_11> synthesized.

Synthesizing Unit <xlslice_210>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 15
        new_lsb = 8
        x_width = 32
        y_width = 8
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_210> synthesized.

Synthesizing Unit <xlslice_211>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 23
        new_lsb = 16
        x_width = 32
        y_width = 8
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_211> synthesized.

Synthesizing Unit <xlslice_212>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 31
        new_lsb = 24
        x_width = 32
        y_width = 8
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_212> synthesized.

Synthesizing Unit <xlslice_213>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 1
        new_lsb = 0
        x_width = 20
        y_width = 2
WARNING:Xst:647 - Input <x<19:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_213> synthesized.

Synthesizing Unit <xlslice_214>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 12
        new_lsb = 2
        x_width = 20
        y_width = 11
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_214> synthesized.

Synthesizing Unit <xlslice_215>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 10
        new_lsb = 0
        x_width = 20
        y_width = 11
WARNING:Xst:647 - Input <x<19:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_215> synthesized.

Synthesizing Unit <xlslice_216>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 15
        new_lsb = 0
        x_width = 32
        y_width = 16
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_216> synthesized.

Synthesizing Unit <xlslice_217>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 9
        new_lsb = 0
        x_width = 32
        y_width = 10
WARNING:Xst:647 - Input <x<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_217> synthesized.

Synthesizing Unit <xlslice_218>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 10
        new_lsb = 1
        x_width = 32
        y_width = 10
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_218> synthesized.

Synthesizing Unit <xlslice_219>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 10
        new_lsb = 9
        x_width = 11
        y_width = 2
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_219> synthesized.

Synthesizing Unit <xlslice_220>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 8
        new_lsb = 0
        x_width = 32
        y_width = 9
WARNING:Xst:647 - Input <x<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_220> synthesized.

Synthesizing Unit <xlslice_221>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        new_msb = 7
        new_lsb = 0
        x_width = 32
        y_width = 8
WARNING:Xst:647 - Input <x<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_221> synthesized.

Synthesizing Unit <start_dac_entity_56f0ebcf6a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <start_dac_entity_56f0ebcf6a> synthesized.

Synthesizing Unit <sync_entity_c3f2a66b6a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <sync_entity_c3f2a66b6a> synthesized.

Synthesizing Unit <xlcounter_free_blast_0209_dds305_31>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        core_name0 = "cntr_11_0_4762233ff70c041e"
        op_width = 24
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp27.core_instance27>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_blast_0209_dds305_31> synthesized.

Synthesizing Unit <accum_len_entity_62629f9116>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <accum_len_entity_62629f9116> synthesized.

Synthesizing Unit <accum_reset_entity_11d9bc073f>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <accum_reset_entity_11d9bc073f> synthesized.

Synthesizing Unit <relational_e415e473bb>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit comparator equal for signal <result_12_3_rel> created at line 26759
    Summary:
	inferred   1 Comparator(s).
Unit <relational_e415e473bb> synthesized.

Synthesizing Unit <tx_destip_entity_b9b3944cba>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <tx_destip_entity_b9b3944cba> synthesized.

Synthesizing Unit <tx_destport_entity_fba435391b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <tx_destport_entity_fba435391b> synthesized.

Synthesizing Unit <tx_rst_entity_df33bbb24d>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <tx_rst_entity_df33bbb24d> synthesized.

Synthesizing Unit <x12to0_entity_c0fc6704db>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <x12to0_entity_c0fc6704db> synthesized.

Synthesizing Unit <xlconvert_28>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 12
        din_bin_pt = 11
        din_arith = 2
        dout_width = 18
        dout_bin_pt = 17
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 2
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_28> synthesized.

Synthesizing Unit <convert_func_call_27>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        din_width = 12
        din_bin_pt = 11
        din_arith = 2
        dout_width = 18
        dout_bin_pt = 17
        dout_arith = 2
        quantization = 1
        overflow = 2
    Summary:
	no macro.
Unit <convert_func_call_27> synthesized.

Synthesizing Unit <reinterpret_120751dc4b>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_120751dc4b> synthesized.

Synthesizing Unit <ri_to_c_entity_c77832b36a>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
    Summary:
	no macro.
Unit <ri_to_c_entity_c77832b36a> synthesized.

Synthesizing Unit <default_clock_driver_blast_0209_dds305>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305_cw.vhd".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305_cw.vhd" line 378: Output port <clr> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305_cw.vhd" line 378: Output port <ce_logic> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <default_clock_driver_blast_0209_dds305> synthesized.

Synthesizing Unit <xlclockdriver>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305_cw.vhd".
        period = 1
        log_2_period = 1
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
    Summary:
	no macro.
Unit <xlclockdriver> synthesized.

Synthesizing Unit <synth_reg_w_init_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_8> synthesized.

Synthesizing Unit <single_reg_w_init_8>.
    Related source file is "/home/muchacho/workspace/skasa/matt3/blast_0209_dds305/sysgen/synth_model/blast_0209_dds305.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 68
 12x12-bit multiplier                                  : 32
 18x18-bit multiplier                                  : 32
 25x18-bit multiplier                                  : 4
# Adders/Subtractors                                   : 100
 1-bit adder                                           : 7
 10-bit adder                                          : 4
 14-bit adder                                          : 1
 2-bit adder                                           : 5
 2-bit subtractor                                      : 1
 20-bit subtractor                                     : 15
 3-bit adder                                           : 14
 32-bit adder                                          : 2
 33-bit adder                                          : 4
 37-bit adder                                          : 8
 37-bit subtractor                                     : 8
 4-bit subtractor                                      : 5
 44-bit adder                                          : 1
 44-bit subtractor                                     : 1
 8-bit adder                                           : 8
 9-bit adder                                           : 10
 9-bit subtractor                                      : 6
# Registers                                            : 4132
 1-bit register                                        : 154
 10-bit register                                       : 6
 11-bit register                                       : 1
 12-bit register                                       : 1
 128-bit register                                      : 4
 13-bit register                                       : 3
 14-bit register                                       : 4
 144-bit register                                      : 3
 15-bit register                                       : 1
 16-bit register                                       : 8
 17-bit register                                       : 1
 18-bit register                                       : 89
 19-bit register                                       : 2
 2-bit register                                        : 97
 20-bit register                                       : 16
 21-bit register                                       : 64
 24-bit register                                       : 64
 272-bit register                                      : 2
 3-bit register                                        : 30
 32-bit register                                       : 3090
 36-bit register                                       : 194
 37-bit register                                       : 88
 4-bit register                                        : 4
 43-bit register                                       : 8
 44-bit register                                       : 4
 5-bit register                                        : 23
 6-bit register                                        : 14
 64-bit register                                       : 6
 7-bit register                                        : 3
 72-bit register                                       : 7
 73-bit register                                       : 90
 8-bit register                                        : 16
 9-bit register                                        : 35
# Comparators                                          : 66
 10-bit comparator equal                               : 2
 10-bit comparator not equal                           : 7
 12-bit comparator not equal                           : 1
 14-bit comparator not equal                           : 2
 2-bit comparator equal                                : 22
 2-bit comparator not equal                            : 2
 3-bit comparator equal                                : 1
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 2
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 12
 5-bit comparator equal                                : 1
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator not equal                            : 1
 7-bit comparator equal                                : 1
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 2
 9-bit comparator lessequal                            : 2
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 490
 1-bit 2-to-1 multiplexer                              : 278
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 75
 19-bit 2-to-1 multiplexer                             : 20
 2-bit 2-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 8
 21-bit 2-to-1 multiplexer                             : 32
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 8
 32-bit 4-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 28
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 18
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 7
# Xors                                                 : 181
 1-bit xor2                                            : 181

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <xlpersistentdff.ngc>.
Reading core <cntr_11_0_ce2b8528998e57e3.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_1bcc81fd2717e42f.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_f0cd8887791c131a.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_dcda492d69e69f28.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_121582607093004b.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_0532334f8152a761.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_4762233ff70c041e.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_c0b46a46c1db574d.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_1f06b71632254894.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_7e7fb47e39adf4da.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_bf568bdf3cd9f9c7.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_a9cd3afac42c99fd.ngc>.
Reading core <bmg_72_be7f7464ba730ea5.ngc>.
Reading core <bmg_72_a900d79ebfb489b6.ngc>.
Reading core <bmg_72_3323983e8a5ee1ac.ngc>.
Reading core <bmg_72_7c09cebf9f55b760.ngc>.
Reading core <cntr_11_0_6a79e2c90664744f.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_659f580a46bd900d.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_ac5f379d93c57734.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_6b068b1f5acb71f9.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_9a456b1d0df5df75.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_a3c82ea7e31257cc.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_799be638bda88734.ngc>.
Reading core <cntr_11_0_54ae29da2816c092.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_62790f857e3f8294.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_3171752a0f4cf103.ngc>.
Reading core <cntr_11_0_66aa4524955422eb.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_09e321e99dbff748.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <dmg_72_3e09d2589ef3d23d.ngc>.
Reading core <addsb_11_0_9e23784d6681db0a.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_8f722494c49be5b5.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_a271e222f664f5cc.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_1ac592e103dd6b2d.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_212a63dac06ff05f.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_e4dfaca742cb7129.ngc>.
Reading core <cntr_11_0_479ebaa7cafdbad9.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <dmg_72_469cac73f6852527.ngc>.
Reading core <cntr_11_0_91eea2a2e392c322.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_60b34418964c6fd5.ngc>.
Reading core <cntr_11_0_601fed0ddd9eff6a.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_eaf53c5f13361cdc.ngc>.
Reading core <cntr_11_0_9cc231de7950d305.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_648cfb7b6fc9d60b.ngc>.
Reading core <cntr_11_0_7cc6334313a1dd18.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_5aa6ffbd97b0a029.ngc>.
Reading core <cntr_11_0_38515b972a28063c.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_f17ff8bc64ca31f6.ngc>.
Reading core <cntr_11_0_ab6ac2cd2e5738fd.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_0201af75eef6e019.ngc>.
Reading core <cntr_11_0_5f22a153812a8bc9.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_e2c1b30fd6a18380.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_8d0b8b9df2750ee8.ngc>.
Reading core <bmg_72_7a7fa6a8949d8574.ngc>.
Reading core <cntr_11_0_9a633c62b36f8977.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_cc6309531d66aa85.ngc>.
Reading core <bmg_72_4d9bcbdf9d0508f0.ngc>.
Reading core <cntr_11_0_04135acb4316d2f1.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_d030b0e92b1569b0.ngc>.
Reading core <dmg_72_97b1384ea233b22e.ngc>.
Reading core <bmg_72_59ac5a13d6d08875.ngc>.
Reading core <bmg_72_71ee2287586fd244.ngc>.
Reading core <bmg_72_408f0cc582283812.ngc>.
Reading core <cntr_11_0_8ff2683c7d2a611c.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_cc15fa2ec33bfbe5.ngc>.
Reading core <cntr_11_0_2446b11135c8d90d.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <mult_11_2_ae0f890000d3d152.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_01f20788c65fc765.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_04b61ccbd787305e.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_b355163dcc98d152.ngc>.
Reading core <bmg_72_5e0d5e3feae7c146.ngc>.
Reading core <bmg_72_0ab69a8bd13b8f15.ngc>.
Reading core <bmg_72_110ef86ad32adb7b.ngc>.
Reading core <bmg_72_52bfb73575709bd7.ngc>.
Reading core <bmg_72_1e69bed9c31dfa5e.ngc>.
Reading core <bmg_72_80b41e07f1b9f9e7.ngc>.
Reading core <bmg_72_34dec6b258cac0f2.ngc>.
Reading core <bmg_72_71a5af829a75ed2e.ngc>.
Reading core <bmg_72_c4f5525aae3b7cc2.ngc>.
Reading core <bmg_72_60732526a32585a3.ngc>.
Reading core <bmg_72_ae0ddec0927f04a0.ngc>.
Reading core <bmg_72_9054aea18ca2eda6.ngc>.
Reading core <bmg_72_4517334a65f39fdf.ngc>.
Reading core <bmg_72_ebbcdb89d25d5e19.ngc>.
Reading core <bmg_72_51c8ac5d548aeae7.ngc>.
Reading core <bmg_72_328d7e82706216a4.ngc>.
Reading core <addsb_11_0_dfc9436ad431ee27.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_47f006c1c8a0d9ca.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_ed02d0c03a6c5e46.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_916677c90b373a35.ngc>.
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <cntr_11_0_ce2b8528998e57e3> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_1bcc81fd2717e42f> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_f0cd8887791c131a> for timing and area information for instance <comp21.core_instance21>.
Loading core <cntr_11_0_dcda492d69e69f28> for timing and area information for instance <comp23.core_instance23>.
Loading core <cntr_11_0_121582607093004b> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_0532334f8152a761> for timing and area information for instance <comp26.core_instance26>.
Loading core <cntr_11_0_4762233ff70c041e> for timing and area information for instance <comp27.core_instance27>.
Loading core <addsb_11_0_c0b46a46c1db574d> for timing and area information for instance <comp12.core_instance12>.
Loading core <cntr_11_0_1f06b71632254894> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_7e7fb47e39adf4da> for timing and area information for instance <comp28.core_instance28>.
Loading core <cntr_11_0_bf568bdf3cd9f9c7> for timing and area information for instance <comp29.core_instance29>.
Loading core <bmg_72_a9cd3afac42c99fd> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_72_be7f7464ba730ea5> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_72_a900d79ebfb489b6> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_72_3323983e8a5ee1ac> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_72_7c09cebf9f55b760> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_6a79e2c90664744f> for timing and area information for instance <comp4.core_instance4>.
Loading core <addsb_11_0_659f580a46bd900d> for timing and area information for instance <comp0.core_instance0>.
Loading core <addsb_11_0_ac5f379d93c57734> for timing and area information for instance <comp3.core_instance3>.
Loading core <addsb_11_0_6b068b1f5acb71f9> for timing and area information for instance <comp1.core_instance1>.
Loading core <addsb_11_0_9a456b1d0df5df75> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_a3c82ea7e31257cc> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_72_799be638bda88734> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_54ae29da2816c092> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_62790f857e3f8294> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_72_3171752a0f4cf103> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_66aa4524955422eb> for timing and area information for instance <comp9.core_instance9>.
Loading core <addsb_11_0_09e321e99dbff748> for timing and area information for instance <comp8.core_instance8>.
Loading core <dmg_72_3e09d2589ef3d23d> for timing and area information for instance <comp0.core_instance0>.
Loading core <addsb_11_0_9e23784d6681db0a> for timing and area information for instance <comp4.core_instance4>.
Loading core <addsb_11_0_8f722494c49be5b5> for timing and area information for instance <comp5.core_instance5>.
Loading core <addsb_11_0_a271e222f664f5cc> for timing and area information for instance <comp6.core_instance6>.
Loading core <addsb_11_0_1ac592e103dd6b2d> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_212a63dac06ff05f> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_72_e4dfaca742cb7129> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_479ebaa7cafdbad9> for timing and area information for instance <comp11.core_instance11>.
Loading core <dmg_72_469cac73f6852527> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_91eea2a2e392c322> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_72_60b34418964c6fd5> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_601fed0ddd9eff6a> for timing and area information for instance <comp13.core_instance13>.
Loading core <bmg_72_eaf53c5f13361cdc> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_9cc231de7950d305> for timing and area information for instance <comp12.core_instance12>.
Loading core <bmg_72_648cfb7b6fc9d60b> for timing and area information for instance <comp6.core_instance6>.
Loading core <cntr_11_0_7cc6334313a1dd18> for timing and area information for instance <comp15.core_instance15>.
Loading core <bmg_72_5aa6ffbd97b0a029> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_38515b972a28063c> for timing and area information for instance <comp14.core_instance14>.
Loading core <bmg_72_f17ff8bc64ca31f6> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_ab6ac2cd2e5738fd> for timing and area information for instance <comp16.core_instance16>.
Loading core <bmg_72_0201af75eef6e019> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_5f22a153812a8bc9> for timing and area information for instance <comp18.core_instance18>.
Loading core <cntr_11_0_e2c1b30fd6a18380> for timing and area information for instance <comp17.core_instance17>.
Loading core <bmg_72_8d0b8b9df2750ee8> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_72_7a7fa6a8949d8574> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_9a633c62b36f8977> for timing and area information for instance <comp20.core_instance20>.
Loading core <bmg_72_cc6309531d66aa85> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_72_4d9bcbdf9d0508f0> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_04135acb4316d2f1> for timing and area information for instance <comp19.core_instance19>.
Loading core <bmg_72_d030b0e92b1569b0> for timing and area information for instance <comp7.core_instance7>.
Loading core <dmg_72_97b1384ea233b22e> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_72_59ac5a13d6d08875> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_72_71ee2287586fd244> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_72_408f0cc582283812> for timing and area information for instance <comp8.core_instance8>.
Loading core <cntr_11_0_8ff2683c7d2a611c> for timing and area information for instance <comp22.core_instance22>.
Loading core <bmg_72_cc15fa2ec33bfbe5> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_2446b11135c8d90d> for timing and area information for instance <comp30.core_instance30>.
Loading core <mult_11_2_ae0f890000d3d152> for timing and area information for instance <comp0.core_instance0>.
Loading core <addsb_11_0_01f20788c65fc765> for timing and area information for instance <comp9.core_instance9>.
Loading core <addsb_11_0_04b61ccbd787305e> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_72_b355163dcc98d152> for timing and area information for instance <comp9.core_instance9>.
Loading core <bmg_72_5e0d5e3feae7c146> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_72_0ab69a8bd13b8f15> for timing and area information for instance <comp11.core_instance11>.
Loading core <bmg_72_110ef86ad32adb7b> for timing and area information for instance <comp12.core_instance12>.
Loading core <bmg_72_52bfb73575709bd7> for timing and area information for instance <comp13.core_instance13>.
Loading core <bmg_72_1e69bed9c31dfa5e> for timing and area information for instance <comp14.core_instance14>.
Loading core <bmg_72_80b41e07f1b9f9e7> for timing and area information for instance <comp15.core_instance15>.
Loading core <bmg_72_34dec6b258cac0f2> for timing and area information for instance <comp16.core_instance16>.
Loading core <bmg_72_71a5af829a75ed2e> for timing and area information for instance <comp17.core_instance17>.
Loading core <bmg_72_c4f5525aae3b7cc2> for timing and area information for instance <comp18.core_instance18>.
Loading core <bmg_72_60732526a32585a3> for timing and area information for instance <comp19.core_instance19>.
Loading core <bmg_72_ae0ddec0927f04a0> for timing and area information for instance <comp20.core_instance20>.
Loading core <bmg_72_9054aea18ca2eda6> for timing and area information for instance <comp21.core_instance21>.
Loading core <bmg_72_4517334a65f39fdf> for timing and area information for instance <comp22.core_instance22>.
Loading core <bmg_72_ebbcdb89d25d5e19> for timing and area information for instance <comp23.core_instance23>.
Loading core <bmg_72_51c8ac5d548aeae7> for timing and area information for instance <comp24.core_instance24>.
Loading core <bmg_72_328d7e82706216a4> for timing and area information for instance <comp9.core_instance9>.
Loading core <cntr_11_0_1f06b71632254894> for timing and area information for instance <comp0.core_instance0>.
Loading core <addsb_11_0_dfc9436ad431ee27> for timing and area information for instance <comp11.core_instance11>.
Loading core <cntr_11_0_47f006c1c8a0d9ca> for timing and area information for instance <comp24.core_instance24>.
Loading core <cntr_11_0_ed02d0c03a6c5e46> for timing and area information for instance <comp25.core_instance25>.
Loading core <bmg_72_916677c90b373a35> for timing and area information for instance <comp10.core_instance10>.
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1

Synthesizing (advanced) Unit <accum_30e7444a38>.
The following registers are absorbed into accumulator <accum_reg_41_23>: 1 register on signal <accum_reg_41_23>.
Unit <accum_30e7444a38> synthesized (advanced).

Synthesizing (advanced) Unit <cmult_entity_b68cdf138f>.
	Multiplier <rere/Mmult_mult_46_56> in block <cmult_entity_b68cdf138f> and adder/subtractor <addsub_re/Msub_internal_s_71_5_addsub> in block <cmult_entity_b68cdf138f> are combined into a MAC<rere/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <rere/op_mem_65_20_1> in block <cmult_entity_b68cdf138f>, <addsub_re/op_mem_91_20_0> in block <cmult_entity_b68cdf138f>.
	Multiplier <reim/Mmult_mult_46_56> in block <cmult_entity_b68cdf138f> and adder/subtractor <addsub_im/Madd_internal_s_69_5_addsub> in block <cmult_entity_b68cdf138f> are combined into a MAC<reim/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <reim/op_mem_65_20_1> in block <cmult_entity_b68cdf138f>, <addsub_im/op_mem_91_20_0> in block <cmult_entity_b68cdf138f>.
	Found pipelined multiplier on signal <imre/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <imim/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <cmult_entity_b68cdf138f> synthesized (advanced).

Synthesizing (advanced) Unit <counter_0009e314f5>.
The following registers are absorbed into counter <count_reg_20_23_0>: 1 register on signal <count_reg_20_23_0>.
Unit <counter_0009e314f5> synthesized (advanced).

Synthesizing (advanced) Unit <counter_223a0f3237>.
The following registers are absorbed into counter <count_reg_20_23_0>: 1 register on signal <count_reg_20_23_0>.
Unit <counter_223a0f3237> synthesized (advanced).

Synthesizing (advanced) Unit <counter_26bd51c4ba>.
The following registers are absorbed into counter <count_reg_20_23>: 1 register on signal <count_reg_20_23>.
Unit <counter_26bd51c4ba> synthesized (advanced).

Synthesizing (advanced) Unit <counter_2943023fcf>.
The following registers are absorbed into counter <count_reg_20_23_0>: 1 register on signal <count_reg_20_23_0>.
Unit <counter_2943023fcf> synthesized (advanced).

Synthesizing (advanced) Unit <counter_3ba0f48271>.
The following registers are absorbed into counter <count_reg_20_23>: 1 register on signal <count_reg_20_23>.
Unit <counter_3ba0f48271> synthesized (advanced).

Synthesizing (advanced) Unit <counter_5c641735c7>.
The following registers are absorbed into counter <count_reg_20_23>: 1 register on signal <count_reg_20_23>.
Unit <counter_5c641735c7> synthesized (advanced).

Synthesizing (advanced) Unit <counter_a1cad1a9ea>.
The following registers are absorbed into counter <count_reg_20_23>: 1 register on signal <count_reg_20_23>.
Unit <counter_a1cad1a9ea> synthesized (advanced).

Synthesizing (advanced) Unit <counter_ca85bf174a>.
The following registers are absorbed into counter <count_reg_20_23>: 1 register on signal <count_reg_20_23>.
Unit <counter_ca85bf174a> synthesized (advanced).

Synthesizing (advanced) Unit <counter_caa2b01eef>.
The following registers are absorbed into counter <count_reg_20_23_0>: 1 register on signal <count_reg_20_23_0>.
Unit <counter_caa2b01eef> synthesized (advanced).

Synthesizing (advanced) Unit <counter_f979a97db6>.
The following registers are absorbed into counter <count_reg_20_23>: 1 register on signal <count_reg_20_23>.
Unit <counter_f979a97db6> synthesized (advanced).

Synthesizing (advanced) Unit <mult1_entity_940b1da532>.
	Multiplier <rere/Mmult_mult_46_56> in block <mult1_entity_940b1da532> and adder/subtractor <addsub_re/Msub_internal_s_71_5_addsub> in block <mult1_entity_940b1da532> are combined into a MAC<rere/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <rere/op_mem_65_20_1> in block <mult1_entity_940b1da532>, <addsub_re/op_mem_91_20_0> in block <mult1_entity_940b1da532>.
	Multiplier <reim/Mmult_mult_46_56> in block <mult1_entity_940b1da532> and adder/subtractor <addsub_im/Madd_internal_s_69_5_addsub> in block <mult1_entity_940b1da532> are combined into a MAC<reim/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <reim/op_mem_65_20_1> in block <mult1_entity_940b1da532>, <addsub_im/op_mem_91_20_0> in block <mult1_entity_940b1da532>.
	Found pipelined multiplier on signal <imre/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <imim/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <mult1_entity_940b1da532> synthesized (advanced).

Synthesizing (advanced) Unit <mult_24652a115f>.
	Found pipelined multiplier on signal <mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <mult_24652a115f> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 18
 18x18-to-37-bit MAC                                   : 16
 25x18-to-44-bit MAC                                   : 2
# Multipliers                                          : 50
 12x12-bit registered multiplier                       : 32
 18x18-bit registered multiplier                       : 16
 25x18-bit registered multiplier                       : 2
# Adders/Subtractors                                   : 44
 1-bit subtractor                                      : 5
 19-bit subtractor                                     : 15
 2-bit adder                                           : 14
 33-bit adder                                          : 4
 9-bit subtractor                                      : 6
# Counters                                             : 36
 1-bit down counter                                    : 1
 1-bit up counter                                      : 7
 10-bit up counter                                     : 4
 14-bit up counter                                     : 1
 2-bit up counter                                      : 5
 8-bit up counter                                      : 8
 9-bit up counter                                      : 10
# Accumulators                                         : 2
 32-bit up accumulator                                 : 2
# Registers                                            : 129431
 Flip-Flops                                            : 129431
# Comparators                                          : 66
 10-bit comparator equal                               : 2
 10-bit comparator not equal                           : 7
 12-bit comparator not equal                           : 1
 14-bit comparator not equal                           : 2
 2-bit comparator equal                                : 22
 2-bit comparator not equal                            : 2
 3-bit comparator equal                                : 1
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 2
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 12
 5-bit comparator equal                                : 1
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator not equal                            : 1
 7-bit comparator equal                                : 1
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 2
 9-bit comparator lessequal                            : 2
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 462
 1-bit 2-to-1 multiplexer                              : 252
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 75
 19-bit 2-to-1 multiplexer                             : 20
 20-bit 2-to-1 multiplexer                             : 8
 21-bit 2-to-1 multiplexer                             : 32
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 8
 32-bit 4-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 28
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 18
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 7
# Xors                                                 : 181
 1-bit xor2                                            : 181

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <blast_0209_dds305>: instances <inverter4>, <inverter5> of unit <inverter_e5b38cca3b> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <blast_0209_dds305>: instances <constant1>, <constant10> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <blast_0209_dds305>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <blast_0209_dds305>: instances <constant11>, <constant12> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <blast_0209_dds305>: instances <constant11>, <constant14> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <blast_0209_dds305>: instances <constant15>, <constant16> of unit <constant_68d110842c> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_735d6524c5>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_735d6524c5>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <calc_add_entity_bd3853bc75>: instances <const>, <manipulate> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_ca2b1806d1>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_ca2b1806d1>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <calc_add_entity_ac7ea3e703>: instances <const>, <manipulate> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_3e455a7c1b>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_3e455a7c1b>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <calc_add_entity_9798cbd3b9>: instances <const>, <manipulate> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <qdr_lut_entity_36237efa01>: instances <delay52>, <delay57> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <qdr_lut_entity_36237efa01>: instances <delay53>, <delay58> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <qdr_lut_entity_36237efa01>: instances <delay54>, <delay59> of unit <delay_ebec135d8a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <qdr_lut_entity_36237efa01>: instances <delay55>, <delay60> of unit <delay_672d2b8d1e> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <qdr_lut_entity_36237efa01>: instances <delay56>, <delay61> of unit <delay_a8953e790b> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_d5a6733d17>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_d5a6733d17>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dac_mkid1_entity_70d3ed7c4a>: instances <convert_sync_i>, <convert_sync_q> of unit <xlconvert_9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fft_stage_1_entity_78d32969e0>: instances <we0>, <we1> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fft_stage_2_entity_d4ca9e250d>: instances <we0>, <we1> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fft_stage_3_entity_0af81251ad>: instances <we0>, <we1> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fft_stage_4_entity_17fc9ab803>: instances <we0>, <we1> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fft_stage_5_entity_a6b30fa038>: instances <we0>, <we1> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fft_stage_6_entity_e9d7569f38>: instances <we0>, <we1> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sync_delay_entity_1ff029e688>: instances <constant2>, <constant_x0> of unit <constant_a7e2bb9e12> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <biplex_cplx_unscrambler_entity_8d6d8a1079>: instances <constant1>, <constant2> of unit <constant_4a391b9a0e> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <op_mem_46_20_0_16> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_15> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_14> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_13> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_12> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_11> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_10> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_9> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_8> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_7> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_6> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_5> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_4> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_3> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_2> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_1> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_0> has a constant value of 0 in block <shift_718ef321c4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_46_20_0_17> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_16> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_15> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_14> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_13> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_12> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_11> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_10> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_9> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_8> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_7> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_6> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_5> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_4> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_3> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_2> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_1> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_0> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_46_20_0_0> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_1> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_2> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_3> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_4> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_5> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_6> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_7> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_8> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_9> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_10> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_11> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_12> has a constant value of 0 in block <shift_1849b165de>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_46_20_0_0> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_1> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_2> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_3> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_4> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_5> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_6> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_7> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_8> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_9> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_10> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_11> has a constant value of 0 in block <shift_07a28c25d6>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <qb_3eaeb56900/pulse_ext_db3ef11f2b/posedge_3c635beefd/delay/op_mem_20_24_0> in Unit <blast_0209_dds305> is equivalent to the following 3 FFs/Latches, which will be removed : <qa_3ef6b29008/pulse_ext_db3ef11f2b/posedge_3c635beefd/delay/op_mem_20_24_0> <ib_9bb0982c64/pulse_ext_db3ef11f2b/posedge_3c635beefd/delay/op_mem_20_24_0> <ia_ab92225e81/pulse_ext_db3ef11f2b/posedge_3c635beefd/delay/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <delay59/op_mem_20_24_0> in Unit <blast_0209_dds305> is equivalent to the following FF/Latch, which will be removed : <delay91/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <delay59/op_mem_20_24_1> in Unit <blast_0209_dds305> is equivalent to the following FF/Latch, which will be removed : <delay91/op_mem_20_24_1> 
INFO:Xst:2261 - The FF/Latch <delay92/op_mem_20_24_0> in Unit <blast_0209_dds305> is equivalent to the following FF/Latch, which will be removed : <delay91/op_mem_20_24_2> 
WARNING:Xst:1293 - FF/Latch <delay3/op_mem_20_24_0> has a constant value of 0 in block <add_gen_entity_9a8e3b8d33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dram_munge_9ed6f8ea3d/logical/latency_pipe_5_26_0> of sequential type is unconnected in block <basic_ctrl_entity_735d6524c5>.
WARNING:Xst:2677 - Node <dram_munge_9ed6f8ea3d/delay/op_mem_20_24_0> of sequential type is unconnected in block <basic_ctrl_entity_735d6524c5>.
WARNING:Xst:2677 - Node <dram_munge_9ed6f8ea3d/delay1/op_mem_20_24_0> of sequential type is unconnected in block <basic_ctrl_entity_735d6524c5>.
WARNING:Xst:2677 - Node <basic_ctrl_ca2b1806d1/delay3/op_mem_20_24_0> of sequential type is unconnected in block <adc_snap_entity_7e674f563c>.
WARNING:Xst:2677 - Node <basic_ctrl_ca2b1806d1/dram_munge_cb5befed27/logical/latency_pipe_5_26_0> of sequential type is unconnected in block <adc_snap_entity_7e674f563c>.
WARNING:Xst:2677 - Node <basic_ctrl_ca2b1806d1/dram_munge_cb5befed27/delay/op_mem_20_24_0> of sequential type is unconnected in block <adc_snap_entity_7e674f563c>.
WARNING:Xst:2677 - Node <basic_ctrl_ca2b1806d1/dram_munge_cb5befed27/delay1/op_mem_20_24_0> of sequential type is unconnected in block <adc_snap_entity_7e674f563c>.
WARNING:Xst:1293 - FF/Latch <delay3/op_mem_20_24_0> has a constant value of 0 in block <add_gen_entity_6b4e2cb58b>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <basic_ctrl_165c811fd4/delay3/op_mem_20_24_0> of sequential type is unconnected in block <fft_snap_entity_6f40b6873d>.
WARNING:Xst:2677 - Node <basic_ctrl_165c811fd4/dram_munge_cb5befed27/logical/latency_pipe_5_26_0> of sequential type is unconnected in block <fft_snap_entity_6f40b6873d>.
WARNING:Xst:2677 - Node <basic_ctrl_165c811fd4/dram_munge_cb5befed27/delay/op_mem_20_24_0> of sequential type is unconnected in block <fft_snap_entity_6f40b6873d>.
WARNING:Xst:2677 - Node <basic_ctrl_165c811fd4/dram_munge_cb5befed27/delay1/op_mem_20_24_0> of sequential type is unconnected in block <fft_snap_entity_6f40b6873d>.
WARNING:Xst:1293 - FF/Latch <delay3/op_mem_20_24_0> has a constant value of 0 in block <add_gen_entity_c38f311a87>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay3/op_mem_20_24_0> has a constant value of 0 in block <add_gen_entity_d2221d4b12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dram_munge_6ca6e5d3fc/logical/latency_pipe_5_26_0> of sequential type is unconnected in block <basic_ctrl_entity_3e455a7c1b>.
WARNING:Xst:2677 - Node <dram_munge_6ca6e5d3fc/delay/op_mem_20_24_0> of sequential type is unconnected in block <basic_ctrl_entity_3e455a7c1b>.
WARNING:Xst:2677 - Node <dram_munge_6ca6e5d3fc/delay1/op_mem_20_24_0> of sequential type is unconnected in block <basic_ctrl_entity_3e455a7c1b>.
WARNING:Xst:1293 - FF/Latch <delay3/op_mem_20_24_0> has a constant value of 0 in block <add_gen_entity_281412ce03>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dram_munge_5bf9e234fb/logical/latency_pipe_5_26_0> of sequential type is unconnected in block <basic_ctrl_entity_d5a6733d17>.
WARNING:Xst:2677 - Node <dram_munge_5bf9e234fb/delay/op_mem_20_24_0> of sequential type is unconnected in block <basic_ctrl_entity_d5a6733d17>.
WARNING:Xst:2677 - Node <dram_munge_5bf9e234fb/delay1/op_mem_20_24_0> of sequential type is unconnected in block <basic_ctrl_entity_d5a6733d17>.
INFO:Xst:2146 - In block <blast_0209_dds305>, Counter <dds_shift1_70e03633f9/wr_addr/count_reg_20_23> <dds_shift0_6ed64f8cf1/wr_addr/count_reg_20_23> <dds_shift4_0fd9365198/wr_addr/count_reg_20_23> <dds_shift5_1b56a310b6/wr_addr/count_reg_20_23> <dds_shift3_6928de46ec/wr_addr/count_reg_20_23> <dds_shift2_4845de00b1/wr_addr/count_reg_20_23> are equivalent, XST will keep only <dds_shift1_70e03633f9/wr_addr/count_reg_20_23>.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert0_entity_5c4dc4f778>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert0_entity_5c4dc4f778>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert0_entity_5c4dc4f778>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert0_entity_5c4dc4f778>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert0_entity_5c4dc4f778>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert0_entity_47713e93dd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert0_entity_47713e93dd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert0_entity_47713e93dd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert0_entity_47713e93dd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert0_entity_47713e93dd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert1_entity_73affe343c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert1_entity_73affe343c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert1_entity_73affe343c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert1_entity_73affe343c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert1_entity_73affe343c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert0_entity_f0699125c8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert0_entity_f0699125c8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert0_entity_f0699125c8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert0_entity_f0699125c8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert0_entity_f0699125c8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert1_entity_add300a92e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert1_entity_add300a92e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert1_entity_add300a92e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert1_entity_add300a92e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert1_entity_add300a92e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert0_entity_f2c6707f4c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert0_entity_f2c6707f4c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert0_entity_f2c6707f4c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert0_entity_f2c6707f4c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert0_entity_f2c6707f4c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert1_entity_49975de6d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert1_entity_49975de6d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert1_entity_49975de6d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert1_entity_49975de6d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert1_entity_49975de6d6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert0_entity_742c33e486>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert0_entity_742c33e486>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert0_entity_742c33e486>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert0_entity_742c33e486>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert0_entity_742c33e486>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert1_entity_063cf31348>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert1_entity_063cf31348>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert1_entity_063cf31348>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert1_entity_063cf31348>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert1_entity_063cf31348>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert0_entity_e6c9e0ce03>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert0_entity_e6c9e0ce03>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert0_entity_e6c9e0ce03>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert0_entity_e6c9e0ce03>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert0_entity_e6c9e0ce03>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert1_entity_fb6c3ca57d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert1_entity_fb6c3ca57d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert1_entity_fb6c3ca57d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert1_entity_fb6c3ca57d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert1_entity_fb6c3ca57d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay2/op_mem_20_24_0> has a constant value of 0 in block <add_convert0_entity_80bdc82036>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_1> has a constant value of 0 in block <add_convert0_entity_80bdc82036>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_2> has a constant value of 0 in block <add_convert0_entity_80bdc82036>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_3> has a constant value of 0 in block <add_convert0_entity_80bdc82036>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay2/op_mem_20_24_4> has a constant value of 0 in block <add_convert0_entity_80bdc82036>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch delay1_823c0a98b4/rep_we_d654f5a305/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_stage_1_entity_78d32969e0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch delay0_4e9c813227/rep_we_d654f5a305/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_stage_1_entity_78d32969e0.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <delay1_823c0a98b4/rep_we_d654f5a305/din0_0/op_mem_20_24_0> in Unit <fft_stage_1_entity_78d32969e0> is equivalent to the following FF/Latch, which will be removed : <delay0_4e9c813227/rep_we_d654f5a305/din0_0/op_mem_20_24_0> 
WARNING:Xst:1426 - The value init of the FF/Latch delay1_7baa22a745/rep_we_125cbf6a11/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_stage_6_entity_e9d7569f38.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch delay0_c37097b93b/rep_we_125cbf6a11/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_stage_6_entity_e9d7569f38.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <delay1_7baa22a745/rep_we_125cbf6a11/din0_0/op_mem_20_24_0> in Unit <fft_stage_6_entity_e9d7569f38> is equivalent to the following FF/Latch, which will be removed : <delay0_c37097b93b/rep_we_125cbf6a11/din0_0/op_mem_20_24_0> 

Optimizing unit <blast_0209_dds305_cw> ...

Optimizing unit <accum_snap_entity_c908e90a25> ...

Optimizing unit <delay_09771002d6> ...

Optimizing unit <delay_ee0f706095> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <delay_cf4f99539f> ...

Optimizing unit <delay_e2d047c154> ...

Optimizing unit <single_reg_w_init_5> ...

Optimizing unit <delay_672d2b8d1e> ...

Optimizing unit <delay_87cc993d41> ...

Optimizing unit <mixerout_entity_23b917c6c1> ...

Optimizing unit <delay_cdadd4d72d> ...

Optimizing unit <delay_4246ea65a9> ...

Optimizing unit <delay_a8953e790b> ...

Optimizing unit <delay_241f4fc903> ...

Optimizing unit <delay_ebec135d8a> ...

Optimizing unit <rawfftbin_entity_13c7b5a3c5> ...

Optimizing unit <delay_b6092ad150> ...

Optimizing unit <srl17e_2> ...

Optimizing unit <srl17e_4> ...

Optimizing unit <srl17e_5> ...

Optimizing unit <srl17e_6> ...

Optimizing unit <srl17e_7> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <srl17e_9> ...

Optimizing unit <srl17e_10> ...

Optimizing unit <srl17e_11> ...

Optimizing unit <srl17e_12> ...

Optimizing unit <srl17e_13> ...

Optimizing unit <srl17e_15> ...

Optimizing unit <srl17e_16> ...

Optimizing unit <srl17e_17> ...

Optimizing unit <synth_reg_19> ...

Optimizing unit <delay_2f957c0904> ...

Optimizing unit <srl17e_21> ...

Optimizing unit <srl17e_22> ...

Optimizing unit <srl17e_23> ...

Optimizing unit <delay_20c73969ef> ...

Optimizing unit <delay_920dce5cac> ...

Optimizing unit <biplex_core_entity_4bbde9492a> ...

Optimizing unit <delay_e4b9fcaf02> ...

Optimizing unit <srl17e_25> ...

Optimizing unit <srl17e_24> ...

Optimizing unit <delay_4b00a70dea> ...

Optimizing unit <delay_bdaf6c9e55> ...

Optimizing unit <delay0_entity_f330dd7374> ...

Optimizing unit <twiddle_entity_c41bf9e709> ...

Optimizing unit <delay_dbbe492743> ...

Optimizing unit <delay_c462a80bee> ...

Optimizing unit <delay_328e8ebbb5> ...

Optimizing unit <delay0_entity_3ad8ac2405> ...

Optimizing unit <delay_8e134646d3> ...

Optimizing unit <delay_2d0f74b2c1> ...

Optimizing unit <mult1_entity_940b1da532> ...

Optimizing unit <delay_4e7d828d94> ...

Optimizing unit <srl17e_30> ...

Optimizing unit <srl17e_27> ...

Optimizing unit <delay0_entity_85e00c3ec3> ...

Optimizing unit <delay0_entity_4feadad951> ...

Optimizing unit <add_convert1_entity_73affe343c> ...

Optimizing unit <delay_4f82bd00e5> ...

Optimizing unit <add_convert1_entity_add300a92e> ...

Optimizing unit <delay_38f665f8aa> ...

Optimizing unit <add_convert1_entity_49975de6d6> ...

Optimizing unit <delay_da3bb0b159> ...

Optimizing unit <add_convert1_entity_063cf31348> ...

Optimizing unit <delay_8a9e828e57> ...

Optimizing unit <delay_38898c80c0> ...

Optimizing unit <add_convert1_entity_fb6c3ca57d> ...

Optimizing unit <delay_23f848c85b> ...

Optimizing unit <delay_6104cbef7a> ...

Optimizing unit <delay_bd0ba063eb> ...

Optimizing unit <cmult_entity_b68cdf138f> ...

Optimizing unit <srl17e_34> ...

Optimizing unit <srl17e_35> ...

Optimizing unit <srl17e_36> ...

Optimizing unit <srl17e_37> ...

Optimizing unit <delay_14a6a51cbc> ...

Optimizing unit <delay_7439478232> ...

Optimizing unit <current_map_entity_93185f7f48> ...

Optimizing unit <single_reg_w_init_6> ...

Optimizing unit <pol1_in1_coeffs_entity_66e86f0cb5> ...

Optimizing unit <srl17e_40> ...

Optimizing unit <single_reg_w_init_7> ...

Optimizing unit <pol1_in2_coeffs_entity_a55017a1cc> ...

Optimizing unit <pfb_add_tree_entity_e0273a23e0> ...

Optimizing unit <adder_tree1_entity_cafede2303> ...

Optimizing unit <pfb_add_tree_entity_7fa441029d> ...

Optimizing unit <blast_0209_dds305> ...

Optimizing unit <add_gen_entity_9a8e3b8d33> ...

Optimizing unit <basic_ctrl_entity_735d6524c5> ...

Optimizing unit <mux_ddf27bda35> ...

Optimizing unit <adc_snap_entity_7e674f563c> ...

Optimizing unit <add_gen_entity_6b4e2cb58b> ...

Optimizing unit <mux_d10510a905> ...

Optimizing unit <fft_snap_entity_6f40b6873d> ...

Optimizing unit <add_gen_entity_c38f311a87> ...

Optimizing unit <add_gen_entity_d2221d4b12> ...

Optimizing unit <basic_ctrl_entity_3e455a7c1b> ...

Optimizing unit <qdr_lut_entity_36237efa01> ...

Optimizing unit <add_gen_entity_281412ce03> ...

Optimizing unit <basic_ctrl_entity_d5a6733d17> ...

Optimizing unit <sync_entity_c3f2a66b6a> ...

Optimizing unit <fft_stage_1_entity_78d32969e0> ...

Optimizing unit <butterfly_direct_entity_657f4166d6> ...

Optimizing unit <conv1_entity_03e97cef23> ...

Optimizing unit <xladdsub_blast_0209_dds305_3> ...

Optimizing unit <mux_ce20fdf7b8> ...

Optimizing unit <fft_stage_2_entity_d4ca9e250d> ...

Optimizing unit <butterfly_direct_entity_04af6a28ea> ...

Optimizing unit <mux_621a1c5abf> ...

Optimizing unit <mux_181e58d842> ...

Optimizing unit <negate_155cd8ddf7> ...

Optimizing unit <fft_stage_3_entity_0af81251ad> ...

Optimizing unit <butterfly_direct_entity_575bbeba13> ...

Optimizing unit <xladdsub_blast_0209_dds305_10> ...

Optimizing unit <cosin_entity_ff94cb6096> ...

Optimizing unit <add_convert1_entity_32af6ac1fb> ...

Optimizing unit <add_convert0_entity_5c4dc4f778> ...

Optimizing unit <conv1_entity_1cba996f95> ...

Optimizing unit <xladdsub_blast_0209_dds305_7> ...

Optimizing unit <mux_46aae2a33a> ...

Optimizing unit <fft_stage_4_entity_17fc9ab803> ...

Optimizing unit <butterfly_direct_entity_fcc8f19a98> ...

Optimizing unit <cosin_entity_44b56340f4> ...

Optimizing unit <add_convert1_entity_327068453e> ...

Optimizing unit <add_convert0_entity_47713e93dd> ...

Optimizing unit <fft_stage_5_entity_a6b30fa038> ...

Optimizing unit <butterfly_direct_entity_14c976f46c> ...

Optimizing unit <cosin_entity_e4b1c02094> ...

Optimizing unit <add_convert0_entity_f0699125c8> ...

Optimizing unit <fft_stage_6_entity_e9d7569f38> ...

Optimizing unit <butterfly_direct_entity_10b466e99f> ...

Optimizing unit <cosin_entity_7f7a290170> ...

Optimizing unit <add_convert0_entity_f2c6707f4c> ...

Optimizing unit <fft_stage_7_entity_db28b77198> ...

Optimizing unit <butterfly_direct_entity_14168ecef8> ...

Optimizing unit <cosin_entity_71cfdc8b5a> ...

Optimizing unit <add_convert0_entity_742c33e486> ...

Optimizing unit <fft_stage_8_entity_8a393a85bf> ...

Optimizing unit <butterfly_direct_entity_8b4aa7551b> ...

Optimizing unit <cosin_entity_faeb28dcfe> ...

Optimizing unit <add_convert0_entity_e6c9e0ce03> ...

Optimizing unit <fft_stage_9_entity_87ee71c641> ...

Optimizing unit <butterfly_direct_entity_c2a5b3cff6> ...

Optimizing unit <cosin_entity_08df1f9618> ...

Optimizing unit <add_convert0_entity_80bdc82036> ...

Optimizing unit <biplex_cplx_unscrambler_entity_8d6d8a1079> ...

Optimizing unit <reorder1_entity_6492d761f1> ...

Optimizing unit <reorder_entity_ea70b7f1b6> ...

Optimizing unit <butterfly0_0_entity_a453e08331> ...

Optimizing unit <feedback_osc_entity_46921ef314> ...

Optimizing unit <convert_pipeline_8> ...

Optimizing unit <mux_b0d8099706> ...

Optimizing unit <reorder_entity_dc62965e8e> ...

Optimizing unit <mux_c839fa4342> ...

Optimizing unit <addsub_a62bd424ca> ...

Optimizing unit <xladdsub_blast_0209_dds305_11> ...

Optimizing unit <xladdsub_blast_0209_dds305_12> ...

Optimizing unit <mux_81f00cece7> ...

Optimizing unit <mux_6ec07dbeb8> ...

Optimizing unit <mux_c7fc178374> ...

Optimizing unit <mux_a837cccb97> ...

Optimizing unit <parallel_to_serial_converter_entity_7ac324252e> ...

Optimizing unit <pfb_fir2_entity_d668b6f268> ...
WARNING:Xst:1426 - The value init of the FF/Latch fft_stage_5_a6b30fa038/delay1_f4e539e1ff/rep_we_e200447672/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch fft_stage_5_a6b30fa038/delay0_4feadad951/rep_we_e200447672/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch fft_stage_4_17fc9ab803/delay1_f201560b1b/rep_we_3ae5dc6629/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch fft_stage_4_17fc9ab803/delay0_85e00c3ec3/rep_we_3ae5dc6629/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch fft_stage_3_0af81251ad/delay1_74c9a70750/rep_we_2b953ccb55/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch fft_stage_3_0af81251ad/delay0_3ad8ac2405/rep_we_2b953ccb55/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch fft_stage_2_d4ca9e250d/delay1_4fa3926e65/rep_we_b6bb02bc55/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch fft_stage_2_d4ca9e250d/delay0_f330dd7374/rep_we_b6bb02bc55/din0_0/op_mem_20_24_0 hinder the constant cleaning in the block fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch qdr_lut_36237efa01/delay54/op_mem_20_24_0_7 hinder the constant cleaning in the block blast_0209_dds305_x0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch qdr_lut_36237efa01/delay54/op_mem_20_24_0_6 hinder the constant cleaning in the block blast_0209_dds305_x0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch qdr_lut_36237efa01/delay54/op_mem_20_24_0_5 hinder the constant cleaning in the block blast_0209_dds305_x0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch qdr_lut_36237efa01/delay54/op_mem_20_24_0_4 hinder the constant cleaning in the block blast_0209_dds305_x0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch qdr_lut_36237efa01/delay54/op_mem_20_24_0_3 hinder the constant cleaning in the block blast_0209_dds305_x0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch qdr_lut_36237efa01/delay54/op_mem_20_24_0_2 hinder the constant cleaning in the block blast_0209_dds305_x0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch qdr_lut_36237efa01/delay54/op_mem_20_24_0_1 hinder the constant cleaning in the block blast_0209_dds305_x0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch qdr_lut_36237efa01/delay54/op_mem_20_24_0_0 hinder the constant cleaning in the block blast_0209_dds305_x0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_50> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_49> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_48> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_47> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_46> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_45> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_44> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_43> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_42> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_41> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_40> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_39> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_38> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_37> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_36> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_35> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_34> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_33> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_32> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_31> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_30> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_71> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_70> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_69> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_68> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_67> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_66> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_65> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_64> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_63> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_62> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_61> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_60> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_59> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_58> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_57> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_56> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_55> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_54> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_53> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_52> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_51> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_8> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_7> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_6> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_5> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_4> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_3> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_2> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_1> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_0> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/delay10/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/delay10/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/delay10/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/delay8/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/delay10/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/delay8/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/delay10/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/delay8/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/delay10/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/delay8/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/delay10/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/delay8/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_29> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_28> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_27> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_26> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_25> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_24> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_23> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_22> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_21> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_20> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_19> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_18> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_17> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_16> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_15> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_14> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_13> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_12> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_11> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_10> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay5/op_mem_20_24_0_9> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_30> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_29> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_31> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_28> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_27> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_26> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_25> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_24> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_23> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_22> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_21> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_20> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <qdr_lut_36237efa01/delay4/op_mem_20_24_0_19> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_71> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_31> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_70> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_69> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_30> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_68> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_67> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_29> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_28> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_66> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_65> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_64> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_63> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_62> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_61> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_60> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_59> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_58> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_57> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_56> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_55> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/delay8/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/delay10/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/delay8/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/delay10/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/delay8/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/delay10/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/delay8/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/delay10/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/delay8/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/delay10/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/delay10/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/delay10/op_mem_20_24_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_19> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_20> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_21> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_22> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_23> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_24> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_25> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_26> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay55/op_mem_20_24_0_27> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_26> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_25> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_24> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_23> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_22> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_21> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_20> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_19> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_18> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_17> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_16> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_15> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_14> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_0> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_1> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_2> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_3> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_4> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_5> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_6> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_7> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_8> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_9> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_10> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_11> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_12> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_13> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_37> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_38> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_39> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_40> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_41> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_42> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_43> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_44> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_45> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_46> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_47> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_48> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_49> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_50> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_51> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_52> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_53> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_54> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_27> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_36> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_28> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_29> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_35> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_30> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_31> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_32> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_34> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <qdr_lut_36237efa01/delay56/op_mem_20_24_0_33> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/delay8/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/delay10/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/delay10/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/delay8/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/delay10/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/delay10/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/delay8/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/delay10/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/delay10/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/delay8/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/delay10/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/delay8/op_mem_20_24_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay21/op_mem_20_24_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_31> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_30> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_29> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_28> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_27> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_26> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_25> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_24> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_23> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_22> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_21> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_20> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_19> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_18> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_17> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_16> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_15> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_14> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_13> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_12> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_11> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_10> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_9> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_8> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_7> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_6> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_5> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_4> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_3> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_2> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <adc_snap_trig_fe125d08a4/io_delay/op_mem_20_24_0_1> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay75/op_mem_20_24_0_71> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay75/op_mem_20_24_0_70> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay75/op_mem_20_24_0_69> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay75/op_mem_20_24_0_68> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay75/op_mem_20_24_0_67> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay75/op_mem_20_24_0_66> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay75/op_mem_20_24_0_65> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay75/op_mem_20_24_0_64> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay74/op_mem_20_24_0_71> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay74/op_mem_20_24_0_70> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay74/op_mem_20_24_0_69> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay74/op_mem_20_24_0_68> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay74/op_mem_20_24_0_67> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay74/op_mem_20_24_0_66> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay74/op_mem_20_24_0_65> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay74/op_mem_20_24_0_64> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay34/op_mem_20_24_0_71> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay34/op_mem_20_24_0_70> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay34/op_mem_20_24_0_69> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay34/op_mem_20_24_0_68> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay34/op_mem_20_24_0_67> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay34/op_mem_20_24_0_66> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay34/op_mem_20_24_0_65> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay34/op_mem_20_24_0_64> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay13/op_mem_20_24_0_71> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay13/op_mem_20_24_0_70> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay13/op_mem_20_24_0_69> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay13/op_mem_20_24_0_68> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay13/op_mem_20_24_0_67> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay13/op_mem_20_24_0_66> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay13/op_mem_20_24_0_65> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <qdr_lut_36237efa01/delay13/op_mem_20_24_0_64> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_23> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_22> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_21> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_20> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_19> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_18> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_17> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_16> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_15> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_14> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_13> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_12> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_11> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_10> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_9> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_8> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_7> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_6> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_5> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_4> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_3> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_2> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_1> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/op_mem_91_20_1_0> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_23> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_22> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_21> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_20> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_19> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_18> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_17> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_16> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_15> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_14> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_13> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_12> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_11> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_10> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_9> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_8> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_7> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_6> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_5> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_4> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_3> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_2> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_1> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/op_mem_91_20_1_0> of sequential type is unconnected in block <blast_0209_dds305_x0>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_0> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_1> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_2> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_3> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_4> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_5> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_6> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_7> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_8> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_9> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_10> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_11> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_12> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_13> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_14> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_15> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_16> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:2677 - Node <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/negate/op_mem_48_20_0_17> of sequential type is unconnected in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_22> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_21> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_20> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_19> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_18> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_5> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_4> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_3> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_23> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_22> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_21> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_20> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_19> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_18> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_5> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_4> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_3> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/din0/op_mem_20_24_0_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fft_stage_1_78d32969e0/delay0_4e9c813227/ddin/op_mem_20_24_0_23> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_0> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_23> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_22> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_21> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_20> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_19> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_18> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_5> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_4> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_3> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_0_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_51> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_50> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_49> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_48> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_35> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_34> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_33> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_32> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_1> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_2> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_3> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_16> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_17> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_18> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay6/op_mem_20_24_0_19> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_20> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_21> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_22> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_23> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_3> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_0> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_1> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_2> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_51> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_50> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_19> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_18> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_49> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_48> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_35> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_34> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_33> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_32> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_19> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_18> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_5> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_1_4> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_17> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_16> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_3> has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_3> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_4> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_5> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_18> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_19> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_20> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_21> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_22> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_23> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_2> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_1> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_0> has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_10> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_13> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_11> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_14> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_12> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_15> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_13> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_16> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_10> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_14> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_11> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_15> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_12> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_16> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_13> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_17> 
INFO:Xst:2261 - The FF/Latch <fft_snap_6f40b6873d/add_del/op_mem_20_24_0_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <fft_snap_6f40b6873d/add_gen_c38f311a87/delay1/op_mem_20_24_0_3> 
INFO:Xst:2261 - The FF/Latch <fft_snap_6f40b6873d/add_del/op_mem_20_24_0_1> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <fft_snap_6f40b6873d/add_gen_c38f311a87/delay1/op_mem_20_24_0_4> 
INFO:Xst:2261 - The FF/Latch <fft_snap_6f40b6873d/add_del/op_mem_20_24_0_2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <fft_snap_6f40b6873d/add_gen_c38f311a87/delay1/op_mem_20_24_0_5> 
INFO:Xst:2261 - The FF/Latch <fft_snap_6f40b6873d/add_del/op_mem_20_24_0_3> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <fft_snap_6f40b6873d/add_gen_c38f311a87/delay1/op_mem_20_24_0_6> 
INFO:Xst:2261 - The FF/Latch <fft_snap_6f40b6873d/add_del/op_mem_20_24_0_4> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <fft_snap_6f40b6873d/add_gen_c38f311a87/delay1/op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <fft_snap_6f40b6873d/add_del/op_mem_20_24_0_5> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <fft_snap_6f40b6873d/add_gen_c38f311a87/delay1/op_mem_20_24_0_8> 
INFO:Xst:2261 - The FF/Latch <fft_snap_6f40b6873d/add_del/op_mem_20_24_0_6> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <fft_snap_6f40b6873d/add_gen_c38f311a87/delay1/op_mem_20_24_0_9> 
INFO:Xst:2261 - The FF/Latch <fft_snap_6f40b6873d/add_del/op_mem_20_24_0_7> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <fft_snap_6f40b6873d/add_gen_c38f311a87/delay1/op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <fft_snap_6f40b6873d/add_del/op_mem_20_24_0_8> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <fft_snap_6f40b6873d/add_gen_c38f311a87/delay1/op_mem_20_24_0_11> 
INFO:Xst:2261 - The FF/Latch <ib_9bb0982c64/delay_bram_b9a19993ed/counter/count_reg_20_23_2> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <qb_3eaeb56900/delay_bram_b9a19993ed/counter/count_reg_20_23_2> <qa_3ef6b29008/delay_bram_b9a19993ed/counter/count_reg_20_23_2> <ia_ab92225e81/delay_bram_b9a19993ed/counter/count_reg_20_23_2> 
INFO:Xst:2261 - The FF/Latch <ib_9bb0982c64/delay_bram_b9a19993ed/counter/count_reg_20_23_3> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <qb_3eaeb56900/delay_bram_b9a19993ed/counter/count_reg_20_23_3> <qa_3ef6b29008/delay_bram_b9a19993ed/counter/count_reg_20_23_3> <ia_ab92225e81/delay_bram_b9a19993ed/counter/count_reg_20_23_3> 
INFO:Xst:2261 - The FF/Latch <ib_9bb0982c64/delay_bram_b9a19993ed/counter/count_reg_20_23_4> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <qb_3eaeb56900/delay_bram_b9a19993ed/counter/count_reg_20_23_4> <qa_3ef6b29008/delay_bram_b9a19993ed/counter/count_reg_20_23_4> <ia_ab92225e81/delay_bram_b9a19993ed/counter/count_reg_20_23_4> 
INFO:Xst:2261 - The FF/Latch <ib_9bb0982c64/delay_bram_b9a19993ed/counter/count_reg_20_23_5> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <qb_3eaeb56900/delay_bram_b9a19993ed/counter/count_reg_20_23_5> <qa_3ef6b29008/delay_bram_b9a19993ed/counter/count_reg_20_23_5> <ia_ab92225e81/delay_bram_b9a19993ed/counter/count_reg_20_23_5> 
INFO:Xst:2261 - The FF/Latch <ib_9bb0982c64/delay_bram_b9a19993ed/counter/count_reg_20_23_6> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <qb_3eaeb56900/delay_bram_b9a19993ed/counter/count_reg_20_23_6> <qa_3ef6b29008/delay_bram_b9a19993ed/counter/count_reg_20_23_6> <ia_ab92225e81/delay_bram_b9a19993ed/counter/count_reg_20_23_6> 
INFO:Xst:2261 - The FF/Latch <ib_9bb0982c64/delay_bram_b9a19993ed/counter/count_reg_20_23_7> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <qb_3eaeb56900/delay_bram_b9a19993ed/counter/count_reg_20_23_7> <qa_3ef6b29008/delay_bram_b9a19993ed/counter/count_reg_20_23_7> <ia_ab92225e81/delay_bram_b9a19993ed/counter/count_reg_20_23_7> 
INFO:Xst:2261 - The FF/Latch <ib_9bb0982c64/delay_bram_b9a19993ed/counter/count_reg_20_23_8> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <qb_3eaeb56900/delay_bram_b9a19993ed/counter/count_reg_20_23_8> <qa_3ef6b29008/delay_bram_b9a19993ed/counter/count_reg_20_23_8> <ia_ab92225e81/delay_bram_b9a19993ed/counter/count_reg_20_23_8> 
INFO:Xst:2261 - The FF/Latch <posedge1_987496cb83/delay/op_mem_20_24_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <qdr_lut_36237efa01/delay16/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <adc_snap_7e674f563c/add_del/op_mem_20_24_0_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay1/op_mem_20_24_0_3> 
INFO:Xst:2261 - The FF/Latch <accum_snap_c908e90a25/add_del/op_mem_20_24_0_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <accum_snap_c908e90a25/add_gen_9a8e3b8d33/delay1/op_mem_20_24_0_4> 
INFO:Xst:2261 - The FF/Latch <adc_snap_7e674f563c/add_del/op_mem_20_24_0_1> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay1/op_mem_20_24_0_4> 
INFO:Xst:2261 - The FF/Latch <accum_snap_c908e90a25/add_del/op_mem_20_24_0_1> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <accum_snap_c908e90a25/add_gen_9a8e3b8d33/delay1/op_mem_20_24_0_5> 
INFO:Xst:2261 - The FF/Latch <adc_snap_7e674f563c/add_del/op_mem_20_24_0_2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay1/op_mem_20_24_0_5> 
INFO:Xst:2261 - The FF/Latch <accum_snap_c908e90a25/add_del/op_mem_20_24_0_2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <accum_snap_c908e90a25/add_gen_9a8e3b8d33/delay1/op_mem_20_24_0_6> 
INFO:Xst:2261 - The FF/Latch <adc_snap_7e674f563c/add_del/op_mem_20_24_0_3> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay1/op_mem_20_24_0_6> 
INFO:Xst:2261 - The FF/Latch <accum_snap_c908e90a25/add_del/op_mem_20_24_0_3> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <accum_snap_c908e90a25/add_gen_9a8e3b8d33/delay1/op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <adc_snap_7e674f563c/add_del/op_mem_20_24_0_4> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay1/op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <accum_snap_c908e90a25/add_del/op_mem_20_24_0_4> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <accum_snap_c908e90a25/add_gen_9a8e3b8d33/delay1/op_mem_20_24_0_8> 
INFO:Xst:2261 - The FF/Latch <adc_snap_7e674f563c/add_del/op_mem_20_24_0_5> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay1/op_mem_20_24_0_8> 
INFO:Xst:2261 - The FF/Latch <accum_snap_c908e90a25/add_del/op_mem_20_24_0_5> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <accum_snap_c908e90a25/add_gen_9a8e3b8d33/delay1/op_mem_20_24_0_9> 
INFO:Xst:2261 - The FF/Latch <adc_snap_7e674f563c/add_del/op_mem_20_24_0_6> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay1/op_mem_20_24_0_9> 
INFO:Xst:2261 - The FF/Latch <accum_snap_c908e90a25/add_del/op_mem_20_24_0_6> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <accum_snap_c908e90a25/add_gen_9a8e3b8d33/delay1/op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <adc_snap_7e674f563c/add_del/op_mem_20_24_0_7> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay1/op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <accum_snap_c908e90a25/add_del/op_mem_20_24_0_7> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <accum_snap_c908e90a25/add_gen_9a8e3b8d33/delay1/op_mem_20_24_0_11> 
INFO:Xst:2261 - The FF/Latch <adc_snap_7e674f563c/add_del/op_mem_20_24_0_8> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay1/op_mem_20_24_0_11> 
INFO:Xst:2261 - The FF/Latch <accum_snap_c908e90a25/add_del/op_mem_20_24_0_8> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <accum_snap_c908e90a25/add_gen_9a8e3b8d33/delay1/op_mem_20_24_0_12> 
INFO:Xst:2261 - The FF/Latch <adc_snap_7e674f563c/add_del/op_mem_20_24_0_9> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <adc_snap_7e674f563c/add_gen_6b4e2cb58b/delay1/op_mem_20_24_0_12> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_3> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_1> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_4> 
INFO:Xst:2261 - The FF/Latch <dds_shift1_70e03633f9/wr_addr/count_reg_20_23_0> in Unit <blast_0209_dds305_x0> is equivalent to the following 4 FFs/Latches, which will be removed : <ib_9bb0982c64/delay_bram_b9a19993ed/counter/count_reg_20_23_0> <qb_3eaeb56900/delay_bram_b9a19993ed/counter/count_reg_20_23_0> <qa_3ef6b29008/delay_bram_b9a19993ed/counter/count_reg_20_23_0> <ia_ab92225e81/delay_bram_b9a19993ed/counter/count_reg_20_23_0> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_5> 
INFO:Xst:2261 - The FF/Latch <delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <qb_3eaeb56900/pulse_ext_db3ef11f2b/posedge_3c635beefd/delay/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_3> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_6> 
INFO:Xst:2261 - The FF/Latch <dds_shift1_70e03633f9/wr_addr/count_reg_20_23_1> in Unit <blast_0209_dds305_x0> is equivalent to the following 4 FFs/Latches, which will be removed : <ib_9bb0982c64/delay_bram_b9a19993ed/counter/count_reg_20_23_1> <qb_3eaeb56900/delay_bram_b9a19993ed/counter/count_reg_20_23_1> <qa_3ef6b29008/delay_bram_b9a19993ed/counter/count_reg_20_23_1> <ia_ab92225e81/delay_bram_b9a19993ed/counter/count_reg_20_23_1> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_4> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_5> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_8> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_6> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_9> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_7> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_8> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_11> 
INFO:Xst:2261 - The FF/Latch <mixerout_23b917c6c1/add_del/op_mem_20_24_0_9> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <mixerout_23b917c6c1/add_gen_d2221d4b12/delay1/op_mem_20_24_0_12> 
INFO:Xst:2261 - The FF/Latch <dds_shift0_6ed64f8cf1/addsub/op_mem_91_20_0_0> in Unit <blast_0209_dds305_x0> is equivalent to the following 5 FFs/Latches, which will be removed : <dds_shift1_70e03633f9/addsub/op_mem_91_20_0_0> <dds_shift5_1b56a310b6/addsub/op_mem_91_20_0_0> <dds_shift4_0fd9365198/addsub/op_mem_91_20_0_0> <dds_shift3_6928de46ec/addsub/op_mem_91_20_0_0> <dds_shift2_4845de00b1/addsub/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <dds_shift0_6ed64f8cf1/addsub/op_mem_91_20_0_1> in Unit <blast_0209_dds305_x0> is equivalent to the following 5 FFs/Latches, which will be removed : <dds_shift1_70e03633f9/addsub/op_mem_91_20_0_1> <dds_shift5_1b56a310b6/addsub/op_mem_91_20_0_1> <dds_shift4_0fd9365198/addsub/op_mem_91_20_0_1> <dds_shift3_6928de46ec/addsub/op_mem_91_20_0_1> <dds_shift2_4845de00b1/addsub/op_mem_91_20_0_1> 
INFO:Xst:2261 - The FF/Latch <dds_shift0_6ed64f8cf1/addsub/op_mem_91_20_0_2> in Unit <blast_0209_dds305_x0> is equivalent to the following 5 FFs/Latches, which will be removed : <dds_shift1_70e03633f9/addsub/op_mem_91_20_0_2> <dds_shift5_1b56a310b6/addsub/op_mem_91_20_0_2> <dds_shift4_0fd9365198/addsub/op_mem_91_20_0_2> <dds_shift3_6928de46ec/addsub/op_mem_91_20_0_2> <dds_shift2_4845de00b1/addsub/op_mem_91_20_0_2> 
INFO:Xst:2261 - The FF/Latch <dds_shift0_6ed64f8cf1/addsub/op_mem_91_20_0_3> in Unit <blast_0209_dds305_x0> is equivalent to the following 5 FFs/Latches, which will be removed : <dds_shift1_70e03633f9/addsub/op_mem_91_20_0_3> <dds_shift5_1b56a310b6/addsub/op_mem_91_20_0_3> <dds_shift4_0fd9365198/addsub/op_mem_91_20_0_3> <dds_shift3_6928de46ec/addsub/op_mem_91_20_0_3> <dds_shift2_4845de00b1/addsub/op_mem_91_20_0_3> 
INFO:Xst:2261 - The FF/Latch <dds_shift0_6ed64f8cf1/addsub/op_mem_91_20_0_4> in Unit <blast_0209_dds305_x0> is equivalent to the following 5 FFs/Latches, which will be removed : <dds_shift1_70e03633f9/addsub/op_mem_91_20_0_4> <dds_shift5_1b56a310b6/addsub/op_mem_91_20_0_4> <dds_shift4_0fd9365198/addsub/op_mem_91_20_0_4> <dds_shift3_6928de46ec/addsub/op_mem_91_20_0_4> <dds_shift2_4845de00b1/addsub/op_mem_91_20_0_4> 
INFO:Xst:2261 - The FF/Latch <dds_shift0_6ed64f8cf1/addsub/op_mem_91_20_0_5> in Unit <blast_0209_dds305_x0> is equivalent to the following 5 FFs/Latches, which will be removed : <dds_shift1_70e03633f9/addsub/op_mem_91_20_0_5> <dds_shift5_1b56a310b6/addsub/op_mem_91_20_0_5> <dds_shift4_0fd9365198/addsub/op_mem_91_20_0_5> <dds_shift3_6928de46ec/addsub/op_mem_91_20_0_5> <dds_shift2_4845de00b1/addsub/op_mem_91_20_0_5> 
INFO:Xst:2261 - The FF/Latch <dds_shift0_6ed64f8cf1/addsub/op_mem_91_20_0_6> in Unit <blast_0209_dds305_x0> is equivalent to the following 5 FFs/Latches, which will be removed : <dds_shift1_70e03633f9/addsub/op_mem_91_20_0_6> <dds_shift5_1b56a310b6/addsub/op_mem_91_20_0_6> <dds_shift4_0fd9365198/addsub/op_mem_91_20_0_6> <dds_shift3_6928de46ec/addsub/op_mem_91_20_0_6> <dds_shift2_4845de00b1/addsub/op_mem_91_20_0_6> 
INFO:Xst:2261 - The FF/Latch <dds_shift0_6ed64f8cf1/addsub/op_mem_91_20_0_7> in Unit <blast_0209_dds305_x0> is equivalent to the following 5 FFs/Latches, which will be removed : <dds_shift1_70e03633f9/addsub/op_mem_91_20_0_7> <dds_shift5_1b56a310b6/addsub/op_mem_91_20_0_7> <dds_shift4_0fd9365198/addsub/op_mem_91_20_0_7> <dds_shift3_6928de46ec/addsub/op_mem_91_20_0_7> <dds_shift2_4845de00b1/addsub/op_mem_91_20_0_7> 
INFO:Xst:2261 - The FF/Latch <dds_shift0_6ed64f8cf1/addsub/op_mem_91_20_0_8> in Unit <blast_0209_dds305_x0> is equivalent to the following 5 FFs/Latches, which will be removed : <dds_shift1_70e03633f9/addsub/op_mem_91_20_0_8> <dds_shift5_1b56a310b6/addsub/op_mem_91_20_0_8> <dds_shift4_0fd9365198/addsub/op_mem_91_20_0_8> <dds_shift3_6928de46ec/addsub/op_mem_91_20_0_8> <dds_shift2_4845de00b1/addsub/op_mem_91_20_0_8> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_4> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_1> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_5> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_6> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_3> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_4> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_8> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_5> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_9> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_6> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_7> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_11> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_8> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_12> 
INFO:Xst:2261 - The FF/Latch <rawfftbin_13c7b5a3c5/add_del/op_mem_20_24_0_9> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch, which will be removed : <rawfftbin_13c7b5a3c5/add_gen_281412ce03/delay1/op_mem_20_24_0_13> 
INFO:Xst:2261 - The FF/Latch <qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_0> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <ia_ab92225e81/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_0> <qa_3ef6b29008/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_0> <ib_9bb0982c64/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_0> 
INFO:Xst:2261 - The FF/Latch <qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_1> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <ia_ab92225e81/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_1> <qa_3ef6b29008/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_1> <ib_9bb0982c64/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_1> 
INFO:Xst:2261 - The FF/Latch <qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_2> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <ia_ab92225e81/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_2> <qa_3ef6b29008/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_2> <ib_9bb0982c64/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_2> 
INFO:Xst:2261 - The FF/Latch <qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_3> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <ia_ab92225e81/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_3> <qa_3ef6b29008/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_3> <ib_9bb0982c64/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_3> 
INFO:Xst:2261 - The FF/Latch <qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_4> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <ia_ab92225e81/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_4> <qa_3ef6b29008/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_4> <ib_9bb0982c64/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_4> 
INFO:Xst:2261 - The FF/Latch <qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_5> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <ia_ab92225e81/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_5> <qa_3ef6b29008/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_5> <ib_9bb0982c64/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_5> 
INFO:Xst:2261 - The FF/Latch <qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_6> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <ia_ab92225e81/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_6> <qa_3ef6b29008/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_6> <ib_9bb0982c64/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_6> 
INFO:Xst:2261 - The FF/Latch <qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_7> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <ia_ab92225e81/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_7> <qa_3ef6b29008/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_7> <ib_9bb0982c64/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_7> 
INFO:Xst:2261 - The FF/Latch <qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_8> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <ia_ab92225e81/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_8> <qa_3ef6b29008/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_8> <ib_9bb0982c64/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_8> 
INFO:Xst:2261 - The FF/Latch <qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_9> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches, which will be removed : <ia_ab92225e81/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_9> <qa_3ef6b29008/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_9> <ib_9bb0982c64/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_9> 
INFO:Xst:3203 - The FF/Latch <qdr_lut_36237efa01/delay54/op_mem_20_24_0_7> in Unit <blast_0209_dds305_x0> is the opposite to the following 8 FFs/Latches, which will be removed : <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp> <qdr_lut_36237efa01/delay54/op_mem_20_24_0_6> <qdr_lut_36237efa01/delay54/op_mem_20_24_0_5> <qdr_lut_36237efa01/delay54/op_mem_20_24_0_4> <qdr_lut_36237efa01/delay54/op_mem_20_24_0_3> <qdr_lut_36237efa01/delay54/op_mem_20_24_0_2> <qdr_lut_36237efa01/delay54/op_mem_20_24_0_1> <qdr_lut_36237efa01/delay54/op_mem_20_24_0_0> 
INFO:Xst:2261 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/delay13/op_mem_20_24_0_0> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/delay13/op_mem_20_24_0_0> 
INFO:Xst:2261 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/delay13/op_mem_20_24_1_0> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/delay13/op_mem_20_24_1_0> 
INFO:Xst:2261 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay14/op_mem_20_24_0_0> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/delay14/op_mem_20_24_0_0> 
INFO:Xst:2261 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay14/op_mem_20_24_0_1> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/delay14/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay2/op_mem_20_24_0> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/delay14/op_mem_20_24_0_2> 
INFO:Xst:2261 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay2/op_mem_20_24_1> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/delay13/op_mem_20_24_0_2> 
INFO:Xst:2261 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay2/op_mem_20_24_2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/delay13/op_mem_20_24_1_2> 
INFO:Xst:2261 - The FF/Latch <fft_stage_1_78d32969e0/delay1_823c0a98b4/rep_we_d654f5a305/din0_0/op_mem_20_24_0> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 9 FFs/Latches, which will be removed : <fft_stage_2_d4ca9e250d/delay1_4fa3926e65/rep_we_b6bb02bc55/din0_0/op_mem_20_24_0> <fft_stage_2_d4ca9e250d/delay0_f330dd7374/rep_we_b6bb02bc55/din0_0/op_mem_20_24_0> <fft_stage_3_0af81251ad/delay1_74c9a70750/rep_we_2b953ccb55/din0_0/op_mem_20_24_0> <fft_stage_3_0af81251ad/delay0_3ad8ac2405/rep_we_2b953ccb55/din0_0/op_mem_20_24_0> <fft_stage_4_17fc9ab803/delay1_f201560b1b/rep_we_3ae5dc6629/din0_0/op_mem_20_24_0> <fft_stage_4_17fc9ab803/delay0_85e00c3ec3/rep_we_3ae5dc6629/din0_0/op_mem_20_24_0> <fft_stage_5_a6b30fa038/delay1_f4e539e1ff/rep_we_e200447672/din0_0/op_mem_20_24_0> <fft_stage_5_a6b30fa038/delay0_4feadad951/rep_we_e200447672/din0_0/op_mem_20_24_0> <fft_stage_6_e9d7569f38/delay1_7baa22a745/rep_we_125cbf6a11/din0_0/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay13/op_mem_20_24_0_0> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/delay13/op_mem_20_24_0_0> 
INFO:Xst:2261 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay13/op_mem_20_24_0_1> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/delay13/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/delay14/op_mem_20_24_0_0> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/delay14/op_mem_20_24_0_0> 
INFO:Xst:2261 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay13/op_mem_20_24_1_0> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/delay13/op_mem_20_24_1_0> 
INFO:Xst:2261 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay13/op_mem_20_24_1_1> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/delay13/op_mem_20_24_1_1> 
INFO:Xst:2261 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/delay2/op_mem_20_24_0> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/delay14/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/delay2/op_mem_20_24_1> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/delay13/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/delay2/op_mem_20_24_2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch, which will be removed : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/delay13/op_mem_20_24_1_1> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block blast_0209_dds305_cw, actual ratio is 16.
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_55> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_56> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_57> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_58> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_59> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_60> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_61> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_62> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_63> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_32> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_33> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_34> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_35> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_36> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_37> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_38> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_7> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_8> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_9> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_10> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_11> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_12> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_13> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_14> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_15> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <posedge1_987496cb83/delay/op_mem_20_24_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <qdr_lut_36237efa01/edge_detect1_a1c15fd7db/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay92/op_mem_20_24_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <posedge8_54be68dc15/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay29/op_mem_20_24_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <pulse_ext5_9f81f134b9/posedge_ab974a1df3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay68/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay26/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/sel_replicate_6b1abd12c1/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/sel_replicate_6b1abd12c1/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[52].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[53].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[54].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[55].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[56].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[57].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[58].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[59].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[60].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[61].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[39].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[40].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[42].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[43].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[44].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[45].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[62].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 2 FFs/Latches : <delay33/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <delay108/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/shift_replicate_e786a5d86f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches : <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/shift_replicate_e786a5d86f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/shift_replicate_e786a5d86f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/shift_replicate_e786a5d86f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay112/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay104/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[46].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/daddr0/op_mem_20_24_0_8> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/edge_detect_64e4b1b900/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 2 FFs/Latches : <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_1> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_3> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_4> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_48> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_5> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_49> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_6> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_50> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_51> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_52> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_53> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_54> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <edge_detect1_35b2158155/delay/op_mem_20_24_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <pulse_ext1_19505637df/posedge_615db1824e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_16> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_17> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_18> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_19> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_20> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_21> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_22> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_23> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_24> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_25> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_26> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_27> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_28> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_29> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_30> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_31> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[47].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/we_replicate_93fd6810b1/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/we_replicate_93fd6810b1/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[63].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 2 FFs/Latches : <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_39> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_40> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_41> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_42> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_43> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_44> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_45> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_46> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_47> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 17 FFs/Latches : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2>
   <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2>
   <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2>
   <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2>
   <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay2/op_mem_20_24_3> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/delay2/op_mem_20_24_3> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_55> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_56> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_57> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_58> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_59> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_60> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_61> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_62> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_63> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/addr_replicate_a0f3569ab5/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_32> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_33> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_34> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_35> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_36> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_37> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_38> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_7> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_8> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_9> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_10> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_11> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_12> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_13> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_14> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_15> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <posedge1_987496cb83/delay/op_mem_20_24_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <qdr_lut_36237efa01/edge_detect1_a1c15fd7db/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay92/op_mem_20_24_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <posedge8_54be68dc15/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay29/op_mem_20_24_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <pulse_ext5_9f81f134b9/posedge_ab974a1df3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay68/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay26/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay103/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/sel_replicate_6b1abd12c1/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/sel_replicate_6b1abd12c1/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[52].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[53].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[54].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[55].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[56].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[57].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[58].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[59].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[60].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[61].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 7 FFs/Latches : <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2>
   <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/fan_delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[39].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[40].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[42].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[43].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[44].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[45].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[62].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 2 FFs/Latches : <delay33/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <delay108/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/shift_replicate_e786a5d86f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 3 FFs/Latches : <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/shift_replicate_e786a5d86f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/shift_replicate_e786a5d86f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/shift_replicate_e786a5d86f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay112/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay104/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[46].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/daddr0/op_mem_20_24_0_8> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/edge_detect_64e4b1b900/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 2 FFs/Latches : <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_1> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_3> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_4> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_48> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_5> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_49> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_6> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay62/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_50> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_51> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_52> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_53> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_54> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay49/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <edge_detect1_35b2158155/delay/op_mem_20_24_0> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <pulse_ext1_19505637df/posedge_615db1824e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_16> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_17> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_18> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_19> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_20> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_21> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_22> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_23> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_24> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_25> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_26> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_27> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_28> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_29> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_30> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_31> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay60/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[47].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay31/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay44/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay46/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/we_replicate_93fd6810b1/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/we_replicate_93fd6810b1/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[63].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <blast_0209_dds305_x0> is equivalent to the following 2 FFs/Latches : <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_39> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_40> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_41> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_42> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_43> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_44> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_45> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_46> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <mixerout_23b917c6c1/add_gen_d2221d4b12/delay6/op_mem_20_24_0_47> in Unit <blast_0209_dds305_x0> is equivalent to the following FF/Latch : <delay50/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 17 FFs/Latches : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2>
   <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2>
   <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2>
   <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2>
   <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay2/op_mem_20_24_3> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/delay2/op_mem_20_24_3> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 17 FFs/Latches : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2>
   <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2>
   <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2>
   <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2>
   <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_78d32969e0/butterfly_direct_657f4166d6/shift_replicate_9141b1bb8a/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/shift_replicate_1ddfbc6ba4/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/shift_replicate_44b89d80a6/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/shift_replicate_9b7896315d/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/shift_replicate_22a3e432fa/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/shift_replicate_f9bbf2b797/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/shift_replicate_2849bcdd7c/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/shift_replicate_e0e832f137/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following 3 FFs/Latches : <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/shift_replicate_84977f0728/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay2/op_mem_20_24_3> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/delay2/op_mem_20_24_3> in Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> is equivalent to the following FF/Latch : <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <blast_0209_dds305_x0> :
	Found 16-bit shift register for signal <delay64/op_mem_20_24_0>.
	Found 2-bit shift register for signal <delay59/op_mem_20_24_1>.
	Found 2-bit shift register for signal <delay29/op_mem_20_24_1>.
	Found 2-bit shift register for signal <delay84/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <delay84/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/square_transposer_e1dd275553/dsync_c5140ac835/delay/op_mem_20_24_0>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_127>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_126>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_125>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_124>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_123>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_122>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_121>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_120>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_119>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_118>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_117>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_116>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_115>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_114>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_113>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_112>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_111>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_110>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_109>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_108>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_107>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_106>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_105>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_104>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_103>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_102>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_101>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_100>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_99>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_98>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_97>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_96>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_95>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_94>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_93>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_92>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_91>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_90>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_89>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_88>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_87>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_86>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_85>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_84>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_83>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_82>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_81>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_80>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_79>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_78>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_77>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_76>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_75>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_74>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_73>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_72>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_71>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_70>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_69>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_68>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_67>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_66>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_65>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_64>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_63>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_62>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_61>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_60>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_59>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_58>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_57>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_56>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_55>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_54>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_53>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_52>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_51>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_50>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_49>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_48>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_47>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_46>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_45>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_44>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_43>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_42>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_41>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_40>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_39>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_38>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_37>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_36>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_35>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_34>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_33>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_32>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_18>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <accum_snap_c908e90a25/dat_del/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_63>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_62>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_61>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_60>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_59>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_58>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_57>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_56>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_55>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_54>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_53>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_52>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_47>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_46>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_45>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_44>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_43>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_42>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_41>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_40>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_39>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_38>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_37>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_36>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <adc_snap_7e674f563c/dat_del/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_18>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_32>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_33>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_34>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_35>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_36>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_37>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_38>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_39>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_40>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_41>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_42>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_43>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_44>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_45>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_46>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_47>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_48>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_49>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_50>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_51>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_52>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_53>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_54>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_55>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_56>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_57>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_58>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_59>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_60>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_61>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_62>.
	Found 2-bit shift register for signal <fft_snap_6f40b6873d/dat_del/op_mem_20_24_0_63>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_18>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_32>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_33>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_34>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_35>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_36>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_37>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_38>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_39>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_40>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_41>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_42>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_43>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_44>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_45>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_46>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_47>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_48>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_49>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_50>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_51>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_52>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_53>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_54>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_55>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_56>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_57>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_58>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_59>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_60>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_61>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_62>.
	Found 2-bit shift register for signal <mixerout_23b917c6c1/dat_del/op_mem_20_24_0_63>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay55/op_mem_20_24_0_18>.
	Found 2-bit shift register for signal <qdr_lut_36237efa01/delay52/op_mem_20_24_0>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay9/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay2/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay18/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay17/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay14/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay12/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay11/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <qdr_lut_36237efa01/delay10/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_18>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_32>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_33>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_34>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_35>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_36>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_37>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_38>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_39>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_40>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_41>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_42>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_43>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_44>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_45>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_46>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_47>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_48>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_49>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_50>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_51>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_52>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_53>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_54>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_55>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_56>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_57>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_58>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_59>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_60>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_61>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_62>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_63>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_64>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_65>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_66>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_67>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_68>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_69>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_70>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_71>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_72>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_73>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_74>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_75>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_76>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_77>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_78>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_79>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_80>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_81>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_82>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_83>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_84>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_85>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_86>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_87>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_88>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_89>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_90>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_91>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_92>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_93>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_94>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_95>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_96>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_97>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_98>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_99>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_100>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_101>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_102>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_103>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_104>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_105>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_106>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_107>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_108>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_109>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_110>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_111>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_112>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_113>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_114>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_115>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_116>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_117>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_118>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_119>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_120>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_121>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_122>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_123>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_124>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_125>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_126>.
	Found 2-bit shift register for signal <rawfftbin_13c7b5a3c5/dat_del/op_mem_20_24_0_127>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_31>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_30>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_29>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_28>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_27>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_26>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_25>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_24>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_23>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_22>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_21>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_20>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_19>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_18>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <delay87/op_mem_20_24_2_0>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_0>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_18>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_19>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_20>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_21>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_22>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_23>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_24>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_25>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_26>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_27>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_28>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_29>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_30>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_31>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_32>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_33>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_34>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_din0/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_sel/op_mem_20_24(1)_0>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_d0/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_d0/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_d0/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_d0/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_d0/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_d0/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_d0/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_d0/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_d0/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_d0/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_d0/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_d0/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_d0/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_d0/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_d0/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_d0/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_d0/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_d0/op_mem_20_24_1_8>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_0>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_18>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_19>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_20>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_21>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_22>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_23>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_24>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_25>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_26>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_27>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_28>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_29>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_30>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_31>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_32>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_33>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_34>.
	Found 3-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_din0/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_sel/op_mem_20_24(1)_0>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/post_sync_delay/op_mem_20_24_2>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_0>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_1>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_2>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_3>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_4>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_5>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_6>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_7>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_8>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_9>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_10>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_11>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_12>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_13>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_14>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_15>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_16>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_17>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_18>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_19>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_20>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_21>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_22>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_23>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_24>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_25>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_26>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_27>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_28>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_29>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_30>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_31>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_32>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_33>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_34>.
	Found 20-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_convert_e17d96d49c/dmisc/op_mem_20_24_1_35>.
	Found 26-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/delay0/op_mem_20_24_5>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_72>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_71>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_70>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_69>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_68>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_67>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_66>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_65>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_64>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_63>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_62>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_61>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_60>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_59>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_58>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_57>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_56>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_55>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_54>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_53>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_52>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_51>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_50>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_49>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_48>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_47>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_46>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_45>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_44>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_43>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_42>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_41>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_40>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_39>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_38>.
	Found 12-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dmisc/op_mem_20_24_11_37>.
	Found 8-bit shift register for signal <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/dselect/op_mem_20_24_7>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/daddr1/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/daddr1/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/daddr1/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/daddr1/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/daddr1/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/daddr1/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/daddr1/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/daddr1/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/daddr1/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/post_sync_delay/op_mem_20_24_2>.
	Found 2-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/dmap_src/op_mem_20_24_1>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_35>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_34>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_33>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_32>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_31>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_30>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_29>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_28>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_27>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_26>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_25>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_24>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_23>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_22>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_21>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_20>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_19>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_18>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_17>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_16>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_15>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_14>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_13>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_12>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_11>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_10>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_9>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_8>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_7>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_6>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_5>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_4>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_3>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_2>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_1>.
	Found 5-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din1/op_mem_20_24_4_0>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_35>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_34>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_33>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_32>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_31>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_30>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_29>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_28>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_27>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_26>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_25>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_24>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_23>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_22>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_21>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_20>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_19>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_18>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_17>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_16>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_15>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_14>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_13>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_12>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_11>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_10>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_9>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_8>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_7>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_6>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_5>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_4>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_3>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_2>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_1>.
	Found 6-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/delay_din0/op_mem_20_24_4_0>.
	Found 4-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/rep_addra_1368fc9b05/din3_0/op_mem_20_24_0_0>.
	Found 4-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/rep_addra_1368fc9b05/din3_0/op_mem_20_24_0_1>.
	Found 4-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/rep_addra_1368fc9b05/din3_0/op_mem_20_24_0_2>.
	Found 4-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/rep_addra_1368fc9b05/din3_0/op_mem_20_24_0_3>.
	Found 4-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/rep_addra_1368fc9b05/din3_0/op_mem_20_24_0_4>.
	Found 4-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/rep_addra_1368fc9b05/din3_0/op_mem_20_24_0_5>.
	Found 4-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/rep_addra_1368fc9b05/din3_0/op_mem_20_24_0_6>.
	Found 4-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/rep_addra_1368fc9b05/din3_0/op_mem_20_24_0_7>.
	Found 4-bit shift register for signal <fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/rep_addra_1368fc9b05/din3_0/op_mem_20_24_0_8>.
Unit <blast_0209_dds305_x0> processed.

Processing Unit <delay45> :
	Found 512-bit shift register for signal <op_mem_20_24_511_0>.
	Found 512-bit shift register for signal <op_mem_20_24_511_1>.
	Found 512-bit shift register for signal <op_mem_20_24_511_2>.
	Found 512-bit shift register for signal <op_mem_20_24_511_3>.
	Found 512-bit shift register for signal <op_mem_20_24_511_4>.
	Found 512-bit shift register for signal <op_mem_20_24_511_5>.
	Found 512-bit shift register for signal <op_mem_20_24_511_6>.
	Found 512-bit shift register for signal <op_mem_20_24_511_7>.
	Found 512-bit shift register for signal <op_mem_20_24_511_8>.
	Found 512-bit shift register for signal <op_mem_20_24_511_9>.
	Found 512-bit shift register for signal <op_mem_20_24_511_10>.
	Found 512-bit shift register for signal <op_mem_20_24_511_11>.
	Found 512-bit shift register for signal <op_mem_20_24_511_12>.
	Found 512-bit shift register for signal <op_mem_20_24_511_13>.
	Found 512-bit shift register for signal <op_mem_20_24_511_14>.
	Found 512-bit shift register for signal <op_mem_20_24_511_15>.
	Found 512-bit shift register for signal <op_mem_20_24_511_16>.
	Found 512-bit shift register for signal <op_mem_20_24_511_17>.
	Found 512-bit shift register for signal <op_mem_20_24_511_18>.
	Found 512-bit shift register for signal <op_mem_20_24_511_19>.
	Found 512-bit shift register for signal <op_mem_20_24_511_20>.
	Found 512-bit shift register for signal <op_mem_20_24_511_21>.
	Found 512-bit shift register for signal <op_mem_20_24_511_22>.
	Found 512-bit shift register for signal <op_mem_20_24_511_23>.
	Found 512-bit shift register for signal <op_mem_20_24_511_24>.
	Found 512-bit shift register for signal <op_mem_20_24_511_25>.
	Found 512-bit shift register for signal <op_mem_20_24_511_26>.
	Found 512-bit shift register for signal <op_mem_20_24_511_27>.
	Found 512-bit shift register for signal <op_mem_20_24_511_28>.
	Found 512-bit shift register for signal <op_mem_20_24_511_29>.
	Found 512-bit shift register for signal <op_mem_20_24_511_30>.
	Found 512-bit shift register for signal <op_mem_20_24_511_31>.
Unit <delay45> processed.

Processing Unit <delay51> :
	Found 512-bit shift register for signal <op_mem_20_24_511_0>.
	Found 512-bit shift register for signal <op_mem_20_24_511_1>.
	Found 512-bit shift register for signal <op_mem_20_24_511_2>.
	Found 512-bit shift register for signal <op_mem_20_24_511_3>.
	Found 512-bit shift register for signal <op_mem_20_24_511_4>.
	Found 512-bit shift register for signal <op_mem_20_24_511_5>.
	Found 512-bit shift register for signal <op_mem_20_24_511_6>.
	Found 512-bit shift register for signal <op_mem_20_24_511_7>.
	Found 512-bit shift register for signal <op_mem_20_24_511_8>.
	Found 512-bit shift register for signal <op_mem_20_24_511_9>.
	Found 512-bit shift register for signal <op_mem_20_24_511_10>.
	Found 512-bit shift register for signal <op_mem_20_24_511_11>.
	Found 512-bit shift register for signal <op_mem_20_24_511_12>.
	Found 512-bit shift register for signal <op_mem_20_24_511_13>.
	Found 512-bit shift register for signal <op_mem_20_24_511_14>.
	Found 512-bit shift register for signal <op_mem_20_24_511_15>.
	Found 512-bit shift register for signal <op_mem_20_24_511_16>.
	Found 512-bit shift register for signal <op_mem_20_24_511_17>.
	Found 512-bit shift register for signal <op_mem_20_24_511_18>.
	Found 512-bit shift register for signal <op_mem_20_24_511_19>.
	Found 512-bit shift register for signal <op_mem_20_24_511_20>.
	Found 512-bit shift register for signal <op_mem_20_24_511_21>.
	Found 512-bit shift register for signal <op_mem_20_24_511_22>.
	Found 512-bit shift register for signal <op_mem_20_24_511_23>.
	Found 512-bit shift register for signal <op_mem_20_24_511_24>.
	Found 512-bit shift register for signal <op_mem_20_24_511_25>.
	Found 512-bit shift register for signal <op_mem_20_24_511_26>.
	Found 512-bit shift register for signal <op_mem_20_24_511_27>.
	Found 512-bit shift register for signal <op_mem_20_24_511_28>.
	Found 512-bit shift register for signal <op_mem_20_24_511_29>.
	Found 512-bit shift register for signal <op_mem_20_24_511_30>.
	Found 512-bit shift register for signal <op_mem_20_24_511_31>.
Unit <delay51> processed.

Processing Unit <delay52> :
	Found 512-bit shift register for signal <op_mem_20_24_511_0>.
	Found 512-bit shift register for signal <op_mem_20_24_511_1>.
	Found 512-bit shift register for signal <op_mem_20_24_511_2>.
	Found 512-bit shift register for signal <op_mem_20_24_511_3>.
	Found 512-bit shift register for signal <op_mem_20_24_511_4>.
	Found 512-bit shift register for signal <op_mem_20_24_511_5>.
	Found 512-bit shift register for signal <op_mem_20_24_511_6>.
	Found 512-bit shift register for signal <op_mem_20_24_511_7>.
	Found 512-bit shift register for signal <op_mem_20_24_511_8>.
	Found 512-bit shift register for signal <op_mem_20_24_511_9>.
	Found 512-bit shift register for signal <op_mem_20_24_511_10>.
	Found 512-bit shift register for signal <op_mem_20_24_511_11>.
	Found 512-bit shift register for signal <op_mem_20_24_511_12>.
	Found 512-bit shift register for signal <op_mem_20_24_511_13>.
	Found 512-bit shift register for signal <op_mem_20_24_511_14>.
	Found 512-bit shift register for signal <op_mem_20_24_511_15>.
	Found 512-bit shift register for signal <op_mem_20_24_511_16>.
	Found 512-bit shift register for signal <op_mem_20_24_511_17>.
	Found 512-bit shift register for signal <op_mem_20_24_511_18>.
	Found 512-bit shift register for signal <op_mem_20_24_511_19>.
	Found 512-bit shift register for signal <op_mem_20_24_511_20>.
	Found 512-bit shift register for signal <op_mem_20_24_511_21>.
	Found 512-bit shift register for signal <op_mem_20_24_511_22>.
	Found 512-bit shift register for signal <op_mem_20_24_511_23>.
	Found 512-bit shift register for signal <op_mem_20_24_511_24>.
	Found 512-bit shift register for signal <op_mem_20_24_511_25>.
	Found 512-bit shift register for signal <op_mem_20_24_511_26>.
	Found 512-bit shift register for signal <op_mem_20_24_511_27>.
	Found 512-bit shift register for signal <op_mem_20_24_511_28>.
	Found 512-bit shift register for signal <op_mem_20_24_511_29>.
	Found 512-bit shift register for signal <op_mem_20_24_511_30>.
	Found 512-bit shift register for signal <op_mem_20_24_511_31>.
Unit <delay52> processed.

Processing Unit <delay54> :
	Found 512-bit shift register for signal <op_mem_20_24_511_0>.
	Found 512-bit shift register for signal <op_mem_20_24_511_1>.
	Found 512-bit shift register for signal <op_mem_20_24_511_2>.
	Found 512-bit shift register for signal <op_mem_20_24_511_3>.
	Found 512-bit shift register for signal <op_mem_20_24_511_4>.
	Found 512-bit shift register for signal <op_mem_20_24_511_5>.
	Found 512-bit shift register for signal <op_mem_20_24_511_6>.
	Found 512-bit shift register for signal <op_mem_20_24_511_7>.
	Found 512-bit shift register for signal <op_mem_20_24_511_8>.
	Found 512-bit shift register for signal <op_mem_20_24_511_9>.
	Found 512-bit shift register for signal <op_mem_20_24_511_10>.
	Found 512-bit shift register for signal <op_mem_20_24_511_11>.
	Found 512-bit shift register for signal <op_mem_20_24_511_12>.
	Found 512-bit shift register for signal <op_mem_20_24_511_13>.
	Found 512-bit shift register for signal <op_mem_20_24_511_14>.
	Found 512-bit shift register for signal <op_mem_20_24_511_15>.
	Found 512-bit shift register for signal <op_mem_20_24_511_16>.
	Found 512-bit shift register for signal <op_mem_20_24_511_17>.
	Found 512-bit shift register for signal <op_mem_20_24_511_18>.
	Found 512-bit shift register for signal <op_mem_20_24_511_19>.
	Found 512-bit shift register for signal <op_mem_20_24_511_20>.
	Found 512-bit shift register for signal <op_mem_20_24_511_21>.
	Found 512-bit shift register for signal <op_mem_20_24_511_22>.
	Found 512-bit shift register for signal <op_mem_20_24_511_23>.
	Found 512-bit shift register for signal <op_mem_20_24_511_24>.
	Found 512-bit shift register for signal <op_mem_20_24_511_25>.
	Found 512-bit shift register for signal <op_mem_20_24_511_26>.
	Found 512-bit shift register for signal <op_mem_20_24_511_27>.
	Found 512-bit shift register for signal <op_mem_20_24_511_28>.
	Found 512-bit shift register for signal <op_mem_20_24_511_29>.
	Found 512-bit shift register for signal <op_mem_20_24_511_30>.
	Found 512-bit shift register for signal <op_mem_20_24_511_31>.
Unit <delay54> processed.

Processing Unit <delay55> :
	Found 512-bit shift register for signal <op_mem_20_24_511_0>.
	Found 512-bit shift register for signal <op_mem_20_24_511_1>.
	Found 512-bit shift register for signal <op_mem_20_24_511_2>.
	Found 512-bit shift register for signal <op_mem_20_24_511_3>.
	Found 512-bit shift register for signal <op_mem_20_24_511_4>.
	Found 512-bit shift register for signal <op_mem_20_24_511_5>.
	Found 512-bit shift register for signal <op_mem_20_24_511_6>.
	Found 512-bit shift register for signal <op_mem_20_24_511_7>.
	Found 512-bit shift register for signal <op_mem_20_24_511_8>.
	Found 512-bit shift register for signal <op_mem_20_24_511_9>.
	Found 512-bit shift register for signal <op_mem_20_24_511_10>.
	Found 512-bit shift register for signal <op_mem_20_24_511_11>.
	Found 512-bit shift register for signal <op_mem_20_24_511_12>.
	Found 512-bit shift register for signal <op_mem_20_24_511_13>.
	Found 512-bit shift register for signal <op_mem_20_24_511_14>.
	Found 512-bit shift register for signal <op_mem_20_24_511_15>.
	Found 512-bit shift register for signal <op_mem_20_24_511_16>.
	Found 512-bit shift register for signal <op_mem_20_24_511_17>.
	Found 512-bit shift register for signal <op_mem_20_24_511_18>.
	Found 512-bit shift register for signal <op_mem_20_24_511_19>.
	Found 512-bit shift register for signal <op_mem_20_24_511_20>.
	Found 512-bit shift register for signal <op_mem_20_24_511_21>.
	Found 512-bit shift register for signal <op_mem_20_24_511_22>.
	Found 512-bit shift register for signal <op_mem_20_24_511_23>.
	Found 512-bit shift register for signal <op_mem_20_24_511_24>.
	Found 512-bit shift register for signal <op_mem_20_24_511_25>.
	Found 512-bit shift register for signal <op_mem_20_24_511_26>.
	Found 512-bit shift register for signal <op_mem_20_24_511_27>.
	Found 512-bit shift register for signal <op_mem_20_24_511_28>.
	Found 512-bit shift register for signal <op_mem_20_24_511_29>.
	Found 512-bit shift register for signal <op_mem_20_24_511_30>.
	Found 512-bit shift register for signal <op_mem_20_24_511_31>.
Unit <delay55> processed.

Processing Unit <delay56> :
	Found 512-bit shift register for signal <op_mem_20_24_511_0>.
	Found 512-bit shift register for signal <op_mem_20_24_511_1>.
	Found 512-bit shift register for signal <op_mem_20_24_511_2>.
	Found 512-bit shift register for signal <op_mem_20_24_511_3>.
	Found 512-bit shift register for signal <op_mem_20_24_511_4>.
	Found 512-bit shift register for signal <op_mem_20_24_511_5>.
	Found 512-bit shift register for signal <op_mem_20_24_511_6>.
	Found 512-bit shift register for signal <op_mem_20_24_511_7>.
	Found 512-bit shift register for signal <op_mem_20_24_511_8>.
	Found 512-bit shift register for signal <op_mem_20_24_511_9>.
	Found 512-bit shift register for signal <op_mem_20_24_511_10>.
	Found 512-bit shift register for signal <op_mem_20_24_511_11>.
	Found 512-bit shift register for signal <op_mem_20_24_511_12>.
	Found 512-bit shift register for signal <op_mem_20_24_511_13>.
	Found 512-bit shift register for signal <op_mem_20_24_511_14>.
	Found 512-bit shift register for signal <op_mem_20_24_511_15>.
	Found 512-bit shift register for signal <op_mem_20_24_511_16>.
	Found 512-bit shift register for signal <op_mem_20_24_511_17>.
	Found 512-bit shift register for signal <op_mem_20_24_511_18>.
	Found 512-bit shift register for signal <op_mem_20_24_511_19>.
	Found 512-bit shift register for signal <op_mem_20_24_511_20>.
	Found 512-bit shift register for signal <op_mem_20_24_511_21>.
	Found 512-bit shift register for signal <op_mem_20_24_511_22>.
	Found 512-bit shift register for signal <op_mem_20_24_511_23>.
	Found 512-bit shift register for signal <op_mem_20_24_511_24>.
	Found 512-bit shift register for signal <op_mem_20_24_511_25>.
	Found 512-bit shift register for signal <op_mem_20_24_511_26>.
	Found 512-bit shift register for signal <op_mem_20_24_511_27>.
	Found 512-bit shift register for signal <op_mem_20_24_511_28>.
	Found 512-bit shift register for signal <op_mem_20_24_511_29>.
	Found 512-bit shift register for signal <op_mem_20_24_511_30>.
	Found 512-bit shift register for signal <op_mem_20_24_511_31>.
Unit <delay56> processed.

Processing Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> :
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dsync2/op_mem_20_24_2>.
	Found 5-bit shift register for signal <fft_stage_1_78d32969e0/dsync1/op_mem_20_24_4>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_35>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_34>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_33>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_32>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_31>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_30>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_29>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_28>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_27>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_26>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_25>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_24>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_17>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_16>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_15>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_14>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_13>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_12>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_11>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_10>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_9>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_8>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_7>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/din1/op_mem_20_24_2_6>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_35>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_34>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_33>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_32>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_31>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_30>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_29>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_28>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_27>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_26>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_25>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_24>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_23>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_22>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_21>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_20>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_19>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_18>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_17>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_16>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_15>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_14>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_13>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_12>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_11>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_10>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_9>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_8>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_7>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_6>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_5>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_4>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_3>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_2>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_1>.
	Found 4-bit shift register for signal <fft_stage_1_78d32969e0/dmux0/op_mem_20_24_3_0>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_18>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_19>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_20>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_21>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_22>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_23>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_24>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_25>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_26>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_27>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_28>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_29>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_30>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_31>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_32>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_33>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_34>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/dmux0/op_mem_20_24_3_35>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_0>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_1>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_2>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_3>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_4>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_5>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_6>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_7>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_8>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_9>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_10>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_11>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_12>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_13>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_14>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_15>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_16>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_17>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_18>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_19>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_20>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_21>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_22>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_23>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_24>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_25>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_26>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_27>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_28>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_29>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_30>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_31>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_32>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_33>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_34>.
	Found 4-bit shift register for signal <fft_stage_2_d4ca9e250d/din1/op_mem_20_24_2_35>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/dsync2/op_mem_20_24_2>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/dsync1/op_mem_20_24_4>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay2/op_mem_20_24(4)_0>.
	Found 2-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay7/op_mem_20_24_2>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_35>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_34>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_33>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_32>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_31>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_30>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_29>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_28>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_27>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_26>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_25>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_24>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_23>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_22>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_21>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_20>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_19>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_18>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_17>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_16>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_15>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_14>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_13>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_12>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_11>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_10>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_9>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_8>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_7>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_6>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_5>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_4>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_3>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_2>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_1>.
	Found 9-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay0/op_mem_20_24_8_0>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_17>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_16>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_15>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_14>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_13>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_12>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_11>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_10>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_9>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_8>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_7>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_6>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_5>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_4>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_3>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_2>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_1>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay4/op_mem_20_24_4_0>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_17>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_16>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_15>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_14>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_13>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_12>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_11>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_10>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_9>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_8>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_7>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_6>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_5>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_4>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_3>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_2>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_1>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay3/op_mem_20_24_4_0>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_17>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_16>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_15>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_14>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_13>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_12>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_11>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_10>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_9>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_8>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_7>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_6>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_5>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_4>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_3>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_2>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_1>.
	Found 7-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay6/op_mem_20_24_2_0>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/delay5/op_mem_20_24_2_0>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_17>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_16>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_15>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_14>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_13>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_12>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_11>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_10>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_9>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_8>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_7>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_6>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_5>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_4>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_3>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_2>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_1>.
	Found 5-bit shift register for signal <fft_stage_2_d4ca9e250d/butterfly_direct_04af6a28ea/twiddle_c41bf9e709/mux0/pipe_16_22_5_0>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_0>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_1>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_2>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_3>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_4>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_5>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_6>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_7>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_8>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_9>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_10>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_11>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_12>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_13>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_14>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_15>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_16>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_17>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_18>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_19>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_20>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_21>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_22>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_23>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_24>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_25>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_26>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_27>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_28>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_29>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_30>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_31>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_32>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_33>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_34>.
	Found 4-bit shift register for signal <fft_stage_3_0af81251ad/din1/op_mem_20_24_2_35>.
	Found 16-bit shift register for signal <fft_stage_3_0af81251ad/dsync2/op_mem_20_24_2>.
	Found 5-bit shift register for signal <fft_stage_3_0af81251ad/dsync1/op_mem_20_24_4>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_35>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_34>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_33>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_32>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_31>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_30>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_29>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_28>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_27>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_26>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_25>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_24>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_23>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_22>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_21>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_20>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_19>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_18>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_17>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_16>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_15>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_14>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_13>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_12>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_11>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_10>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_9>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_8>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_7>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_6>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_5>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_4>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_3>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_2>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_1>.
	Found 18-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_convert_d16c506498/dmisc/op_mem_20_24_1_0>.
	Found 6-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay21/op_mem_20_24_0>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_0>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_1>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_2>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_3>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_4>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_5>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_6>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_7>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_8>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_9>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_10>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_11>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_12>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_13>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_14>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_15>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_16>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert0_bffa0fbbf2/mux/pipe_16_22_1_17>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/delay2/op_mem_20_24_2>.
	Found 3-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/delay13/op_mem_20_24_1_0>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_72>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_71>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_70>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_69>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_68>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_67>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_66>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_65>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_64>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_63>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_62>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_61>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_60>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_59>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_58>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_57>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_56>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_55>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_54>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_53>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_52>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_51>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_50>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_49>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_48>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_47>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_46>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_45>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_44>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_43>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_42>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_41>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_40>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_39>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_38>.
	Found 14-bit shift register for signal <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/invert1_7db6e4373c/delay1/op_mem_20_24_1_37>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_0>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_1>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_2>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_3>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_4>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_5>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_6>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_7>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_8>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_9>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_10>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_11>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_12>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_13>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_14>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_15>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_16>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_17>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_18>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_19>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_20>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_21>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_22>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_23>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_24>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_25>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_26>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_27>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_28>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_29>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_30>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_31>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_32>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_33>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_34>.
	Found 4-bit shift register for signal <fft_stage_4_17fc9ab803/din1/op_mem_20_24_2_35>.
	Found 28-bit shift register for signal <fft_stage_4_17fc9ab803/dsync2/op_mem_20_24_2>.
	Found 5-bit shift register for signal <fft_stage_4_17fc9ab803/dsync1/op_mem_20_24_4>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_0>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_1>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_2>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_3>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_4>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_5>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_6>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_7>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_8>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_9>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_10>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_11>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_12>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_13>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_14>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_15>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_16>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_17>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_18>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_19>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_20>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_21>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_22>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_23>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_24>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_25>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_26>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_27>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_28>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_29>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_30>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_31>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_32>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_33>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_34>.
	Found 18-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_convert_203b669e03/dmisc/op_mem_20_24_1_35>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_37>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_38>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_39>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_40>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_41>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_42>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_43>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_44>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_45>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_46>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_47>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_48>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_49>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_50>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_51>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_52>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_53>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_54>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_55>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_56>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_57>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_58>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_59>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_60>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_61>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_62>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_63>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_64>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_65>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_66>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_67>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_68>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_69>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_70>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_71>.
	Found 14-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay1/op_mem_20_24_1_72>.
	Found 6-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert1_ebd3ecd1f9/delay21/op_mem_20_24_0>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_0>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_1>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_2>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_3>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_4>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_5>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_6>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_7>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_8>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_9>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_10>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_11>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_12>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_13>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_14>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_15>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_16>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/invert0_df9c75bb68/mux/pipe_16_22_1_17>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay13/op_mem_20_24_1_0>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay13/op_mem_20_24_1_1>.
	Found 3-bit shift register for signal <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/delay2/op_mem_20_24_2>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_0>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_1>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_2>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_3>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_4>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_5>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_6>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_7>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_8>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_9>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_10>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_11>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_12>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_13>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_14>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_15>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_16>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_17>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_18>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_19>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_20>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_21>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_22>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_23>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_24>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_25>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_26>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_27>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_28>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_29>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_30>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_31>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_32>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_33>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_34>.
	Found 4-bit shift register for signal <fft_stage_5_a6b30fa038/din1/op_mem_20_24_2_35>.
	Found 28-bit shift register for signal <fft_stage_5_a6b30fa038/dsync2/op_mem_20_24_2>.
	Found 5-bit shift register for signal <fft_stage_5_a6b30fa038/dsync1/op_mem_20_24_4>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_0>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_1>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_2>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_3>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_4>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_5>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_6>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_7>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_8>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_9>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_10>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_11>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_12>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_13>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_14>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_15>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_16>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_17>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_18>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_19>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_20>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_21>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_22>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_23>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_24>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_25>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_26>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_27>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_28>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_29>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_30>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_31>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_32>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_33>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_34>.
	Found 18-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_convert_4dccfed838/dmisc/op_mem_20_24_1_35>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_37>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_38>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_39>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_40>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_41>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_42>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_43>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_44>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_45>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_46>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_47>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_48>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_49>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_50>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_51>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_52>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_53>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_54>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_55>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_56>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_57>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_58>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_59>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_60>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_61>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_62>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_63>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_64>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_65>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_66>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_67>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_68>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_69>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_70>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_71>.
	Found 14-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/delay1/op_mem_20_24_1_72>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_17>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_16>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_15>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_14>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_13>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_12>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_11>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_10>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_9>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_8>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_7>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_6>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_5>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_4>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_3>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_2>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_1>.
	Found 2-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert1_6c271ea1db/mux/pipe_16_22_0_0>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_0>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_1>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_2>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_3>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_4>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_5>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_6>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_7>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_8>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_9>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_10>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_11>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_12>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_13>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_14>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_15>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_16>.
	Found 3-bit shift register for signal <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/invert0_1290b23d21/mux/pipe_16_22_1_17>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_0>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_1>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_2>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_3>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_4>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_5>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_6>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_7>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_8>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_9>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_10>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_11>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_12>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_13>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_14>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_15>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_16>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_17>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_18>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_19>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_20>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_21>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_22>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_23>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_24>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_25>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_26>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_27>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_28>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_29>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_30>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_31>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_32>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_33>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_34>.
	Found 4-bit shift register for signal <fft_stage_6_e9d7569f38/din1/op_mem_20_24_2_35>.
	Found 28-bit shift register for signal <fft_stage_6_e9d7569f38/dsync2/op_mem_20_24_2>.
	Found 5-bit shift register for signal <fft_stage_6_e9d7569f38/dsync1/op_mem_20_24_4>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_0>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_1>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_2>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_3>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_4>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_5>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_6>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_7>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_8>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_9>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_10>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_11>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_12>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_13>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_14>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_15>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_16>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_17>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_18>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_19>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_20>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_21>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_22>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_23>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_24>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_25>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_26>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_27>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_28>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_29>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_30>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_31>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_32>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_33>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_34>.
	Found 18-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_convert_c67063cee6/dmisc/op_mem_20_24_1_35>.
	Found 24-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/delay0/op_mem_20_24_5>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_37>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_38>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_39>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_40>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_41>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_42>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_43>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_44>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_45>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_46>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_47>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_48>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_49>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_50>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_51>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_52>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_53>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_54>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_55>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_56>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_57>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_58>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_59>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_60>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_61>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_62>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_63>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_64>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_65>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_66>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_67>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_68>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_69>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_70>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_71>.
	Found 14-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/delay1/op_mem_20_24_1_72>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_17>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_16>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_15>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_14>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_13>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_12>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_11>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_10>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_9>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_8>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_7>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_6>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_5>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_4>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_3>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_2>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_1>.
	Found 2-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert1_51c2f32aaf/mux/pipe_16_22_0_0>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_0>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_1>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_2>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_3>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_4>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_5>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_6>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_7>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_8>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_9>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_10>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_11>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_12>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_13>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_14>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_15>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_16>.
	Found 3-bit shift register for signal <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/invert0_b2e3bc22c4/mux/pipe_16_22_1_17>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_0>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_1>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_2>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_3>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_4>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_5>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_6>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_7>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_8>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_9>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_10>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_11>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_12>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_13>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_14>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_15>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_16>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_17>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_18>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_19>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_20>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_21>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_22>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_23>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_24>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_25>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_26>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_27>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_28>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_29>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_30>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_31>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_32>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_33>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_34>.
	Found 4-bit shift register for signal <fft_stage_7_db28b77198/delay0_235cabad55/del1/op_mem_20_24_3_35>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_0>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_1>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_2>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_3>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_4>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_5>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_6>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_7>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_8>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_9>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_10>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_11>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_12>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_13>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_14>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_15>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_16>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_17>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_18>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_19>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_20>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_21>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_22>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_23>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_24>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_25>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_26>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_27>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_28>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_29>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_30>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_31>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_32>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_33>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_34>.
	Found 22-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_convert_e16f1760bb/dmisc/op_mem_20_24_1_35>.
	Found 24-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/delay0/op_mem_20_24_5>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_37>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_38>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_39>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_40>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_41>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_42>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_43>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_44>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_45>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_46>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_47>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_48>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_49>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_50>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_51>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_52>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_53>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_54>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_55>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_56>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_57>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_58>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_59>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_60>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_61>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_62>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_63>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_64>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_65>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_66>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_67>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_68>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_69>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_70>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_71>.
	Found 10-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/delay1/op_mem_20_24_1_72>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_17>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_16>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_15>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_14>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_13>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_12>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_11>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_10>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_9>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_8>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_7>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_6>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_5>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_4>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_3>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_2>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_1>.
	Found 2-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert1_7f8924c505/mux/pipe_16_22_0_0>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_0>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_1>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_2>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_3>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_4>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_5>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_6>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_7>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_8>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_9>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_10>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_11>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_12>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_13>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_14>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_15>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_16>.
	Found 3-bit shift register for signal <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/invert0_4481a9ef4c/mux/pipe_16_22_1_17>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_0>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_1>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_2>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_3>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_4>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_5>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_6>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_7>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_8>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_9>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_10>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_11>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_12>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_13>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_14>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_15>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_16>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_17>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_18>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_19>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_20>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_21>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_22>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_23>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_24>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_25>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_26>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_27>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_28>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_29>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_30>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_31>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_32>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_33>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_34>.
	Found 20-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_convert_c6cd952268/dmisc/op_mem_20_24_1_35>.
	Found 24-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/delay0/op_mem_20_24_5>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_37>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_38>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_39>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_40>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_41>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_42>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_43>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_44>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_45>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_46>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_47>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_48>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_49>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_50>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_51>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_52>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_53>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_54>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_55>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_56>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_57>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_58>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_59>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_60>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_61>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_62>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_63>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_64>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_65>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_66>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_67>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_68>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_69>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_70>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_71>.
	Found 10-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/delay1/op_mem_20_24_1_72>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_17>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_16>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_15>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_14>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_13>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_12>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_11>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_10>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_9>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_8>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_7>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_6>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_5>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_4>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_3>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_2>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_1>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert1_803a5048da/mux/pipe_16_22_0_0>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_0>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_1>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_2>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_3>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_4>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_5>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_6>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_7>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_8>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_9>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_10>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_11>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_12>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_13>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_14>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_15>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_16>.
	Found 3-bit shift register for signal <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/invert0_43b4145ab6/mux/pipe_16_22_1_17>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_17>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_16>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_15>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_14>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_13>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_12>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_11>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_10>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_9>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <fft_stage_8_8a393a85bf/delay0_1fd45e7c06/del1/op_mem_20_24_1_0>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_0>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_1>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_2>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_3>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_4>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_5>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_6>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_7>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_8>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_9>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_10>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_11>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_12>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_13>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_14>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_15>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_16>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_17>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_18>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_19>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_20>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_21>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_22>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_23>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_24>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_25>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_26>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_27>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_28>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_29>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_30>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_31>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_32>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_33>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_34>.
	Found 19-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_convert_b3b62ba4eb/dmisc/op_mem_20_24_1_35>.
	Found 24-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/delay0/op_mem_20_24_5>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_37>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_38>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_39>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_40>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_41>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_42>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_43>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_44>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_45>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_46>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_47>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_48>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_49>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_50>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_51>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_52>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_53>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_54>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_55>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_56>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_57>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_58>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_59>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_60>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_61>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_62>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_63>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_64>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_65>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_66>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_67>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_68>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_69>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_70>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_71>.
	Found 10-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/delay1/op_mem_20_24_1_72>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_17>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_16>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_15>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_14>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_13>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_12>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_11>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_10>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_9>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_8>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_7>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_6>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_5>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_4>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_3>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_2>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_1>.
	Found 2-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert1_44684e56df/mux/pipe_16_22_0_0>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_0>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_1>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_2>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_3>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_4>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_5>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_6>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_7>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_8>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_9>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_10>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_11>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_12>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_13>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_14>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_15>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_16>.
	Found 3-bit shift register for signal <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/invert0_3e20065795/mux/pipe_16_22_1_17>.
Unit <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13233
 Flip-Flops                                            : 13233
# Shift Registers                                      : 2270
 10-bit shift register                                 : 108
 12-bit shift register                                 : 36
 14-bit shift register                                 : 144
 16-bit shift register                                 : 2
 18-bit shift register                                 : 144
 19-bit shift register                                 : 36
 2-bit shift register                                  : 597
 20-bit shift register                                 : 72
 22-bit shift register                                 : 36
 24-bit shift register                                 : 4
 26-bit shift register                                 : 1
 28-bit shift register                                 : 3
 3-bit shift register                                  : 400
 4-bit shift register                                  : 304
 5-bit shift register                                  : 79
 512-bit shift register                                : 192
 6-bit shift register                                  : 38
 7-bit shift register                                  : 36
 8-bit shift register                                  : 1
 9-bit shift register                                  : 37

=========================================================================
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert0_e6c9e0ce03/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/bus_mult_4a065d1b70/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert1_fb6c3ca57d/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/add_convert0_80bdc82036/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/bus_mult_34bc85c095/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert1_add300a92e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/add_convert0_f2c6707f4c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/bus_mult_d551f7be17/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert1_49975de6d6/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/add_convert0_742c33e486/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/bus_mult_5b1cfb9b66/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/add_convert1_063cf31348/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ia_ab92225e81/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ib_9bb0982c64/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qa_3ef6b29008/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qb_3eaeb56900/adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[41].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[38].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[37].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/cmult_b68cdf138f/b_replicate_cc0fd6c9ed/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[36].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[49].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[48].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift0_6ed64f8cf1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift1_70e03633f9/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift5_1b56a310b6/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift4_0fd9365198/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift3_6928de46ec/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dds_shift2_4845de00b1/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <accum_snap_c908e90a25/bram_14100e7e22/calc_add_bd3853bc75/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_snap_7e674f563c/bram_e0a701a102/calc_add_ac7ea3e703/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_snap_6f40b6873d/bram_5262375502/calc_add_5ee8849f3b/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixerout_23b917c6c1/bram_c760f89928/calc_add_9798cbd3b9/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rawfftbin_13c7b5a3c5/bram_1b0b279e9d/calc_add_8ce6919fed/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[51].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[50].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/bus_mult_2738727d56/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert1_327068453e/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_4_17fc9ab803/butterfly_direct_fcc8f19a98/twiddle_97adb67e05/coeff_gen_cb4ca3b38d/cosin_44b56340f4/add_convert0_47713e93dd/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/bus_mult_f2cdc137bb/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert1_73affe343c/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/add_convert0_f0699125c8/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/bus_mult_4d71fdb6ac/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay21/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay20/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <blast_0209_dds305_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/bus_mult_99e641fc1a/mult1_940b1da532/addsub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert1_32af6ac1fb/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_stage_3_0af81251ad/butterfly_direct_575bbeba13/twiddle_ae5fcdd7de/coeff_gen_95510c8444/cosin_ff94cb6096/add_convert0_5c4dc4f778/addsub5/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : blast_0209_dds305_cw.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5112
#      GND                         : 82
#      INV                         : 84
#      LUT1                        : 156
#      LUT2                        : 132
#      LUT3                        : 2503
#      LUT4                        : 471
#      LUT5                        : 559
#      LUT6                        : 322
#      MUXCY                       : 363
#      VCC                         : 74
#      XORCY                       : 366
# FlipFlops/Latches                : 15650
#      FD                          : 276
#      FDE                         : 14746
#      FDRE                        : 574
#      FDSE                        : 54
# RAMS                             : 147
#      RAM32X1D                    : 72
#      RAMB18E1                    : 68
#      RAMB36E1                    : 7
# Shift Registers                  : 6018
#      SRL16E                      : 868
#      SRLC16E                     : 1782
#      SRLC32E                     : 3368
# DSPs                             : 68
#      DSP48E1                     : 68

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:           15650  out of  595200     2%  
 Number of Slice LUTs:                10389  out of  297600     3%  
    Number used as Logic:              4227  out of  297600     1%  
    Number used as Memory:             6162  out of  122240     5%  
       Number used as RAM:              144
       Number used as SRL:             6018

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  19141
   Number with an unused Flip Flop:    3491  out of  19141    18%  
   Number with an unused LUT:          8752  out of  19141    45%  
   Number of fully used LUT-FF pairs:  6898  out of  19141    36%  
   Number of unique control sets:        55

IO Utilization: 
 Number of IOs:                        2508
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               41  out of   1064     3%  
    Number using Block RAM only:         41
 Number of DSP48E1s:                     68  out of   2016     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                        | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | NONE(default_clock_driver_blast_0209_dds305_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp)| 25284 |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                          | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
blast_0209_dds305_x0/counter2/core_ce(blast_0209_dds305_x0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                    | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap6_e6bf5827c7/delay_bram_81d594f247/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 36    |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_1_78d32969e0/delay1_823c0a98b4/rep_we_d654f5a305/din0_0/op_mem_20_24_0(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_1_78d32969e0/delay1_823c0a98b4/rep_we_d654f5a305/din0_0/op_mem_20_24_0:Q)                                                                                                                   | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_6_e9d7569f38/delay0_c37097b93b/bram0/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 24    |
blast_0209_dds305_x0/blast_0209_dds305_rawfftbin_status_user_data_in(19)(blast_0209_dds305_x0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                 | NONE(blast_0209_dds305_x0/dds_shift3_6928de46ec/dual_port_ram/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)                                                                                                                                 | 10    |
blast_0209_dds305_x0/delay91/op_mem_20_24_3(blast_0209_dds305_x0/delay91/op_mem_20_24_3:Q)                                                                                                                                                                                                                                                                                                                                                               | NONE(blast_0209_dds305_x0/single_port_ram1/comp10.core_instance10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                                                         | 8     |
blast_0209_dds305_x0/single_port_ram1/comp10.core_instance10/N1(blast_0209_dds305_x0/single_port_ram1/comp10.core_instance10/XST_GND:G)                                                                                                                                                                                                                                                                                                                  | NONE(blast_0209_dds305_x0/single_port_ram1/comp10.core_instance10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                                                         | 8     |
blast_0209_dds305_x0/dual_port_ram4/comp4.core_instance4/N1(blast_0209_dds305_x0/dual_port_ram4/comp4.core_instance4/XST_GND:G)                                                                                                                                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/dual_port_ram4/comp4.core_instance4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 4     |
blast_0209_dds305_x0/dual_port_ram5/comp4.core_instance4/N1(blast_0209_dds305_x0/dual_port_ram5/comp4.core_instance4/XST_GND:G)                                                                                                                                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/dual_port_ram5/comp4.core_instance4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 4     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/rom/comp0.core_instance0/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/rom/comp0.core_instance0/XST_GND:G)| NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_5_a6b30fa038/butterfly_direct_14c976f46c/twiddle_be541281bb/coeff_gen_84e6e74f3d/cosin_e4b1c02094/rom/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 4     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/rom/comp1.core_instance1/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/rom/comp1.core_instance1/XST_GND:G)| NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_6_e9d7569f38/butterfly_direct_10b466e99f/twiddle_910482d041/coeff_gen_27320ee008/cosin_7f7a290170/rom/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 4     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/rom/comp2.core_instance2/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/rom/comp2.core_instance2/XST_GND:G)| NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_7_db28b77198/butterfly_direct_14168ecef8/twiddle_f49445a934/coeff_gen_7221d7d8bf/cosin_71cfdc8b5a/rom/comp2.core_instance2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 4     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/rom/comp3.core_instance3/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/rom/comp3.core_instance3/XST_GND:G)| NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_8_8a393a85bf/butterfly_direct_8b4aa7551b/twiddle_04eb971662/coeff_gen_ec7f4bebaa/cosin_faeb28dcfe/rom/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 4     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/rom/comp4.core_instance4/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/rom/comp4.core_instance4/XST_GND:G)| NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_9_87ee71c641/butterfly_direct_c2a5b3cff6/twiddle_a18327ab08/coeff_gen_71dc1950b7/cosin_08df1f9618/rom/comp4.core_instance4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 4     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/map1/comp6.core_instance6/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/map1/comp6.core_instance6/XST_GND:G)                                                                                                                                                      | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/map1/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                           | 4     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/map1/comp5.core_instance5/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/map1/comp5.core_instance5/XST_GND:G)                                                                                                                                                        | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/map1/comp5.core_instance5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                            | 4     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/reference_values/comp7.core_instance7/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/reference_values/comp7.core_instance7/XST_GND:G)                                                            | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_direct_b64ac9e887/butterfly0_0_a453e08331/twiddle_bf87daf796/coeff_gen_2e10b7d4ca/feedback_osc_46921ef314/reference_values/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                              | 4     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/map_mod/comp8.core_instance8/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/map_mod/comp8.core_instance8/XST_GND:G)                                                                                                                                                                                                              | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/map_mod/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                       | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom1/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom1/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom1/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                        | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom2/comp10.core_instance10/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom2/comp10.core_instance10/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom2/comp10.core_instance10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom3/comp11.core_instance11/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom3/comp11.core_instance11/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom3/comp11.core_instance11/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom4/comp12.core_instance12/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom4/comp12.core_instance12/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom4/comp12.core_instance12/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom5/comp13.core_instance13/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom5/comp13.core_instance13/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom5/comp13.core_instance13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom6/comp14.core_instance14/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom6/comp14.core_instance14/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom6/comp14.core_instance14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom7/comp15.core_instance15/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom7/comp15.core_instance15/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom7/comp15.core_instance15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom8/comp16.core_instance16/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom8/comp16.core_instance16/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_coeffs_66e86f0cb5/rom8/comp16.core_instance16/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom1/comp17.core_instance17/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom1/comp17.core_instance17/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom1/comp17.core_instance17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom2/comp18.core_instance18/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom2/comp18.core_instance18/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom2/comp18.core_instance18/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom3/comp19.core_instance19/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom3/comp19.core_instance19/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom3/comp19.core_instance19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom4/comp20.core_instance20/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom4/comp20.core_instance20/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom4/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom5/comp21.core_instance21/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom5/comp21.core_instance21/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom5/comp21.core_instance21/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom6/comp22.core_instance22/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom6/comp22.core_instance22/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom6/comp22.core_instance22/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom7/comp23.core_instance23/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom7/comp23.core_instance23/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom7/comp23.core_instance23/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom8/comp24.core_instance24/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom8/comp24.core_instance24/XST_GND:G)                                                                                                                                                                                                                                            | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_coeffs_a55017a1cc/rom8/comp24.core_instance24/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                      | 4     |
blast_0209_dds305_x0/dds_shift0_6ed64f8cf1/dual_port_ram/comp0.core_instance0/N1(blast_0209_dds305_x0/dds_shift0_6ed64f8cf1/dual_port_ram/comp0.core_instance0/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/dds_shift0_6ed64f8cf1/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                 | 2     |
blast_0209_dds305_x0/dds_shift1_70e03633f9/dual_port_ram/comp0.core_instance0/N1(blast_0209_dds305_x0/dds_shift1_70e03633f9/dual_port_ram/comp0.core_instance0/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/dds_shift1_70e03633f9/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                 | 2     |
blast_0209_dds305_x0/dds_shift2_4845de00b1/dual_port_ram/comp1.core_instance1/N1(blast_0209_dds305_x0/dds_shift2_4845de00b1/dual_port_ram/comp1.core_instance1/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/dds_shift2_4845de00b1/dual_port_ram/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)                                                                                                                                 | 2     |
blast_0209_dds305_x0/dds_shift3_6928de46ec/dual_port_ram/comp1.core_instance1/N1(blast_0209_dds305_x0/dds_shift3_6928de46ec/dual_port_ram/comp1.core_instance1/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/dds_shift3_6928de46ec/dual_port_ram/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)                                                                                                                                 | 2     |
blast_0209_dds305_x0/dds_shift4_0fd9365198/dual_port_ram/comp1.core_instance1/N1(blast_0209_dds305_x0/dds_shift4_0fd9365198/dual_port_ram/comp1.core_instance1/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/dds_shift4_0fd9365198/dual_port_ram/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)                                                                                                                                 | 2     |
blast_0209_dds305_x0/dds_shift5_1b56a310b6/dual_port_ram/comp1.core_instance1/N1(blast_0209_dds305_x0/dds_shift5_1b56a310b6/dual_port_ram/comp1.core_instance1/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/dds_shift5_1b56a310b6/dual_port_ram/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)                                                                                                                                 | 2     |
blast_0209_dds305_x0/dual_port_ram3/comp3.core_instance3/N1(blast_0209_dds305_x0/dual_port_ram3/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/dual_port_ram3/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)                                                                                                                                                      | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_1_78d32969e0/delay0_4e9c813227/bram0/comp1.core_instance1/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_1_78d32969e0/delay0_4e9c813227/bram0/comp1.core_instance1/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_1_78d32969e0/delay0_4e9c813227/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_1_78d32969e0/delay1_823c0a98b4/bram0/comp1.core_instance1/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_1_78d32969e0/delay1_823c0a98b4/bram0/comp1.core_instance1/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_1_78d32969e0/delay1_823c0a98b4/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_2_d4ca9e250d/delay0_f330dd7374/bram0/comp2.core_instance2/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_2_d4ca9e250d/delay0_f330dd7374/bram0/comp2.core_instance2/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_2_d4ca9e250d/delay0_f330dd7374/bram0/comp2.core_instance2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_2_d4ca9e250d/delay1_4fa3926e65/bram0/comp2.core_instance2/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_2_d4ca9e250d/delay1_4fa3926e65/bram0/comp2.core_instance2/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_2_d4ca9e250d/delay1_4fa3926e65/bram0/comp2.core_instance2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_3_0af81251ad/delay0_3ad8ac2405/bram0/comp3.core_instance3/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_3_0af81251ad/delay0_3ad8ac2405/bram0/comp3.core_instance3/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_3_0af81251ad/delay0_3ad8ac2405/bram0/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_3_0af81251ad/delay1_74c9a70750/bram0/comp3.core_instance3/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_3_0af81251ad/delay1_74c9a70750/bram0/comp3.core_instance3/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_3_0af81251ad/delay1_74c9a70750/bram0/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_4_17fc9ab803/delay0_85e00c3ec3/bram0/comp4.core_instance4/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_4_17fc9ab803/delay0_85e00c3ec3/bram0/comp4.core_instance4/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_4_17fc9ab803/delay0_85e00c3ec3/bram0/comp4.core_instance4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_4_17fc9ab803/delay1_f201560b1b/bram0/comp4.core_instance4/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_4_17fc9ab803/delay1_f201560b1b/bram0/comp4.core_instance4/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_4_17fc9ab803/delay1_f201560b1b/bram0/comp4.core_instance4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_5_a6b30fa038/delay0_4feadad951/bram0/comp5.core_instance5/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_5_a6b30fa038/delay0_4feadad951/bram0/comp5.core_instance5/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_5_a6b30fa038/delay0_4feadad951/bram0/comp5.core_instance5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_5_a6b30fa038/delay1_f4e539e1ff/bram0/comp5.core_instance5/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_5_a6b30fa038/delay1_f4e539e1ff/bram0/comp5.core_instance5/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_5_a6b30fa038/delay1_f4e539e1ff/bram0/comp5.core_instance5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_6_e9d7569f38/delay0_c37097b93b/bram0/comp6.core_instance6/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_6_e9d7569f38/delay0_c37097b93b/bram0/comp6.core_instance6/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_6_e9d7569f38/delay0_c37097b93b/bram0/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_6_e9d7569f38/delay1_7baa22a745/bram0/comp6.core_instance6/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_6_e9d7569f38/delay1_7baa22a745/bram0/comp6.core_instance6/XST_GND:G)                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_core_4bbde9492a/fft_stage_6_e9d7569f38/delay1_7baa22a745/bram0/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                 | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/buf0/comp7.core_instance7/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/buf0/comp7.core_instance7/XST_GND:G)                                                                                                                                                      | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/buf0/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                           | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_we2_q_net_x1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/delay_we2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2:Q)                                                                                                          | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder1_6492d761f1/buf0/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                           | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/buf0/comp7.core_instance7/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/buf0/comp7.core_instance7/XST_GND:G)                                                                                                                                                        | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/buf0/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                            | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_we2_q_net_x1(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/delay_we2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2:Q)                                                                                                            | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_biplex_6ab2ff18f4/biplex_cplx_unscrambler_8d6d8a1079/reorder_ea70b7f1b6/buf0/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                            | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/buf0_86461d58d5/bram0/comp8.core_instance8/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/buf0_86461d58d5/bram0/comp8.core_instance8/XST_GND:G)                                                                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/buf0_86461d58d5/bram0/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                         | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/buf1_39b3d3017b/bram0/comp8.core_instance8/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/buf1_39b3d3017b/bram0/comp8.core_instance8/XST_GND:G)                                                                                                                                                                                  | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/buf1_39b3d3017b/bram0/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                         | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/bram0/comp2.core_instance2/N1(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/bram0/comp2.core_instance2/XST_GND:G)                                                                                                                                                                    | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/current_map_93185f7f48/bram0/comp2.core_instance2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                           | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/we_replicate_93fd6810b1/din0_0_q_net_x0(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/we_replicate_93fd6810b1/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2:Q)                                                                                                                              | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/buf0_86461d58d5/bram0/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                         | 2     |
blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/we_replicate_93fd6810b1/din0_1_q_net_x0(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/we_replicate_93fd6810b1/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2:Q)                                                                                                                              | NONE(blast_0209_dds305_x0/fft_7b95c97a50/fft_unscrambler_6d96c4874c/reorder_dc62965e8e/buf1_39b3d3017b/bram0/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                         | 2     |
blast_0209_dds305_x0/ia_ab92225e81/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/N1(blast_0209_dds305_x0/ia_ab92225e81/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/XST_GND:G)                                                                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/ia_ab92225e81/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                        | 2     |
blast_0209_dds305_x0/ib_9bb0982c64/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/N1(blast_0209_dds305_x0/ib_9bb0982c64/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/XST_GND:G)                                                                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/ib_9bb0982c64/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                        | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_first_tap_cb5a0fcb1d/delay_bram_7bcb3fe81a/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_first_tap_cb5a0fcb1d/delay_bram_7bcb3fe81a/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_first_tap_cb5a0fcb1d/delay_bram_7bcb3fe81a/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap2_7c31495a31/delay_bram_a190918374/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap2_7c31495a31/delay_bram_a190918374/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap2_7c31495a31/delay_bram_a190918374/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap3_5e850f1895/delay_bram_01c437206e/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap3_5e850f1895/delay_bram_01c437206e/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap3_5e850f1895/delay_bram_01c437206e/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap4_9378d99f25/delay_bram_5563c30b9f/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap4_9378d99f25/delay_bram_5563c30b9f/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap4_9378d99f25/delay_bram_5563c30b9f/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap5_92949d4b5f/delay_bram_c323fd17b4/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap5_92949d4b5f/delay_bram_c323fd17b4/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap5_92949d4b5f/delay_bram_c323fd17b4/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap6_e6bf5827c7/delay_bram_81d594f247/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap6_e6bf5827c7/delay_bram_81d594f247/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap6_e6bf5827c7/delay_bram_81d594f247/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap7_e8914d71ea/delay_bram_a1d4d68d2d/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap7_e8914d71ea/delay_bram_a1d4d68d2d/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in1_tap7_e8914d71ea/delay_bram_a1d4d68d2d/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_first_tap_5554b47ee6/delay_bram_7bcb3fe81a/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_first_tap_5554b47ee6/delay_bram_7bcb3fe81a/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_first_tap_5554b47ee6/delay_bram_7bcb3fe81a/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap2_1c92022837/delay_bram_a190918374/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap2_1c92022837/delay_bram_a190918374/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap2_1c92022837/delay_bram_a190918374/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap3_d434798a5d/delay_bram_01c437206e/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap3_d434798a5d/delay_bram_01c437206e/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap3_d434798a5d/delay_bram_01c437206e/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap4_0fb19fc474/delay_bram_5563c30b9f/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap4_0fb19fc474/delay_bram_5563c30b9f/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap4_0fb19fc474/delay_bram_5563c30b9f/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap5_a9e1cf4649/delay_bram_c323fd17b4/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap5_a9e1cf4649/delay_bram_c323fd17b4/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap5_a9e1cf4649/delay_bram_c323fd17b4/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap6_ea498c1624/delay_bram_81d594f247/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap6_ea498c1624/delay_bram_81d594f247/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap6_ea498c1624/delay_bram_81d594f247/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap7_463b93c0b4/delay_bram_a1d4d68d2d/ram/comp9.core_instance9/N1(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap7_463b93c0b4/delay_bram_a1d4d68d2d/ram/comp9.core_instance9/XST_GND:G)                                                                                                                                                                                                          | NONE(blast_0209_dds305_x0/pfb_fir2_d668b6f268/pol1_in2_tap7_463b93c0b4/delay_bram_a1d4d68d2d/ram/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                     | 2     |
blast_0209_dds305_x0/qa_3ef6b29008/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/N1(blast_0209_dds305_x0/qa_3ef6b29008/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/XST_GND:G)                                                                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/qa_3ef6b29008/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                        | 2     |
blast_0209_dds305_x0/qb_3eaeb56900/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/N1(blast_0209_dds305_x0/qb_3eaeb56900/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/XST_GND:G)                                                                                                                                                                                                                                                | NONE(blast_0209_dds305_x0/qb_3eaeb56900/delay_bram_b9a19993ed/single_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                        | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.717ns (Maximum Frequency: 269.058MHz)
   Minimum input arrival time before clock: 2.462ns
   Maximum output required time after clock: 1.070ns
   Maximum combinational path delay: 0.086ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.717ns (frequency: 269.058MHz)
  Total number of paths / destination ports: 274839 / 35187
-------------------------------------------------------------------------
Delay:               3.717ns (Levels of Logic = 35)
  Source:            blast_0209_dds305_x0/qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_0 (FF)
  Destination:       blast_0209_dds305_x0/ia_ab92225e81/adder/op_mem_91_20_0_30 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: blast_0209_dds305_x0/qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_0 to blast_0209_dds305_x0/ia_ab92225e81/adder/op_mem_91_20_0_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.375   0.781  qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_0 (qb_3eaeb56900/pulse_ext_db3ef11f2b/counter3/count_reg_20_23_0)
     LUT5:I0->O          118   0.068   0.588  ia_ab92225e81/relational5_op_net_x0_SW0 (N10)
     LUT6:I5->O            1   0.068   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_lut(0) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_lut(0))
     MUXCY:S->O            1   0.290   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(0) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(0))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(1) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(1))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(2) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(2))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(3) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(3))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(4) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(4))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(5) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(5))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(6) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(6))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(7) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(7))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(8) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(8))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(9) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(9))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(10) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(10))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(11) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(11))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(12) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(12))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(13) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(13))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(14) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(14))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(15) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(15))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(16) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(16))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(17) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(17))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(18) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(18))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(19) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(19))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(20) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(20))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(21) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(21))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(22) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(22))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(23) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(23))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(24) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(24))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(25) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(25))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(26) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(26))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(27) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(27))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(28) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(28))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(29) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(29))
     MUXCY:CI->O           1   0.020   0.000  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(30) (ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_cy(30))
     XORCY:CI->O          31   0.239   0.643  ia_ab92225e81/adder/Madd_internal_s_69_5_addsub_xor(31) (ia_ab92225e81/adder/internal_s_69_5_addsub(31))
     LUT3:I1->O            1   0.068   0.000  ia_ab92225e81/adder/op_mem_91_20_0_30_rstpot (ia_ab92225e81/adder/op_mem_91_20_0_30_rstpot)
     FD:D                      0.011          ia_ab92225e81/adder/op_mem_91_20_0_30
    ----------------------------------------
    Total                      3.717ns (1.704ns logic, 2.013ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1429 / 522
-------------------------------------------------------------------------
Offset:              2.462ns (Levels of Logic = 14)
  Source:            blast_0209_dds305_sync_accum_len_user_data_out(2) (PAD)
  Destination:       sec_inst (FF)
  Destination Clock: clk rising

  Data Path: blast_0209_dds305_sync_accum_len_user_data_out(2) to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'blast_0209_dds305_x0:blast_0209_dds305_sync_accum_len_user_data_out(2)'
     LUT6:I0->O            1   0.068   0.000  sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_lut(0) (sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_lut(0))
     MUXCY:S->O            1   0.290   0.000  sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(0) (sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(0))
     MUXCY:CI->O           1   0.020   0.000  sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(1) (sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(1))
     MUXCY:CI->O           1   0.020   0.000  sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(2) (sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(2))
     MUXCY:CI->O           1   0.020   0.000  sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(3) (sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(3))
     MUXCY:CI->O           1   0.020   0.000  sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(4) (sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(4))
     MUXCY:CI->O           1   0.020   0.000  sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(5) (sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(5))
     MUXCY:CI->O           1   0.020   0.000  sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(6) (sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(6))
     MUXCY:CI->O           1   0.020   0.000  sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(7) (sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(7))
     MUXCY:CI->O           1   0.020   0.000  sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(8) (sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(8))
     MUXCY:CI->O           2   0.099   0.423  sync_c3f2a66b6a/relational4/Mcompar_result_12_3_rel_cy(9) (relational4_op_net_x0)
     LUT3:I2->O           24   0.068   0.545  sync_c3f2a66b6a/logical/fully_2_1_bit1 (sync_c3f2a66b6a/accum_counter1/core_sinit)
     begin scope: 'blast_0209_dds305_x0/sync_c3f2a66b6a/accum_counter1/comp27.core_instance27:sinit'
     begin scope: 'blast_0209_dds305_x0/sync_c3f2a66b6a/accum_counter1/comp27.core_instance27/blk00000001:SINIT'
     SEC:in                    0.434          sec_inst
    ----------------------------------------
    Total                      2.462ns (1.494ns logic, 0.968ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 725 / 709
-------------------------------------------------------------------------
Offset:              1.070ns (Levels of Logic = 2)
  Source:            blast_0209_dds305_x0/delay70/op_mem_20_24_0 (FF)
  Destination:       blast_0209_dds305_one_gbe_app_tx_data(7) (PAD)
  Source Clock:      clk rising

  Data Path: blast_0209_dds305_x0/delay70/op_mem_20_24_0 to blast_0209_dds305_one_gbe_app_tx_data(7)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.375   0.627  delay70/op_mem_20_24_0 (delay70/op_mem_20_24_0)
     LUT3:I0->O            0   0.068   0.000  mux4/Mmux_unregy_join_6_181 (blast_0209_dds305_one_gbe_app_tx_data(7))
     end scope: 'blast_0209_dds305_x0:blast_0209_dds305_one_gbe_app_tx_data(7)'
    ----------------------------------------
    Total                      1.070ns (0.443ns logic, 0.627ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Delay:               0.086ns (Levels of Logic = 2)
  Source:            blast_0209_dds305_dac_reset_user_data_out(0) (PAD)
  Destination:       blast_0209_dds305_dac_mkid1_not_reset (PAD)

  Data Path: blast_0209_dds305_dac_reset_user_data_out(0) to blast_0209_dds305_dac_mkid1_not_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'blast_0209_dds305_x0:blast_0209_dds305_dac_reset_user_data_out(0)'
     INV:I->O              0   0.086   0.000  dac_mkid1_70d3ed7c4a/inverter/internal_ip_12_1_bitnot1_INV_0 (blast_0209_dds305_dac_mkid1_not_reset)
     end scope: 'blast_0209_dds305_x0:blast_0209_dds305_dac_mkid1_not_reset'
    ----------------------------------------
    Total                      0.086ns (0.086ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.717|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 200.00 secs
Total CPU time to Xst completion: 197.43 secs
 
--> 


Total memory usage is 900148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 7145 (   0 filtered)
Number of infos    :  533 (   0 filtered)

