#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 13 15:59:22 2020
# Process ID: 12355
# Current directory: /home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.runs/synth_1
# Command line: vivado -log interfaz_ps2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source interfaz_ps2.tcl
# Log file: /home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.runs/synth_1/interfaz_ps2.vds
# Journal file: /home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source interfaz_ps2.tcl -notrace
Command: synth_design -top interfaz_ps2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.645 ; gain = 0.000 ; free physical = 1982 ; free virtual = 6944
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'interfaz_ps2' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:46]
INFO: [Synth 8-3491] module 'Maquina_estados' declared at '/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd:34' bound to instance 'inst_maquina_estados' of component 'Maquina_estados' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Maquina_estados' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Maquina_estados' (1#1) [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd:49]
INFO: [Synth 8-3491] module 'Unidad_Operativa' declared at '/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:34' bound to instance 'inst_unidad_operativa' of component 'Unidad_Operativa' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Unidad_Operativa' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:51]
INFO: [Synth 8-3491] module 'detector_flancos' declared at '/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:34' bound to instance 'inst_detector_flancos' of component 'detector_flancos' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:113]
INFO: [Synth 8-638] synthesizing module 'detector_flancos' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'detector_flancos' (2#1) [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:42]
INFO: [Synth 8-3491] module 'reg_desplazamiento' declared at '/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:34' bound to instance 'inst_reg_desplaza' of component 'reg_desplazamiento' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:119]
INFO: [Synth 8-638] synthesizing module 'reg_desplazamiento' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:45]
WARNING: [Synth 8-614] signal 't_q_shift' is read in the process but is not in the sensitivity list [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'reg_desplazamiento' (3#1) [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:45]
INFO: [Synth 8-3491] module 'contador_estados' declared at '/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/contador.vhd:34' bound to instance 'inst_contador_estados' of component 'contador_estados' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:129]
INFO: [Synth 8-638] synthesizing module 'contador_estados' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/contador.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element tc_reg was removed.  [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/contador.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'contador_estados' (4#1) [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/contador.vhd:44]
INFO: [Synth 8-3491] module 'Reg' declared at '/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Reg.vhd:34' bound to instance 'inst_reg' of component 'Reg' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Reg' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (5#1) [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_parity' declared at '/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Reg_parity.vhd:34' bound to instance 'inst_reg_parity' of component 'Reg_parity' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:151]
INFO: [Synth 8-638] synthesizing module 'Reg_parity' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Reg_parity.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_parity' (6#1) [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Reg_parity.vhd:42]
INFO: [Synth 8-3491] module 'Detector_paridad' declared at '/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:34' bound to instance 'inst_detector_paridad' of component 'Detector_paridad' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Detector_paridad' [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Detector_paridad' (7#1) [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Unidad_Operativa' (8#1) [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:51]
WARNING: [Synth 8-3848] Net txd_data_valid_reg in module/entity interfaz_ps2 does not have driver. [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'interfaz_ps2' (9#1) [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:46]
WARNING: [Synth 8-3331] design interfaz_ps2 has unconnected port txd_data_valid_reg
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1390.508 ; gain = 3.863 ; free physical = 1979 ; free virtual = 6941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1390.508 ; gain = 3.863 ; free physical = 1979 ; free virtual = 6942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1390.508 ; gain = 3.863 ; free physical = 1979 ; free virtual = 6942
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/interfaz_ps2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/interfaz_ps2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.391 ; gain = 0.000 ; free physical = 1715 ; free virtual = 6678
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.391 ; gain = 0.000 ; free physical = 1716 ; free virtual = 6679
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.391 ; gain = 0.000 ; free physical = 1716 ; free virtual = 6679
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.391 ; gain = 0.000 ; free physical = 1716 ; free virtual = 6679
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1796 ; free virtual = 6759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1796 ; free virtual = 6759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1798 ; free virtual = 6761
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_estado" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1788 ; free virtual = 6752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Maquina_estados 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module detector_flancos 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_desplazamiento 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module contador_estados 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Reg_parity 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Detector_paridad 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design interfaz_ps2 has unconnected port txd_data_valid_reg
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1775 ; free virtual = 6742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1650 ; free virtual = 6617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1648 ; free virtual = 6615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1648 ; free virtual = 6614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1651 ; free virtual = 6618
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1651 ; free virtual = 6618
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1651 ; free virtual = 6618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1651 ; free virtual = 6618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1651 ; free virtual = 6618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1651 ; free virtual = 6618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |     2|
|4     |LUT4  |     6|
|5     |LUT5  |     2|
|6     |LUT6  |     7|
|7     |FDCE  |    14|
|8     |FDRE  |    15|
|9     |IBUF  |     4|
|10    |OBUF  |    11|
|11    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+--------------------------+-------------------+------+
|      |Instance                  |Module             |Cells |
+------+--------------------------+-------------------+------+
|1     |top                       |                   |    65|
|2     |  inst_maquina_estados    |Maquina_estados    |     8|
|3     |  inst_unidad_operativa   |Unidad_Operativa   |    40|
|4     |    inst_contador_estados |contador_estados   |    13|
|5     |    inst_detector_flancos |detector_flancos   |     3|
|6     |    inst_detector_paridad |Detector_paridad   |     5|
|7     |    inst_reg              |Reg                |     8|
|8     |    inst_reg_desplaza     |reg_desplazamiento |    10|
|9     |    inst_reg_parity       |Reg_parity         |     1|
+------+--------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1651 ; free virtual = 6618
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1753.391 ; gain = 3.863 ; free physical = 1706 ; free virtual = 6673
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.391 ; gain = 366.746 ; free physical = 1706 ; free virtual = 6673
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.391 ; gain = 0.000 ; free physical = 1646 ; free virtual = 6613
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.391 ; gain = 366.883 ; free physical = 1700 ; free virtual = 6667
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.391 ; gain = 0.000 ; free physical = 1700 ; free virtual = 6667
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/diego/Escritorio/CEP/Practica2Pruebas/PS2/PS2.runs/synth_1/interfaz_ps2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file interfaz_ps2_utilization_synth.rpt -pb interfaz_ps2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 15:59:44 2020...
