// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _aqed_top_HH_
#define _aqed_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "workload.h"
#include "aqed_in.h"
#include "aqed_out.h"
#include "aqed_top_bmc_in.h"

namespace ap_rtl {

struct aqed_top : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<20> > agg_result;
    sc_in< sc_lv<1> > orig_V;
    sc_in< sc_lv<1> > dup_V;
    sc_in< sc_lv<8> > orig_idx;
    sc_in< sc_lv<8> > dup_idx;


    // Module declarations
    aqed_top(sc_module_name name);
    SC_HAS_PROCESS(aqed_top);

    ~aqed_top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    aqed_top_bmc_in* bmc_in_U;
    workload* grp_workload_fu_119;
    aqed_in* grp_aqed_in_fu_130;
    aqed_out* grp_aqed_out_fu_169;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > idx_ct_V;
    sc_signal< sc_lv<1> > state_orig_issued_V;
    sc_signal< sc_lv<1> > state_dup_issued_V;
    sc_signal< sc_lv<16> > state_orig_in_V;
    sc_signal< sc_lv<2> > state_orig_idx_V;
    sc_signal< sc_lv<16> > state_dup_in_V;
    sc_signal< sc_lv<2> > state_dup_idx_V;
    sc_signal< sc_lv<8> > state_dup_val_V_0;
    sc_signal< sc_lv<8> > state_dup_val_V_1;
    sc_signal< sc_lv<4> > bmc_in_address0;
    sc_signal< sc_logic > bmc_in_ce0;
    sc_signal< sc_logic > bmc_in_we0;
    sc_signal< sc_lv<8> > bmc_in_q0;
    sc_signal< sc_lv<4> > bmc_in_address1;
    sc_signal< sc_logic > bmc_in_ce1;
    sc_signal< sc_lv<8> > bmc_in_q1;
    sc_signal< sc_lv<1> > state_orig_done_V;
    sc_signal< sc_lv<4> > ret_V_fu_204_p3;
    sc_signal< sc_lv<4> > ret_V_reg_284;
    sc_signal< sc_lv<1> > o2_qed_done_V_reg_291;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_aqed_out_fu_169_ap_ready;
    sc_signal< sc_logic > grp_aqed_out_fu_169_ap_done;
    sc_signal< sc_lv<1> > o2_qed_check_V_reg_296;
    sc_signal< sc_logic > grp_workload_fu_119_ap_start;
    sc_signal< sc_logic > grp_workload_fu_119_ap_done;
    sc_signal< sc_logic > grp_workload_fu_119_ap_idle;
    sc_signal< sc_logic > grp_workload_fu_119_ap_ready;
    sc_signal< sc_lv<4> > grp_workload_fu_119_data_address0;
    sc_signal< sc_logic > grp_workload_fu_119_data_ce0;
    sc_signal< sc_logic > grp_workload_fu_119_data_we0;
    sc_signal< sc_lv<8> > grp_workload_fu_119_data_d0;
    sc_signal< sc_logic > grp_aqed_in_fu_130_ap_start;
    sc_signal< sc_logic > grp_aqed_in_fu_130_ap_done;
    sc_signal< sc_logic > grp_aqed_in_fu_130_ap_idle;
    sc_signal< sc_logic > grp_aqed_in_fu_130_ap_ready;
    sc_signal< sc_lv<4> > grp_aqed_in_fu_130_bmc_in_address0;
    sc_signal< sc_logic > grp_aqed_in_fu_130_bmc_in_ce0;
    sc_signal< sc_lv<4> > grp_aqed_in_fu_130_bmc_in_address1;
    sc_signal< sc_logic > grp_aqed_in_fu_130_bmc_in_ce1;
    sc_signal< sc_lv<1> > grp_aqed_in_fu_130_state_orig_issued_V_o;
    sc_signal< sc_logic > grp_aqed_in_fu_130_state_orig_issued_V_o_ap_vld;
    sc_signal< sc_lv<1> > grp_aqed_in_fu_130_state_dup_issued_V_o;
    sc_signal< sc_logic > grp_aqed_in_fu_130_state_dup_issued_V_o_ap_vld;
    sc_signal< sc_lv<16> > grp_aqed_in_fu_130_state_orig_in_V;
    sc_signal< sc_logic > grp_aqed_in_fu_130_state_orig_in_V_ap_vld;
    sc_signal< sc_lv<2> > grp_aqed_in_fu_130_state_orig_idx_V;
    sc_signal< sc_logic > grp_aqed_in_fu_130_state_orig_idx_V_ap_vld;
    sc_signal< sc_lv<16> > grp_aqed_in_fu_130_state_dup_in_V;
    sc_signal< sc_logic > grp_aqed_in_fu_130_state_dup_in_V_ap_vld;
    sc_signal< sc_lv<2> > grp_aqed_in_fu_130_state_dup_idx_V;
    sc_signal< sc_logic > grp_aqed_in_fu_130_state_dup_idx_V_ap_vld;
    sc_signal< sc_lv<8> > grp_aqed_in_fu_130_state_dup_val_V_0;
    sc_signal< sc_logic > grp_aqed_in_fu_130_state_dup_val_V_0_ap_vld;
    sc_signal< sc_lv<8> > grp_aqed_in_fu_130_state_dup_val_V_1;
    sc_signal< sc_logic > grp_aqed_in_fu_130_state_dup_val_V_1_ap_vld;
    sc_signal< sc_logic > grp_aqed_out_fu_169_ap_start;
    sc_signal< sc_logic > grp_aqed_out_fu_169_ap_idle;
    sc_signal< sc_lv<1> > grp_aqed_out_fu_169_state_orig_done_V;
    sc_signal< sc_logic > grp_aqed_out_fu_169_state_orig_done_V_ap_vld;
    sc_signal< sc_lv<4> > grp_aqed_out_fu_169_bmc_in_address0;
    sc_signal< sc_logic > grp_aqed_out_fu_169_bmc_in_ce0;
    sc_signal< sc_lv<4> > grp_aqed_out_fu_169_bmc_in_address1;
    sc_signal< sc_logic > grp_aqed_out_fu_169_bmc_in_ce1;
    sc_signal< sc_lv<1> > grp_aqed_out_fu_169_ap_return_0;
    sc_signal< sc_lv<1> > grp_aqed_out_fu_169_ap_return_1;
    sc_signal< sc_logic > grp_workload_fu_119_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_aqed_in_fu_130_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_aqed_out_fu_169_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > tmp_s_fu_213_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_agg_result();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_bmc_in_address0();
    void thread_bmc_in_address1();
    void thread_bmc_in_ce0();
    void thread_bmc_in_ce1();
    void thread_bmc_in_we0();
    void thread_grp_aqed_in_fu_130_ap_start();
    void thread_grp_aqed_out_fu_169_ap_start();
    void thread_grp_workload_fu_119_ap_start();
    void thread_ret_V_fu_204_p3();
    void thread_tmp_s_fu_213_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
