@Inbook{Mehta2021,
author="Mehta, Ashok B.",
title="Constrained Random Test Generation and Verification",
bookTitle="Introduction to SystemVerilog",
year="2021",
publisher="Springer International Publishing",
address="Cham",
pages="325--407",
abstract="This chapter describes the constrained random verification methodology and discusses how to generate constrained random values and use them effectively for functional verification. The chapter discusses, among other things, rand/randc variables, randomization of arrays and queues, constraint blocks, weighted distribution, iterative constraints, soft constraints, randomization methods, system functions/methods, random stability, randcase/randsequence, productions, etc.",
isbn="978-3-030-71319-5",
doi="10.1007/978-3-030-71319-5_13",
url="https://doi.org/10.1007/978-3-030-71319-5_13"
}
@book{bergeron2012writing,
  title={Writing testbenches: functional verification of HDL models},
  author={Bergeron, Janick},
  year={2012},
  publisher={Springer Science \& Business Media}
}
@book{bergeron2000a,
  author = {Bergeron, Janick},
  title = {Writing testbenches : functional verification of HDL models},
  language = {eng},
  format = {book},
  journal = {Writing Testbenches},
  pages = {XXII, 354 S (unknown)},
  year = {2000},
  isbn = {0306476878, 0792377664, 1280201703, 1475783442, 6610201706, 9780306476877, 9780792377665, 9781280201707, 9781475783445, 9786610201709},
  publisher = {Kluwer Academic}
}
@book{salemi2013uvm,
  title={The UVM primer: An introduction to the universal verification methodology},
  author={Salemi, Ray},
  year={2013},
  publisher={Boston Light Press}
}
@book{mehta2018asic,
  title={ASIC/SoC functional design verification},
  author={Mehta, Ashok B},
  journal={A Comprehensive Guide To Technologies and Methodologies},
  year={2018},
  publisher={Springer}
}
