/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 440 336)
	(text "sdram_controller" (rect 5 0 86 12)(font "Arial" ))
	(text "inst" (rect 8 256 25 268)(font "Arial" ))
	(port
		(pt 0 208)
		(input)
		(text "wr_addr[(HADDR_WIDTH-1)..0]" (rect 0 0 156 12)(font "Arial" ))
		(text "wr_addr[(HADDR_WIDTH-1)..0]" (rect 21 203 177 215)(font "Arial" ))
		(line (pt 0 208)(pt 16 208)(line_width 3))
	)
	(port
		(pt 0 224)
		(input)
		(text "wr_data[15..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "wr_data[15..0]" (rect 21 219 90 231)(font "Arial" ))
		(line (pt 0 224)(pt 16 224)(line_width 3))
	)
	(port
		(pt 0 240)
		(input)
		(text "wr_enable" (rect 0 0 48 12)(font "Arial" ))
		(text "wr_enable" (rect 21 235 69 247)(font "Arial" ))
		(line (pt 0 240)(pt 16 240))
	)
	(port
		(pt 0 96)
		(input)
		(text "rd_addr[(HADDR_WIDTH-1)..0]" (rect 0 0 155 12)(font "Arial" ))
		(text "rd_addr[(HADDR_WIDTH-1)..0]" (rect 21 91 176 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "rd_enable" (rect 0 0 47 12)(font "Arial" ))
		(text "rd_enable" (rect 21 107 68 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 32)
		(input)
		(text "rst_n" (rect 0 0 24 12)(font "Arial" ))
		(text "rst_n" (rect 21 27 45 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 43 35 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 376 32)
		(output)
		(text "rd_data[15..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "rd_data[15..0]" (rect 298 27 366 39)(font "Arial" ))
		(line (pt 376 32)(pt 360 32)(line_width 3))
	)
	(port
		(pt 376 48)
		(output)
		(text "rd_ready" (rect 0 0 43 12)(font "Arial" ))
		(text "rd_ready" (rect 319 43 362 55)(font "Arial" ))
		(line (pt 376 48)(pt 360 48))
	)
	(port
		(pt 376 64)
		(output)
		(text "busy" (rect 0 0 24 12)(font "Arial" ))
		(text "busy" (rect 335 59 359 71)(font "Arial" ))
		(line (pt 376 64)(pt 360 64))
	)
	(port
		(pt 376 80)
		(output)
		(text "addr[(SDRADDR_WIDTH-1)..0]" (rect 0 0 155 12)(font "Arial" ))
		(text "addr[(SDRADDR_WIDTH-1)..0]" (rect 224 75 379 87)(font "Arial" ))
		(line (pt 376 80)(pt 360 80)(line_width 3))
	)
	(port
		(pt 376 96)
		(output)
		(text "bank_addr[(BANK_WIDTH-1)..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "bank_addr[(BANK_WIDTH-1)..0]" (rect 221 91 380 103)(font "Arial" ))
		(line (pt 376 96)(pt 360 96)(line_width 3))
	)
	(port
		(pt 376 128)
		(output)
		(text "clock_enable" (rect 0 0 63 12)(font "Arial" ))
		(text "clock_enable" (rect 302 123 365 135)(font "Arial" ))
		(line (pt 376 128)(pt 360 128))
	)
	(port
		(pt 376 144)
		(output)
		(text "cs_n" (rect 0 0 23 12)(font "Arial" ))
		(text "cs_n" (rect 336 139 359 151)(font "Arial" ))
		(line (pt 376 144)(pt 360 144))
	)
	(port
		(pt 376 160)
		(output)
		(text "ras_n" (rect 0 0 27 12)(font "Arial" ))
		(text "ras_n" (rect 333 155 360 167)(font "Arial" ))
		(line (pt 376 160)(pt 360 160))
	)
	(port
		(pt 376 176)
		(output)
		(text "cas_n" (rect 0 0 29 12)(font "Arial" ))
		(text "cas_n" (rect 331 171 360 183)(font "Arial" ))
		(line (pt 376 176)(pt 360 176))
	)
	(port
		(pt 376 192)
		(output)
		(text "we_n" (rect 0 0 24 12)(font "Arial" ))
		(text "we_n" (rect 335 187 359 199)(font "Arial" ))
		(line (pt 376 192)(pt 360 192))
	)
	(port
		(pt 376 208)
		(output)
		(text "data_mask_low" (rect 0 0 75 12)(font "Arial" ))
		(text "data_mask_low" (rect 292 203 367 215)(font "Arial" ))
		(line (pt 376 208)(pt 360 208))
	)
	(port
		(pt 376 224)
		(output)
		(text "data_mask_high" (rect 0 0 80 12)(font "Arial" ))
		(text "data_mask_high" (rect 288 219 368 231)(font "Arial" ))
		(line (pt 376 224)(pt 360 224))
	)
	(port
		(pt 376 112)
		(bidir)
		(text "data[15..0]" (rect 0 0 53 12)(font "Arial" ))
		(text "data[15..0]" (rect 315 107 368 119)(font "Arial" ))
		(line (pt 376 112)(pt 360 112)(line_width 3))
	)
	(parameter
		"ROW_WIDTH"
		"13"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"COL_WIDTH"
		"9"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"BANK_WIDTH"
		"2"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"SDRADDR_WIDTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"HADDR_WIDTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"CLK_FREQUENCY"
		"25"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REFRESH_TIME"
		"32"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REFRESH_COUNT"
		"8192"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 17 16 361 256))
	)
	(annotation_block (parameter)(rect 440 -112 656 64))
)
