[1] G. H. Loh, Computer architecture for die stacking, in VLSI-TSA. IEEE,
2012, pp. 12.
[2] S. M. Hassan and S. Yalamanchili, Understanding the impact of air and
microuidics cooling on performance of 3d stacked memory systems, in
MEMSYS.
ACM, 2016, pp. 387394.
[3] Y. Zhang, L. Li, Z. Lu, A. Jantsch, M. Gao, H. Pan, and F. Han, A survey
of memory architecture for 3d chip multi-processors, Microprocessors
and Microsystems, vol. 38, no. 5, pp. 415430, 2014.
[4] C. Xiao, H. He, J. Li, Y. Wang, and W. Zhu, Investigation on the effect
of multiple parameters towards thermal management in 3d stacked ics,
in ICEPT. IEEE, 2016, pp. 514519.
[5] J. Meng and A. K. Coskun, Analysis and runtime management of 3d
systems with stacked dram for boosting energy efciency, in DATE.
IEEE, 2012, pp. 611616.
[6] Y.-J. Chen, C.-L. Yang, P.-S. Lin, and Y.-C. Lu, Opportunities of
synergistically adjusting voltage-frequency levels of cores and drams in
cmps with 3d-stacked drams for efcient thermal control, ACM SIGAPP,
vol. 16, no. 1, pp. 2635, 2016.
[7] S. M. Hassan, Exploiting on-chip memory concurrency in 3d manycore
architectures, Ph.D. dissertation, Georgia Institute of Technology, 2016.

[8] A. Rahmati, M. Hicks, D. Holcomb, and K. Fu, Refreshing thoughts on
dram: Power saving vs. data integrity, in WACAS-ASPLOS, 2014.
[9] Y.-J. Chen, C.-L. Yang, P.-S. Lin, and Y.-C. Lu, Thermal/performance
characterization of cmps with 3d-stacked drams under synergistic voltagefrequency control of cores and drams, in ACM RACS, 2015, pp. 430436.
[10] R. I. Davis and A. Burns, A survey of hard real-time scheduling for
multiprocessor systems, ACM CSUR, vol. 43, no. 4, p. 35, 2011.
[11] V. Sundriyal and M. Sosonkina, Joint frequency scaling of processor and
dram, Journal of Supercomputing, vol. 72, no. 4, 2016.
[12] B. K. Mohanty, V. Chaturvedi, V. Rathore, and T. Srikanthan, Memoryaccess aware work-load distribution for peak-temperature reduction of 3d
multi-core embedded systems, in DSP. IEEE, 2015, pp. 12701273.
[13] D. Zhao, H. Homayoun, and A. V. Veidenbaum, Temperature aware
thread migration in 3d architecture with stacked dram, in IEEE ISQED,
2013, pp. 8087.
[14] W.-K. Cheng and T.-W. Hsu, Thermal-aware task allocation, memory
mapping, and task scheduling for 3d stacked memory and processor
architecture, in IEEE TENCON. IEEE, 2013, pp. 9598.
[15] S.-Y. Lin and J.-Y. Lin, Thermal-aware architecture and mapping for
multi-channel three-dimensional dram systems, in IEEE GCCE, 2014.
[16] I. Shin and I. Lee, Compositional real-time scheduling framework with
periodic model, ACM TECS, vol. 7, no. 3, p. 30, 2008.
[17] C. Guo, X. Hua, H. Wu, D. Lautner, and S. Ren, Best-harmonically-t
periodic task assignment algorithm on multiple periodic resources, IEEE
TPDS, vol. 27, no. 5, pp. 13031315, 2016.
[18] J. Meng, D. Rossell, and A. K. Coskun, Exploring performance, power,
and temperature characteristics of 3d systems with on-chip dram, in
IGCC.
IEEE, 2011, pp. 16.
[19] J. Rosen, A. Andrei, P. Eles, and Z. Peng, Bus access optimization for
predictable implementation of real-time applications on multiprocessor
systems-on-chip, in IEEE RTSS. IEEE, 2007, pp. 4960.
[20] J. Meng and A. K. Coskun, Analysis and runtime management of 3d
systems with stacked dram for boosting energy efciency, in DATE.
IEEE, 2012, pp. 611616.
[21] M. Fan, R. Rong, S. Liu, and G. Quan, Energy calculation for periodic
multi-core scheduling in system thermal steady state with consideration
of leakage and temperature dependency, The Journal of Supercomputing,
vol. 71, no. 7, pp. 25652584, 2015.
[22] MICRON, Calculating Memory System Power for DDR3 - Technical
Note, Micron Technol. Inc., 2007.
[23] X. Zhou, J. Yang, Y. Xu, Y. Zhang, and J. Zhao, Thermal-aware task
scheduling for 3d multicore processors, IEEE TPDS, vol. 21, no. 1, 2010.
[24] J. Meng, K. Kawakami, and A. K. Coskun, Optimizing energy efciency
of 3-d multicore systems with stacked dram under power and thermal
constraints, in IEEE DAC. ACM, 2012, pp. 648655.
[25] T.-H. Tsai and Y.-S. Chen, Thermal-throttling server: A thermal-aware
real-time task scheduling framework for three-dimensional multicore
chips, Journal of Systems and Software, vol. 112, pp. 1125, 2016.
[26] H. Huang, V. Chaturvedi, G. Quan, J. Fan, and M. Qiu, Throughput maximization for periodic real-time systems under the maximal temperature
constraint, ACM TECS, vol. 13, no. 2s, p. 70, 2014.
[27] G. A. Chaparro-Baquero, S. Sha, S. Homsi, W. Wen, and G. Quan,
Processor/memory co-scheduling using periodic resource server for realtime systems under peak temperature constraints, in IEEE ISQED, 2017.
[28] M. Ahmed, N. Fisher, S. Wang, and P. Hettiarachchi, Minimizing peak
temperature in embedded real-time systems via thermal-aware periodic
resources, SUSCOM, vol. 1, no. 3, pp. 226240, 2011.
[29] C.-C. Han and H.-Y. Tyan, A better polynomial-time schedulability test
for real-time xed-priority scheduling algorithms, in IEEE RTSS, 1997.
[30] M. Fan and G. Quan, Harmonic-aware multi-core scheduling for xedpriority real-time systems, IEEE TPDS, vol. 25, no. 6, 2014.
[31] E. Bini and G. C. Buttazzo, Measuring the performance of schedulability
tests, Real-Time Systems, vol. 30, no. 1, pp. 129154, 2005.
[32] G. L. Loi, B. Agrawal, N. Srivastava, S.-C. Lin, T. Sherwood, and
K. Banerjee, A thermally-aware performance analysis of vertically
integrated (3-d) processor-memory hierarchy, in ACM DAC, 2006.
[33] G. H. Loh, 3d-stacked memory architectures for multi-core processors,
in ACM SIGARCH computer architecture news, vol. 36, no. 3. IEEE
Computer Society, 2008, pp. 453464.
[34] L. Cheng, K. Huang, G. Chen, B. Hu, and A. Knoll, Periodic thermal
management for hard real-time systems, in IEEE SIES, 2015, pp. 110.
[35] R. Ge, X. Feng, Y. He, and P. Zou, The case for cross-component power
coordination on power bounded systems, in IEEE ICPP, 2016.