git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Assignment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474033064
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473664461
git clone --depth 1 --no-tags https://github.com/Arexh/EDA2022S-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474546315
git clone --depth 1 --no-tags https://github.com/Midorante/3_8decode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474547092
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/Assignment1-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474565413
git clone --depth 1 --no-tags https://github.com/KaivinC/Pikachu-volleyball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474900780
git clone --depth 1 --no-tags https://github.com/nayiri-k/hardware-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473031509
git clone --depth 1 --no-tags https://github.com/armanramiz/Computer-Architecture-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473059552
git clone --depth 1 --no-tags https://github.com/01fe20bec415/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473052224
git clone --depth 1 --no-tags https://github.com/Wwtfly89/main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472732287
git clone --depth 1 --no-tags https://github.com/sunidhi07/adld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472387000
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/RIPPLE_ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472710781
git clone --depth 1 --no-tags https://github.com/naiyu0609/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468750263
git clone --depth 1 --no-tags https://github.com/jiangaihui75/SDRAM_CONTROLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468740232
git clone --depth 1 --no-tags https://github.com/yttyan/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469558568
git clone --depth 1 --no-tags https://github.com/Hsu0623/PIC16F1826-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470852728
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Multiplication_FSM_using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474555434
git clone --depth 1 --no-tags https://github.com/21madanputlekar/GCD_FSM_using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474555212
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/TicTakToe-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474564308
git clone --depth 1 --no-tags https://github.com/windgod31202/test0002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474619592
git clone --depth 1 --no-tags https://github.com/01fe20bec408/Assignment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474364567
git clone --depth 1 --no-tags https://github.com/BobLouis/2016_LBP_reduce_area.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474316087
git clone --depth 1 --no-tags https://github.com/Armychais902/CA2021-Pipelined-CPU-with-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473101704
git clone --depth 1 --no-tags https://github.com/01fe20bec415/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473057578
git clone --depth 1 --no-tags https://github.com/wkn20040405/EE260B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469976350
git clone --depth 1 --no-tags https://github.com/leo6121/22S-COD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469733575
git clone --depth 1 --no-tags https://github.com/mikhailkhokhlov/FPGA-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469769074
git clone --depth 1 --no-tags https://github.com/SamySam0/MyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468885083
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/RAM-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472048151
git clone --depth 1 --no-tags https://github.com/Zach-Bravo/Lab6_CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472928055
git clone --depth 1 --no-tags https://github.com/RameenAnwar/azadiwithqspi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472479720
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/Full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472438250
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/GCD-fsm-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472395034
git clone --depth 1 --no-tags https://github.com/homway2016/ece154b_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472385934
git clone --depth 1 --no-tags https://github.com/01fe20bec408/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473973051
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473702015
git clone --depth 1 --no-tags https://github.com/Selina29409/FIR_EchoMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473768751
git clone --depth 1 --no-tags https://github.com/01fe20bec404/HALF_ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473957978
git clone --depth 1 --no-tags https://github.com/ratnabai/ratnabai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473971075
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474024586
git clone --depth 1 --no-tags https://github.com/thewayof/life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474022447
git clone --depth 1 --no-tags https://github.com/01FE20BEC423/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474036897
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/SR_Flip_Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474036251
git clone --depth 1 --no-tags https://github.com/01fe20bec413/rippleadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473952051
git clone --depth 1 --no-tags https://github.com/ninadshenvi/ASSIGNMENT_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474107064
git clone --depth 1 --no-tags https://github.com/zbigos/spgpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471427882
git clone --depth 1 --no-tags https://github.com/arjufarraj96/arjufarraj96.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471703253
git clone --depth 1 --no-tags https://github.com/ryanlin727/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471930996
git clone --depth 1 --no-tags https://github.com/YinChian/Normal_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471933913
git clone --depth 1 --no-tags https://github.com/lvyingnan1208/git_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470839764
git clone --depth 1 --no-tags https://github.com/abob208/Logic_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471611600
git clone --depth 1 --no-tags https://github.com/BingQZh/Lab4-VideoController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471544000
git clone --depth 1 --no-tags https://github.com/abob208/Convolution-Accelerator-for-VGG-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471896203
git clone --depth 1 --no-tags https://github.com/santoshmudenur/SR-flipflop-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472078703
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Decoder-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472076984
git clone --depth 1 --no-tags https://github.com/Prafful1999/Partial-Reconfiguration-of-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472002018
git clone --depth 1 --no-tags https://github.com/emineedagulsen/VSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470317765
git clone --depth 1 --no-tags https://github.com/HoChuanYu/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470587802
git clone --depth 1 --no-tags https://github.com/Justin5567/AIC_TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470647669
git clone --depth 1 --no-tags https://github.com/AbdulSami-07/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468648852
git clone --depth 1 --no-tags https://github.com/gustavolopes1/processor_in_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468872348
git clone --depth 1 --no-tags https://github.com/RameenAnwar/Experiment3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470648986
git clone --depth 1 --no-tags https://github.com/phong2372/Matrix-Divider-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470652871
git clone --depth 1 --no-tags https://github.com/Hanamantm/Hanamantm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470441069
git clone --depth 1 --no-tags https://github.com/DemonSunDa/DSL_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471138027
git clone --depth 1 --no-tags https://github.com/damyan-p/460m-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471088735
git clone --depth 1 --no-tags https://github.com/eliteTian/IcarusVerilogGTKwave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469572392
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472467439
git clone --depth 1 --no-tags https://github.com/mactaviish/gex606-sistemas-digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472307579
git clone --depth 1 --no-tags https://github.com/connormurphy798/ECE350-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473438227
git clone --depth 1 --no-tags https://github.com/jackndelee/sa_vortex_jack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473423187
git clone --depth 1 --no-tags https://github.com/01fe20bec415/ripple_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473672224
git clone --depth 1 --no-tags https://github.com/01fe20bec408/SEQUENCE-DETECTOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473983942
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473702536
git clone --depth 1 --no-tags https://github.com/hhuynh000/FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473881092
git clone --depth 1 --no-tags https://github.com/Ellen7ions/conv-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469602821
git clone --depth 1 --no-tags https://github.com/RameenAnwar/new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469091651
git clone --depth 1 --no-tags https://github.com/sabinaradu/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468801224
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/pipelineProcessor32Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471189013
git clone --depth 1 --no-tags https://github.com/Wavepool-Liu/ZynqForStudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471248180
git clone --depth 1 --no-tags https://github.com/C-Vaishnavi/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471766369
git clone --depth 1 --no-tags https://github.com/01fe20bec404/ASSIGNMENT2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474403035
git clone --depth 1 --no-tags https://github.com/guanwei-wu/Switching-Circuit-and-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474574452
git clone --depth 1 --no-tags https://github.com/seankwon7/computer_architecture_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474316106
git clone --depth 1 --no-tags https://github.com/01fe20bec413/ass_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474357104
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Upcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474104087
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Half-subtractor-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474055058
git clone --depth 1 --no-tags https://github.com/mariamaliezzat/Moore-Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472656074
git clone --depth 1 --no-tags https://github.com/cuesta22/Lab_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473020787
git clone --depth 1 --no-tags https://github.com/Entropy-xcy/composer-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472823279
git clone --depth 1 --no-tags https://github.com/touchspeed/ReduceNoiseUse2Mic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472635984
git clone --depth 1 --no-tags https://github.com/jmkim0514/tool_core_top_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472534679
git clone --depth 1 --no-tags https://github.com/foura1201/risc-v-custom-instruction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472764223
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/ASSIGNMENT1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472800313
