#define MASK_AON_APB_CA53_DAP_EB                                                            0x80000000
#define MASK_AON_APB_PUBCP_INTC_EB                                                          0x40000000
#define MASK_AON_APB_WTLCP_INTC_EB                                                          0x20000000
#define MASK_AON_APB_CA53_TS0_EB                                                            0x10000000
#define MASK_AON_APB_GPU_EB                                                                 0x8000000
#define MASK_AON_APB_CKG_EB                                                                 0x4000000
#define MASK_AON_APB_MM_EB                                                                  0x2000000
#define MASK_AON_APB_AP_WDG_EB                                                              0x1000000
#define MASK_AON_APB_SPLK_EB                                                                0x400000
#define MASK_AON_APB_IPI_EB                                                                 0x200000
#define MASK_AON_APB_PIN_EB                                                                 0x100000
#define MASK_AON_APB_VBC_EB                                                                 0x80000
#define MASK_AON_APB_AUD_EB                                                                 0x40000
#define MASK_AON_APB_AUDIF_EB                                                               0x20000
#define MASK_AON_APB_ADI_EB                                                                 0x10000
#define MASK_AON_APB_AON_INTC_EB                                                            0x8000
#define MASK_AON_APB_EIC_EB                                                                 0x4000
#define MASK_AON_APB_EFUSE_NORMAL_EB                                                        0x2000
#define MASK_AON_APB_AP_TMR0_EB                                                             0x1000
#define MASK_AON_APB_AON_TMR_EB                                                             0x800
#define MASK_AON_APB_AP_SYST_EB                                                             0x400
#define MASK_AON_APB_AON_SYST_EB                                                            0x200
#define MASK_AON_APB_KPD_EB                                                                 0x100
#define MASK_AON_APB_PWM3_EB                                                                0x80
#define MASK_AON_APB_PWM2_EB                                                                0x40
#define MASK_AON_APB_PWM1_EB                                                                0x20
#define MASK_AON_APB_PWM0_EB                                                                0x10
#define MASK_AON_APB_GPIO_EB                                                                0x8
#define MASK_AON_APB_TPC_EB                                                                 0x4
#define MASK_AON_APB_FM_EB                                                                  0x2
#define MASK_AON_APB_ADC_EB                                                                 0x1
#define MASK_AON_APB_SERDES_DPHY_EB                                                         0x80000000
#define MASK_AON_APB_CROSS_TRIG_EB                                                          0x40000000
#define MASK_AON_APB_DBG_EMC_EB                                                             0x20000000
#define MASK_AON_APB_DBG_EB                                                                 0x10000000
#define MASK_AON_APB_ORP_JTAG_EB                                                            0x8000000
#define MASK_AON_APB_TGDSP_INTC_EB                                                          0x4000000
#define MASK_AON_APB_LDSP_INTC_EB                                                           0x2000000
#define MASK_AON_APB_LVDS_PLL_DIV_EN                                                        0x1000000
#define MASK_AON_APB_CM4_JTAG_EB                                                            0x800000
#define MASK_AON_APB_AON_DMA_NORMAL_EB                                                      0x400000
#define MASK_AON_APB_MBOX_EB                                                                0x200000
#define MASK_AON_APB_DJTAG_EB                                                               0x100000
#define MASK_AON_APB_THM1_EB                                                                0x80000
#define MASK_AON_APB_AON_FOR_AP_INTC_EB                                                     0x40000
#define MASK_AON_APB_MDAR_EB                                                                0x20000
#define MASK_AON_APB_LVDS_TCXO_EB                                                           0x10000
#define MASK_AON_APB_LVDS_TRX_EB                                                            0x8000
#define MASK_AON_APB_MM_VSP_EB                                                              0x4000
#define MASK_AON_APB_GSP_EMC_EB                                                             0x2000
#define MASK_AON_APB_ZIP_EMC_EB                                                             0x1000
#define MASK_AON_APB_DISP_EMC_EB                                                            0x800
#define MASK_AON_APB_AP_TMR2_EB                                                             0x400
#define MASK_AON_APB_AP_TMR1_EB                                                             0x200
#define MASK_AON_APB_CA53_WDG_EB                                                            0x100
#define MASK_AON_APB_CLK_EMC_REF_EB                                                         0x80
#define MASK_AON_APB_CM4_APB_SOFT_EB                                                        0x40
#define MASK_AON_APB_PROBE_EB                                                               0x20
#define MASK_AON_APB_AUX2_EB                                                                0x10
#define MASK_AON_APB_AUX1_EB                                                                0x8
#define MASK_AON_APB_AUX0_EB                                                                0x4
#define MASK_AON_APB_THM0_EB                                                                0x2
#define MASK_AON_APB_PMU_EB                                                                 0x1
#define MASK_AON_APB_AON_FOR_AP_INTC_SOFT_RST                                               0x80000000
#define MASK_AON_APB_TGDSP_INTC_SOFT_RST                                                    0x40000000
#define MASK_AON_APB_LDSP_INTC_SOFT_RST                                                     0x20000000
#define MASK_AON_APB_CA53_TS0_SOFT_RST                                                      0x10000000
#define MASK_AON_APB_DAP_MTX_SOFT_RST                                                       0x8000000
#define MASK_AON_APB_PUBCP_INTC_SOFT_RST                                                    0x4000000
#define MASK_AON_APB_WTLCP_INTC_SOFT_RST                                                    0x2000000
#define MASK_AON_APB_SPLK_SOFT_RST                                                          0x1000000
#define MASK_AON_APB_IPI_SOFT_RST                                                           0x800000
#define MASK_AON_APB_CKG_SOFT_RST                                                           0x400000
#define MASK_AON_APB_PIN_SOFT_RST                                                           0x200000
#define MASK_AON_APB_VBC_SOFT_RST                                                           0x100000
#define MASK_AON_APB_AUD_SOFT_RST                                                           0x80000
#define MASK_AON_APB_AUDIF_SOFT_RST                                                         0x40000
#define MASK_AON_APB_ADI_SOFT_RST                                                           0x20000
#define MASK_AON_APB_AON_INTC_SOFT_RST                                                      0x10000
#define MASK_AON_APB_EIC_SOFT_RST                                                           0x8000
#define MASK_AON_APB_EFUSE_SOFT_RST                                                         0x4000
#define MASK_AON_APB_AP_WDG_SOFT_RST                                                        0x2000
#define MASK_AON_APB_AP_TMR0_SOFT_RST                                                       0x1000
#define MASK_AON_APB_AON_TMR_SOFT_RST                                                       0x800
#define MASK_AON_APB_AP_SYST_SOFT_RST                                                       0x400
#define MASK_AON_APB_AON_SYST_SOFT_RST                                                      0x200
#define MASK_AON_APB_KPD_SOFT_RST                                                           0x100
#define MASK_AON_APB_PWM3_SOFT_RST                                                          0x80
#define MASK_AON_APB_PWM2_SOFT_RST                                                          0x40
#define MASK_AON_APB_PWM1_SOFT_RST                                                          0x20
#define MASK_AON_APB_PWM0_SOFT_RST                                                          0x10
#define MASK_AON_APB_GPIO_SOFT_RST                                                          0x8
#define MASK_AON_APB_TPC_SOFT_RST                                                           0x4
#define MASK_AON_APB_FM_SOFT_RST                                                            0x2
#define MASK_AON_APB_ADC_SOFT_RST                                                           0x1
#define MASK_AON_APB_ADC3_SOFT_RST                                                          0x10000000
#define MASK_AON_APB_ADC2_SOFT_RST                                                          0x8000000
#define MASK_AON_APB_ADC1_SOFT_RST                                                          0x4000000
#define MASK_AON_APB_MBOX_SOFT_RST                                                          0x2000000
#define MASK_AON_APB_ROSC_SOFT_RST                                                          0x1000000
#define MASK_AON_APB_PUBCP_SIM2_AON_TOP_SOFT_RST                                            0x800000
#define MASK_AON_APB_PUBCP_SIM1_AON_TOP_SOFT_RST                                            0x400000
#define MASK_AON_APB_PUBCP_SIM0_AON_TOP_SOFT_RST                                            0x200000
#define MASK_AON_APB_THM1_SOFT_RST                                                          0x100000
#define MASK_AON_APB_DAC3_SOFT_RST                                                          0x80000
#define MASK_AON_APB_DAC2_SOFT_RST                                                          0x40000
#define MASK_AON_APB_DAC1_SOFT_RST                                                          0x20000
#define MASK_AON_APB_ADC3_CAL_SOFT_RST                                                      0x10000
#define MASK_AON_APB_ADC2_CAL_SOFT_RST                                                      0x8000
#define MASK_AON_APB_ADC1_CAL_SOFT_RST                                                      0x4000
#define MASK_AON_APB_MDAR_SOFT_RST                                                          0x2000
#define MASK_AON_APB_LVDSDIS_SOFT_RST                                                       0x1000
#define MASK_AON_APB_BB_CAL_SOFT_RST                                                        0x800
#define MASK_AON_APB_DCXO_LC_SOFT_RST                                                       0x400
#define MASK_AON_APB_AP_TMR2_SOFT_RST                                                       0x200
#define MASK_AON_APB_AP_TMR1_SOFT_RST                                                       0x100
#define MASK_AON_APB_CA53_WDG_SOFT_RST                                                      0x80
#define MASK_AON_APB_AON_DMA_SOFT_RST                                                       0x40
#define MASK_AON_APB_AP_SIM_AON_TOP_SOFT_RST                                                0x20
#define MASK_AON_APB_DMC_PHY_SOFT_RST                                                       0x10
#define MASK_AON_APB_GPU_THMA_SOFT_RST                                                      0x8
#define MASK_AON_APB_ARM_THMA_SOFT_RST                                                      0x4
#define MASK_AON_APB_THM0_SOFT_RST                                                          0x2
#define MASK_AON_APB_PMU_SOFT_RST                                                           0x1
#define MASK_AON_APB_BB_CAL_RTC_EB                                                          0x40000
#define MASK_AON_APB_DCXO_LC_RTC_EB                                                         0x20000
#define MASK_AON_APB_AP_TMR2_RTC_EB                                                         0x10000
#define MASK_AON_APB_AP_TMR1_RTC_EB                                                         0x8000
#define MASK_AON_APB_GPU_THMA_RTC_AUTO_EN                                                   0x4000
#define MASK_AON_APB_ARM_THMA_RTC_AUTO_EN                                                   0x2000
#define MASK_AON_APB_GPU_THMA_RTC_EB                                                        0x1000
#define MASK_AON_APB_ARM_THMA_RTC_EB                                                        0x800
#define MASK_AON_APB_THM_RTC_EB                                                             0x400
#define MASK_AON_APB_CA53_WDG_RTC_EB                                                        0x200
#define MASK_AON_APB_AP_WDG_RTC_EB                                                          0x100
#define MASK_AON_APB_EIC_RTCDV5_EB                                                          0x80
#define MASK_AON_APB_EIC_RTC_EB                                                             0x40
#define MASK_AON_APB_AP_TMR0_RTC_EB                                                         0x20
#define MASK_AON_APB_AON_TMR_RTC_EB                                                         0x10
#define MASK_AON_APB_AP_SYST_RTC_EB                                                         0x8
#define MASK_AON_APB_AON_SYST_RTC_EB                                                        0x4
#define MASK_AON_APB_KPD_RTC_EB                                                             0x2
#define MASK_AON_APB_ARCH_RTC_EB                                                            0x1
#define MASK_AON_APB_PLL_PROBE_SEL                                                          0x3f00
#define MASK_AON_APB_REC_26MHZ_1_CUR_SEL                                                    0x10
#define MASK_AON_APB_REC_26MHZ_0_CUR_SEL                                                    0x1
#define MASK_AON_APB_CLK26M_TUNED_SEL                                                       0x100000
#define MASK_AON_APB_CLK26M_RESERVED                                                        0xffe00
#define MASK_AON_APB_REC_26MHZ_SR_TRIM                                                      0x1e0
#define MASK_AON_APB_SINDRV_LVL                                                             0x18
#define MASK_AON_APB_SINDRV_CLIP_MODE                                                       0x4
#define MASK_AON_APB_SINDRV_ENA_SQUARE                                                      0x2
#define MASK_AON_APB_SINDRV_ENA                                                             0x1
#define MASK_AON_APB_TW_MODE_SEL                                                            0x8
#define MASK_AON_APB_WGADC_DIV_EN                                                           0x4
#define MASK_AON_APB_AFCDAC_SYS_SEL                                                         0x2
#define MASK_AON_APB_APCDAC_SYS_SEL                                                         0x1
#define MASK_AON_APB_AUDIF_CKG_AUTO_EN                                                      0x100000
#define MASK_AON_APB_AUD_INT_SYS_SEL                                                        0xc0000
#define MASK_AON_APB_VBC_DA23_INT_SYS_SEL                                                   0x30000
#define MASK_AON_APB_VBC_AD01_INT_SYS_SEL                                                   0x3000
#define MASK_AON_APB_VBC_DA01_INT_SYS_SEL                                                   0xc00
#define MASK_AON_APB_VBC_AD01_DMA_SYS_SEL                                                   0xc0
#define MASK_AON_APB_VBC_DA01_DMA_SYS_SEL                                                   0x30
#define MASK_AON_APB_VBC_DA23_DMA_SYS_SEL                                                   0xc
#define MASK_AON_APB_VBC_DMA_WTLCP_ARM_SEL                                                  0x2
#define MASK_AON_APB_VBC_DMA_PUBCP_ARM_SEL                                                  0x1
#define MASK_AON_APB_FORCE_DSI_DBG_PHY_SHUTDOWNZ                                            0x200000
#define MASK_AON_APB_FORCE_CSI_S_PHY_SHUTDOWNZ                                              0x100000
#define MASK_AON_APB_HSIC_PLL_EN                                                            0x80000
#define MASK_AON_APB_HSIC_PHY_PD                                                            0x40000
#define MASK_AON_APB_USB_PHY_PD_S                                                           0x20000
#define MASK_AON_APB_USB_PHY_PD_L                                                           0x10000
#define MASK_AON_APB_MIPI_DSI_PS_PD_S                                                       0x8000
#define MASK_AON_APB_MIPI_DSI_PS_PD_L                                                       0x4000
#define MASK_AON_APB_MIPI_CSI_2P2LANE_PS_PD_S                                               0x2000
#define MASK_AON_APB_MIPI_CSI_2P2LANE_PS_PD_L                                               0x1000
#define MASK_AON_APB_MIPI_CSI_4LANE_PS_PD_S                                                 0x800
#define MASK_AON_APB_MIPI_CSI_4LANE_PS_PD_L                                                 0x400
#define MASK_AON_APB_CA53_TS0_STOP                                                          0x100
#define MASK_AON_APB_USB20_ISO_SW_EN                                                        0x80
#define MASK_AON_APB_CSI_ISO_SW_EN_4LANE                                                    0x20
#define MASK_AON_APB_CSI_ISO_SW_EN_2P2LANE                                                  0x10
#define MASK_AON_APB_EFUSE_BIST_PWR_ON                                                      0x8
#define MASK_AON_APB_FORCE_DSI_PHY_SHUTDOWNZ                                                0x4
#define MASK_AON_APB_FORCE_CSI_PHY_SHUTDOWNZ                                                0x2
#define MASK_AON_APB_DBG_TRACE_CTRL_EN                                                      0x4000
#define MASK_AON_APB_CSYSACK_TS_LP_2                                                        0x2000
#define MASK_AON_APB_CSYSREQ_TS_LP_2                                                        0x1000
#define MASK_AON_APB_CSYSACK_TS_LP_1                                                        0x800
#define MASK_AON_APB_CSYSREQ_TS_LP_1                                                        0x400
#define MASK_AON_APB_CSYSACK_TS_LP_0                                                        0x200
#define MASK_AON_APB_CSYSREQ_TS_LP_0                                                        0x100
#define MASK_AON_APB_EVENTACK_RESTARTREQ_TS01                                               0x10
#define MASK_AON_APB_EVENT_RESTARTREQ_TS01                                                  0x2
#define MASK_AON_APB_EVENT_HALTREQ_TS01                                                     0x1
#define MASK_AON_APB_ARM_JTAG_EN                                                            0x2000
#define MASK_AON_APB_WPLL_OVR_FREQ_SEL                                                      0x1000
#define MASK_AON_APB_PTEST_FUNC_ATSPEED_SEL                                                 0x100
#define MASK_AON_APB_PTEST_FUNC_MODE                                                        0x80
#define MASK_AON_APB_FUNCTST_DMA_EB                                                         0x20
#define MASK_AON_APB_USB_DLOAD_EN                                                           0x10
#define MASK_AON_APB_ARM_BOOT_MD3                                                           0x8
#define MASK_AON_APB_ARM_BOOT_MD2                                                           0x4
#define MASK_AON_APB_ARM_BOOT_MD1                                                           0x2
#define MASK_AON_APB_ARM_BOOT_MD0                                                           0x1
#define MASK_AON_APB_BB_CON_BG                                                              0x400000
#define MASK_AON_APB_BB_BG_RSV                                                              0x300000
#define MASK_AON_APB_BB_LDO_V                                                               0xf0000
#define MASK_AON_APB_BB_BG_RBIAS_EN                                                         0x8000
#define MASK_AON_APB_BB_BG_IEXT_IB_EN                                                       0x4000
#define MASK_AON_APB_BB_LDO_REFCTRL                                                         0x3000
#define MASK_AON_APB_BB_LDO_AUTO_PD_EN                                                      0x800
#define MASK_AON_APB_BB_LDO_SLP_PD_EN                                                       0x400
#define MASK_AON_APB_BB_LDO_FORCE_ON                                                        0x200
#define MASK_AON_APB_BB_LDO_FORCE_PD                                                        0x100
#define MASK_AON_APB_BB_BG_AUTO_PD_EN                                                       0x8
#define MASK_AON_APB_BB_BG_SLP_PD_EN                                                        0x4
#define MASK_AON_APB_BB_BG_FORCE_ON                                                         0x2
#define MASK_AON_APB_BB_BG_FORCE_PD                                                         0x1
#define MASK_AON_APB_CP_ARM_JTAG_PIN_SEL                                                    0x7
#define MASK_AON_APB_XTLBUF1_SOFT_CNT_DONE                                                  0x200
#define MASK_AON_APB_XTLBUF0_SOFT_CNT_DONE                                                  0x100
#define MASK_AON_APB_LVDSPLL_SOFT_CNT_DONE                                                  0x10
#define MASK_AON_APB_LPLL_SOFT_CNT_DONE                                                     0x8
#define MASK_AON_APB_TWPLL_SOFT_CNT_DONE                                                    0x4
#define MASK_AON_APB_DPLL_SOFT_CNT_DONE                                                     0x2
#define MASK_AON_APB_MPLL_SOFT_CNT_DONE                                                     0x1
#define MASK_AON_APB_DCXO_LC_FLAG                                                           0x100
#define MASK_AON_APB_DCXO_LC_FLAG_CLR                                                       0x2
#define MASK_AON_APB_DCXO_LC_CNT_CLR                                                        0x1
#define MASK_AON_APB_DCXO_LC_CNT                                                            0xffffffff
#define MASK_AON_APB_MPLL_RES                                                               0x3fc00000
#define MASK_AON_APB_MPLL_LOCK_DONE                                                         0x200000
#define MASK_AON_APB_MPLL_DIV_S                                                             0x100000
#define MASK_AON_APB_MPLL_MOD_EN                                                            0x80000
#define MASK_AON_APB_MPLL_SDM_EN                                                            0x40000
#define MASK_AON_APB_MPLL_LPF                                                               0x38000
#define MASK_AON_APB_MPLL_IBIAS                                                             0x1800
#define MASK_AON_APB_MPLL_N                                                                 0x7ff
#define MASK_AON_APB_MPLL_POSTDIV                                                           0x40000000
#define MASK_AON_APB_MPLL_NINT                                                              0x3f800000
#define MASK_AON_APB_MPLL_KINT                                                              0x7fffff
#define MASK_AON_APB_DPLL_RES                                                               0x3fc00000
#define MASK_AON_APB_DPLL_LOCK_DONE                                                         0x200000
#define MASK_AON_APB_DPLL_DIV_S                                                             0x100000
#define MASK_AON_APB_DPLL_MOD_EN                                                            0x80000
#define MASK_AON_APB_DPLL_SDM_EN                                                            0x40000
#define MASK_AON_APB_DPLL_LPF                                                               0x38000
#define MASK_AON_APB_DPLL_IBIAS                                                             0x1800
#define MASK_AON_APB_DPLL_N                                                                 0x7ff
#define MASK_AON_APB_DPLL_NINT                                                              0x3f800000
#define MASK_AON_APB_DPLL_KINT                                                              0x7fffff
#define MASK_AON_APB_TWPLL_RES                                                              0x3fc00000
#define MASK_AON_APB_TWPLL_LOCK_DONE                                                        0x200000
#define MASK_AON_APB_TWPLL_DIV_S                                                            0x100000
#define MASK_AON_APB_TWPLL_MOD_EN                                                           0x80000
#define MASK_AON_APB_TWPLL_SDM_EN                                                           0x40000
#define MASK_AON_APB_TWPLL_LPF                                                              0x38000
#define MASK_AON_APB_TWPLL_IBIAS                                                            0x1800
#define MASK_AON_APB_TWPLL_N                                                                0x7ff
#define MASK_AON_APB_TWPLL_NINT                                                             0x3f800000
#define MASK_AON_APB_TWPLL_KINT                                                             0x7fffff
#define MASK_AON_APB_LTEPLL_RES                                                             0x3fc00000
#define MASK_AON_APB_LTEPLL_LOCK_DONE                                                       0x200000
#define MASK_AON_APB_LTEPLL_DIV_S                                                           0x100000
#define MASK_AON_APB_LTEPLL_MOD_EN                                                          0x80000
#define MASK_AON_APB_LTEPLL_SDM_EN                                                          0x40000
#define MASK_AON_APB_LTEPLL_LPF                                                             0x38000
#define MASK_AON_APB_LTEPLL_IBIAS                                                           0x1800
#define MASK_AON_APB_LTEPLL_N                                                               0x7ff
#define MASK_AON_APB_LTEPLL_NINT                                                            0x3f800000
#define MASK_AON_APB_LTEPLL_KINT                                                            0x7fffff
#define MASK_AON_APB_LVDSRFPLL_RES                                                          0x3fc00000
#define MASK_AON_APB_LVDSRFPLL_LOCK_DONE                                                    0x200000
#define MASK_AON_APB_LVDSRFPLL_DIV_S                                                        0x100000
#define MASK_AON_APB_LVDSRFPLL_MOD_EN                                                       0x80000
#define MASK_AON_APB_LVDSRFPLL_SDM_EN                                                       0x40000
#define MASK_AON_APB_LVDSRFPLL_LPF                                                          0x38000
#define MASK_AON_APB_LVDSRFPLL_IBIAS                                                        0x1800
#define MASK_AON_APB_LVDSRFPLL_N                                                            0x7ff
#define MASK_AON_APB_LVDSRF_PLL_CLKOUT_EN                                                   0x40000000
#define MASK_AON_APB_LVDSRFPLL_NINT                                                         0x3f000000
#define MASK_AON_APB_LVDSRFPLL_KINT                                                         0xffffff
#define MASK_AON_APB_LDSP_CTRL_PROT                                                         0x80000000
#define MASK_AON_APB_REG_PROT_VAL                                                           0xffff
#define MASK_AON_APB_DSI_IF_SEL                                                             0x1000000
#define MASK_AON_APB_DSI_TRIMBG                                                             0xf00000
#define MASK_AON_APB_DSI_RCTL                                                               0xf0000
#define MASK_AON_APB_DSI_RES                                                                0xffff
#define MASK_AON_APB_CSI_2L_IF_SEL                                                          0x100000
#define MASK_AON_APB_CSI_2L_RCTL                                                            0xf0000
#define MASK_AON_APB_CSI_2L_RES                                                             0xffff
#define MASK_AON_APB_CSI_2P2L_TESTCLR_S                                                     0x800000
#define MASK_AON_APB_CSI_2P2L_TESTCLR_S_SEL                                                 0x400000
#define MASK_AON_APB_CSI_2P2L_TESTCLK_S_EN                                                  0x200000
#define MASK_AON_APB_CSI_2P2L_S_IF_SEL                                                      0x100000
#define MASK_AON_APB_CSI_2P2L_TESTCLR_M                                                     0x800000
#define MASK_AON_APB_CSI_2P2L_TESTCLR_M_SEL                                                 0x400000
#define MASK_AON_APB_CSI_2P2L_TESTCLK_M_EN                                                  0x200000
#define MASK_AON_APB_CSI_2P2L_M_IF_SEL                                                      0x100000
#define MASK_AON_APB_CSI_2P2L_RCTL                                                          0xf0000
#define MASK_AON_APB_CSI_2P2L_RES                                                           0xffff
#define MASK_AON_APB_CSI_2P2L_DBG_EN                                                        0x2000000
#define MASK_AON_APB_CSI_2P2L_DBG_IF_SEL                                                    0x1000000
#define MASK_AON_APB_CSI_2P2L_DBG_TRIMBG                                                    0xf00000
#define MASK_AON_APB_CSI_2P2L_MODE_SEL                                                      0x1
#define MASK_AON_APB_PROBE_CKG_DIV                                                          0xf0000000
#define MASK_AON_APB_AUX2_CKG_DIV                                                           0xf000000
#define MASK_AON_APB_AUX1_CKG_DIV                                                           0xf00000
#define MASK_AON_APB_AUX0_CKG_DIV                                                           0xf0000
#define MASK_AON_APB_PROBE_CKG_SEL                                                          0xf000
#define MASK_AON_APB_AUX2_CKG_SEL                                                           0xf00
#define MASK_AON_APB_AUX1_CKG_SEL                                                           0xf0
#define MASK_AON_APB_AUX0_CKG_SEL                                                           0xf
#define MASK_AON_APB_DMC_CKG_SEL_CURRENT                                                    0x7f80000
#define MASK_AON_APB_DMC_CKG_SEL_DEFAULT                                                    0x7f800
#define MASK_AON_APB_PUB_DMC_2X_CGM_SEL                                                     0x400
#define MASK_AON_APB_PUB_DMC_1X_CGM_SEL                                                     0x200
#define MASK_AON_APB_PUB_DFS_SWITCH_WAIT_TIME                                               0x1fe
#define MASK_AON_APB_DMC_CKG_SEL_LOAD                                                       0x1
#define MASK_AON_APB_CGM_DMC_SEL                                                            0x1c0
#define MASK_AON_APB_CGM_DMC_2X_DIV                                                         0x3c
#define MASK_AON_APB_CGM_DMC_1X_DIV                                                         0x2
#define MASK_AON_APB_CGM_DMC_SEL_HW_EN                                                      0x1
#define MASK_AON_APB_PUBCP_SIM2_AON_TOP_EB                                                  0x80000
#define MASK_AON_APB_PUBCP_SIM1_AON_TOP_EB                                                  0x40000
#define MASK_AON_APB_PUBCP_SIM0_AON_TOP_EB                                                  0x20000
#define MASK_AON_APB_AP_SIM_AON_TOP_EB                                                      0x10000
#define MASK_AON_APB_AP_DAP_EB                                                              0x8000
#define MASK_AON_APB_BSMTMR_EB                                                              0x4000
#define MASK_AON_APB_ANLG_APB_EB                                                            0x2000
#define MASK_AON_APB_PIN_APB_EB                                                             0x1000
#define MASK_AON_APB_ANLG_EB                                                                0x800
#define MASK_AON_APB_BUSMON_DMA_EB                                                          0x400
#define MASK_AON_APB_SERDES_DPHY_REF_EB                                                     0x200
#define MASK_AON_APB_SERDES_DPHY_CFG_EB                                                     0x100
#define MASK_AON_APB_ROSC_EB                                                                0x80
#define MASK_AON_APB_PUB_REG_EB                                                             0x40
#define MASK_AON_APB_DMC_EB                                                                 0x20
#define MASK_AON_APB_CSSYS_EB                                                               0x10
#define MASK_AON_APB_RFTI_RX_EB                                                             0x8
#define MASK_AON_APB_RFTI_TX_EB                                                             0x4
#define MASK_AON_APB_WCDMA_ICI_EB                                                           0x2
#define MASK_AON_APB_WCDMA_EB                                                               0x1
#define MASK_AON_APB_ROSC_NUM                                                               0xffff000
#define MASK_AON_APB_ROSC_EN                                                                0x1
#define MASK_AON_APB_ROSC_CNT                                                               0x1fffe
#define MASK_AON_APB_ROSC_VALID                                                             0x1
#define MASK_AON_APB_ANALOG_MPLL_DPLL_TOP_RSV                                               0x7ff
#define MASK_AON_APB_AON_CHIP_ID0                                                           0xffffffff
#define MASK_AON_APB_AON_CHIP_ID1                                                           0xffffffff
#define MASK_AON_APB_AON_PLAT_ID0                                                           0xffffffff
#define MASK_AON_APB_AON_PLAT_ID1                                                           0xffffffff
#define MASK_AON_APB_AON_IMPL_ID                                                            0xffffffff
#define MASK_AON_APB_AON_MFT_ID                                                             0xffffffff
#define MASK_AON_APB_AON_VER_ID                                                             0xffffffff
#define MASK_AON_APB_AON_CHIP_ID                                                            0xffffffff
#define MASK_AON_APB_CCIR_SE                                                                0x2
#define MASK_AON_APB_CCIR_IE                                                                0x1
#define MASK_AON_APB_PLL_BG_RSV                                                             0x30
#define MASK_AON_APB_PLL_BG_RBIAS_EN                                                        0x8
#define MASK_AON_APB_PLL_BG_PD                                                              0x4
#define MASK_AON_APB_PLL_BG_IEXT_IBEN                                                       0x2
#define MASK_AON_APB_PLL_CON_BG                                                             0x1
#define MASK_AON_APB_LVDSDIS_LOG_SEL                                                        0x6
#define MASK_AON_APB_LVDSDIS_DBG_SEL                                                        0x1
#define MASK_AON_APB_DJTAG_AON_SEL                                                          0x40
#define MASK_AON_APB_DJTAG_PUB_SEL                                                          0x20
#define MASK_AON_APB_DJTAG_PUBCP_SEL                                                        0x10
#define MASK_AON_APB_DJTAG_WTLCP_SEL                                                        0x8
#define MASK_AON_APB_DJTAG_GPU_SEL                                                          0x4
#define MASK_AON_APB_DJTAG_MM_SEL                                                           0x2
#define MASK_AON_APB_DJTAG_AP_SEL                                                           0x1
#define MASK_AON_APB_CM4_SYS_SOFT_RST                                                       0x10
#define MASK_AON_APB_CM4_CORE_SOFT_RST                                                      0x1
#define MASK_AON_APB_PUBCP_WTLCP_ADDR_MSB                                                   0xf
#define MASK_AON_APB_AON_DMA_INT_CM4_EN                                                     0x40
#define MASK_AON_APB_AON_DMA_INT_AP_EN                                                      0x1
#define MASK_AON_APB_PUBCP_PUB_AUTO_GATE_EN                                                 0x80000
#define MASK_AON_APB_WTLCP_PUB_AUTO_GATE_EN                                                 0x40000
#define MASK_AON_APB_AP_PUB_AUTO_GATE_EN                                                    0x20000
#define MASK_AON_APB_AON_APB_PUB_AUTO_GATE_EN                                               0x10000
#define MASK_AON_APB_PUBCP_EMC_AUTO_GATE_EN                                                 0x8
#define MASK_AON_APB_WTLCP_EMC_AUTO_GATE_EN                                                 0x4
#define MASK_AON_APB_AP_EMC_AUTO_GATE_EN                                                    0x2
#define MASK_AON_APB_CA53_EMC_AUTO_GATE_EN                                                  0x1
#define MASK_AON_APB_CM4_CFG_BUS_SLEEP                                                      0x1
#define MASK_AON_APB_BSMTMR_SOFT_RST                                                        0x40000
#define MASK_AON_APB_WTLCP_TDSP_CORE_SRST                                                   0x20000
#define MASK_AON_APB_WTLCP_LDSP_CORE_SRST                                                   0x10000
#define MASK_AON_APB_WCN_DJTAG_SOFT_RST                                                     0x8000
#define MASK_AON_APB_ANLG_SOFT_RST                                                          0x4000
#define MASK_AON_APB_SERDES_DPHY_APB_SOFT_RST                                               0x2000
#define MASK_AON_APB_BUSMON_DMA_SOFT_RST                                                    0x1000
#define MASK_AON_APB_SERDES_DPHY_SOFT_RST                                                   0x800
#define MASK_AON_APB_CROSS_TRIG_SOFT_RST                                                    0x400
#define MASK_AON_APB_SERDES_SOFT_RST                                                        0x200
#define MASK_AON_APB_DBG_SOFT_RST                                                           0x100
#define MASK_AON_APB_DJTAG_SOFT_RST                                                         0x80
#define MASK_AON_APB_AON_DJTAG_SOFT_RST                                                     0x40
#define MASK_AON_APB_PUB_DJTAG_SOFT_RST                                                     0x20
#define MASK_AON_APB_GPU_DJTAG_SOFT_RST                                                     0x10
#define MASK_AON_APB_MM_DJTAG_SOFT_RST                                                      0x8
#define MASK_AON_APB_PUBCP_DJTAG_SOFT_RST                                                   0x4
#define MASK_AON_APB_WTLCP_DJTAG_SOFT_RST                                                   0x2
#define MASK_AON_APB_AP_DJTAG_SOFT_RST                                                      0x1
#define MASK_AON_APB_ALL_PLL_TEST_EB                                                        0x40000
#define MASK_AON_APB_LVDSRF_CALI_EB                                                         0x20000
#define MASK_AON_APB_RFTI2_LTH_EB                                                           0x10000
#define MASK_AON_APB_RFTI2_XO_EB                                                            0x8000
#define MASK_AON_APB_RFTI1_LTH_EB                                                           0x4000
#define MASK_AON_APB_RFTI1_XO_EB                                                            0x2000
#define MASK_AON_APB_RFTI_SBI_EB                                                            0x1000
#define MASK_AON_APB_TMR_EB                                                                 0x800
#define MASK_AON_APB_DET_32K_EB                                                             0x400
#define MASK_AON_APB_AP_HS_SPI_EB                                                           0x200
#define MASK_AON_APB_CSSYS_CA53_EB                                                          0x100
#define MASK_AON_APB_CGM_TSEN_EN                                                            0x1
#define MASK_AON_APB_CP_SDIO_ENABLE                                                         0x4
#define MASK_AON_APB_AP_SDIO_ENABLE                                                         0x2
#define MASK_AON_APB_SDIO_MODULE_SEL                                                        0x1
#define MASK_AON_APB_CGM_MPLL_CA53_FORCE_EN                                                 0x200
#define MASK_AON_APB_CGM_MPLL_CA53_AUTO_GATE_SEL                                            0x100
#define MASK_AON_APB_MPLL_WAIT_FORCE_EN                                                     0x4
#define MASK_AON_APB_MPLL_WAIT_AUTO_GATE_SEL                                                0x2
#define MASK_AON_APB_MBOX_AUTO_GATE_SEL                                                     0x40000000
#define MASK_AON_APB_CGM_MM_ISP_FORCE_EN                                                    0x20000000
#define MASK_AON_APB_CGM_MM_ISP_AUTO_GATE_SEL                                               0x10000000
#define MASK_AON_APB_CGM_AON_APB_PUB_FORCE_EN                                               0x8000000
#define MASK_AON_APB_CGM_AON_APB_PUB_AUTO_GATE_SEL                                          0x4000000
#define MASK_AON_APB_CGM_AON_APB_WCN_FORCE_EN                                               0x2000000
#define MASK_AON_APB_CGM_AON_APB_WCN_AUTO_GATE_SEL                                          0x1000000
#define MASK_AON_APB_CGM_AON_APB_PUBCP_FORCE_EN                                             0x800000
#define MASK_AON_APB_CGM_AON_APB_PUBCP_AUTO_GATE_SEL                                        0x400000
#define MASK_AON_APB_CGM_AON_APB_WTLCP_FORCE_EN                                             0x200000
#define MASK_AON_APB_CGM_AON_APB_WTLCP_AUTO_GATE_SEL                                        0x100000
#define MASK_AON_APB_CGM_AON_APB_AP_FORCE_EN                                                0x80000
#define MASK_AON_APB_CGM_AON_APB_AP_AUTO_GATE_SEL                                           0x40000
#define MASK_AON_APB_CGM_AP_AXI_FORCE_EN                                                    0x20000
#define MASK_AON_APB_CGM_AP_AXI_AUTO_GATE_SEL                                               0x10000
#define MASK_AON_APB_CGM_AP_MM_ROOT_FORCE_EN                                                0x8000
#define MASK_AON_APB_CGM_AP_MM_ROOT_AUTO_GATE_SEL                                           0x4000
#define MASK_AON_APB_CGM_AP_MM_AP_FORCE_EN                                                  0x2000
#define MASK_AON_APB_CGM_AP_MM_AP_AUTO_GATE_SEL                                             0x1000
#define MASK_AON_APB_CGM_AP_MM_MM_FORCE_EN                                                  0x800
#define MASK_AON_APB_CGM_AP_MM_MM_AUTO_GATE_SEL                                             0x400
#define MASK_AON_APB_CGM_AP_MM_GPU_FORCE_EN                                                 0x200
#define MASK_AON_APB_CGM_AP_MM_GPU_AUTO_GATE_SEL                                            0x100
#define MASK_AON_APB_CGM_WTL_BRIDGE_FORCE_EN                                                0x80
#define MASK_AON_APB_CGM_WTL_BRIDGE_AUTO_GATE_SEL                                           0x40
#define MASK_AON_APB_CGM_NIC_GPU_FORCE_EN                                                   0x20
#define MASK_AON_APB_CGM_NIC_GPU_AUTO_GATE_SEL                                              0x10
#define MASK_AON_APB_CGM_WCN_ROOT_FORCE_EN                                                  0x8
#define MASK_AON_APB_CGM_WCN_ROOT_AUTO_GATE_SEL                                             0x4
#define MASK_AON_APB_CGM_WCN_SYS_312M_AON_FORCE_EN                                          0x2
#define MASK_AON_APB_CGM_WCN_SYS_312M_AON_AUTO_GATE_SEL                                     0x1
#define MASK_AON_APB_CGM_WCDMA_ROOT_FORCE_EN                                                0x20
#define MASK_AON_APB_CGM_WCDMA_ROOT_AUTO_GATE_SEL                                           0x10
#define MASK_AON_APB_CGM_WCDMA_PUBCP_FORCE_EN                                               0x8
#define MASK_AON_APB_CGM_WCDMA_PUBCP_AUTO_GATE_SEL                                          0x4
#define MASK_AON_APB_CGM_WCDMA_WTLCP_FORCE_EN                                               0x2
#define MASK_AON_APB_CGM_WCDMA_WTLCP_AUTO_GATE_SEL                                          0x1
#define MASK_AON_APB_GPLL_RES                                                               0x3fc00000
#define MASK_AON_APB_GPLL_LOCK_DONE                                                         0x200000
#define MASK_AON_APB_GPLL_DIV_S                                                             0x100000
#define MASK_AON_APB_GPLL_MOD_EN                                                            0x80000
#define MASK_AON_APB_GPLL_SDM_EN                                                            0x40000
#define MASK_AON_APB_GPLL_LPF                                                               0x38000
#define MASK_AON_APB_GPLL_IBIAS                                                             0x1800
#define MASK_AON_APB_GPLL_N                                                                 0x7ff
#define MASK_AON_APB_GPLL_POSTDIV                                                           0x40000000
#define MASK_AON_APB_GPLL_NINT                                                              0x3f800000
#define MASK_AON_APB_GPLL_KINT                                                              0x7fffff
#define MASK_AON_APB_RPLL_LOCK_DONE                                                         0x200000
#define MASK_AON_APB_RPLL_DIV_S                                                             0x100000
#define MASK_AON_APB_RPLL_MOD_EN                                                            0x80000
#define MASK_AON_APB_RPLL_SDM_EN                                                            0x40000
#define MASK_AON_APB_RPLL_LPF                                                               0x38000
#define MASK_AON_APB_RPLL_REFIN                                                             0x6000
#define MASK_AON_APB_RPLL_IBIAS                                                             0x1800
#define MASK_AON_APB_RPLL_N                                                                 0x7ff
#define MASK_AON_APB_RPLL_NINT                                                              0x3f800000
#define MASK_AON_APB_RPLL_KINT                                                              0x7fffff
#define MASK_AON_APB_RPLL_RES                                                               0x7fff0000
#define MASK_AON_APB_RPLL_26M_SEL                                                           0x80
#define MASK_AON_APB_RPLL_DIV1_EN                                                           0x40
#define MASK_AON_APB_RPLL_26M_DIV                                                           0x3f
#define MASK_AON_APB_THM0_CALI_RSVD                                                         0xff
#define MASK_AON_APB_THM1_CALI_RSVD                                                         0xff
#define MASK_AON_APB_BUSMON_DMA_CNT_START                                                   0x1
#define MASK_AON_APB_ANALOG_PLL_RSV                                                         0xffff0000
#define MASK_AON_APB_ANALOG_TESTMUX                                                         0xffff
#define MASK_AON_APB_ANALOG_BB_RSV                                                          0xffff
#define MASK_AON_APB_RPLL_BIST_CNT                                                          0xffff0000
#define MASK_AON_APB_RPLL_BIST_CTRL                                                         0x3fe
#define MASK_AON_APB_RPLL_BIST_EN                                                           0x1
#define MASK_AON_APB_MPLL_BIST_CNT                                                          0xffff0000
#define MASK_AON_APB_MPLL_BIST_CTRL                                                         0x3fe
#define MASK_AON_APB_MPLL_BIST_EN                                                           0x1
#define MASK_AON_APB_DPLL_BIST_CNT                                                          0xffff0000
#define MASK_AON_APB_DPLL_BIST_CTRL                                                         0x3fe
#define MASK_AON_APB_DPLL_BIST_EN                                                           0x1
#define MASK_AON_APB_GPLL_BIST_CNT                                                          0xffff0000
#define MASK_AON_APB_GPLL_BIST_CTRL                                                         0x3fe
#define MASK_AON_APB_GPLL_BIST_EN                                                           0x1
#define MASK_AON_APB_TWPLL_BIST_CNT                                                         0xffff0000
#define MASK_AON_APB_TWPLL_BIST_CTRL                                                        0x3fe
#define MASK_AON_APB_TWPLL_BIST_EN                                                          0x1
#define MASK_AON_APB_LPLL_BIST_CNT                                                          0xffff0000
#define MASK_AON_APB_LPLL_BIST_CTRL                                                         0x3fe
#define MASK_AON_APB_LPLL_BIST_EN                                                           0x1
#define MASK_AON_APB_DPLL_PRE_DIV_MONITOR_GATE_AUTO_EN_STATUS                               0x6000
#define MASK_AON_APB_DPLL_PRE_DIV_MONITOR_DIV_AUTO_EN_STATUS                                0x1000
#define MASK_AON_APB_DPLL_PRE_DIV_MONITOR_WAIT_EN_STATUS                                    0x800
#define MASK_AON_APB_CGM_DPLL_40M_AON_FORCE_EN                                              0x400
#define MASK_AON_APB_CGM_DPLL_40M_AON_AUTO_GATE_SEL                                         0x200
#define MASK_AON_APB_CGM_DPLL_AON_FORCE_EN                                                  0x100
#define MASK_AON_APB_CGM_DPLL_AON_AUTO_GATE_SEL                                             0x80
#define MASK_AON_APB_DPLL_DIV_40M_FORCE_EN                                                  0x10
#define MASK_AON_APB_DPLL_DIV_40M_AUTO_GATE_SEL                                             0x8
#define MASK_AON_APB_DPLL_WAIT_FORCE_EN                                                     0x4
#define MASK_AON_APB_DPLL_WAIT_AUTO_GATE_SEL                                                0x2
#define MASK_AON_APB_CPPLL_RES                                                              0x3fc00000
#define MASK_AON_APB_CPPLL_LOCK_DONE                                                        0x200000
#define MASK_AON_APB_CPPLL_DIV_S                                                            0x100000
#define MASK_AON_APB_CPPLL_MOD_EN                                                           0x80000
#define MASK_AON_APB_CPPLL_SDM_EN                                                           0x40000
#define MASK_AON_APB_CPPLL_LPF                                                              0x38000
#define MASK_AON_APB_CPPLL_IBIAS                                                            0x1800
#define MASK_AON_APB_CPPLL_N                                                                0x7ff
#define MASK_AON_APB_CPPLL_POSTDIV                                                          0x40000000
#define MASK_AON_APB_CPPLL_NINT                                                             0x3f800000
#define MASK_AON_APB_CPPLL_KINT                                                             0x7fffff
#define MASK_AON_APB_CPPLL_BIST_CNT                                                         0xffff0000
#define MASK_AON_APB_CPPLL_BIST_CTRL                                                        0x3fe
#define MASK_AON_APB_CPPLL_BIST_EN                                                          0x1
#define MASK_AON_APB_MPLL_CCS_CTRL                                                          0xff
#define MASK_AON_APB_DPLL_CCS_CTRL                                                          0xff
#define MASK_AON_APB_GPLL_CCS_CTRL                                                          0xff
#define MASK_AON_APB_CP_DAP_PAD_SEL                                                         0x3
#define MASK_AON_APB_CA53_SPNIDEN                                                           0xf000
#define MASK_AON_APB_CA53_SPIDEN                                                            0xf00
#define MASK_AON_APB_CA53_NIDEN                                                             0xf0
#define MASK_AON_APB_CA53_DBGEN                                                             0xf
#define MASK_AON_APB_DAP_DEVICEEN                                                           0x80000000
#define MASK_AON_APB_DAP_DBGEN                                                              0x40000000
#define MASK_AON_APB_DAP_SPIDBGEN                                                           0x20000000
#define MASK_AON_APB_GNSS_CM4_DBGEN                                                         0x800
#define MASK_AON_APB_BTWF_CM4_DBGEN                                                         0x400
#define MASK_AON_APB_TG_JTAG_EN                                                             0x200
#define MASK_AON_APB_LTE_JTAG_EN                                                            0x100
#define MASK_AON_APB_AON_CM4_DBGEN                                                          0x80
#define MASK_AON_APB_DJTAG_EN                                                               0x40
#define MASK_AON_APB_AG_JTAG_EN                                                             0x20
#define MASK_AON_APB_MJTAG_EN                                                               0x10
#define MASK_AON_APB_CSSYS_NIDEN                                                            0x8
#define MASK_AON_APB_CSSYS_SPNIDEN                                                          0x4
#define MASK_AON_APB_CSSYS_SPIDEN                                                           0x2
#define MASK_AON_APB_CSSYS_DBGEN                                                            0x1
#define MASK_AON_APB_DAP_DEVICEEN_S                                                         0x2000000
#define MASK_AON_APB_DAP_DBGEN_S                                                            0x1000000
#define MASK_AON_APB_DAP_SPIDBGEN_S                                                         0x800000
#define MASK_AON_APB_GNSS_CM4_DBGEN_S                                                       0x80000
#define MASK_AON_APB_BTWF_CM4_DBGEN_S                                                       0x40000
#define MASK_AON_APB_AON_CM4_DBGEN_S                                                        0x20000
#define MASK_AON_APB_CR5_DBGEN_S                                                            0x10000
#define MASK_AON_APB_CR5_NIDEN_S                                                            0x8000
#define MASK_AON_APB_CSSYS_DBGEN_S                                                          0x4000
#define MASK_AON_APB_CSSYS_NIDEN_S                                                          0x2000
#define MASK_AON_APB_CSSYS_SPIDEN_S                                                         0x1000
#define MASK_AON_APB_CSSYS_SPNIDEN_S                                                        0x800
#define MASK_AON_APB_CA53_DBGEN_S                                                           0x400
#define MASK_AON_APB_CA53_NIDEN_S                                                           0x200
#define MASK_AON_APB_CA53_SPIDEN_S                                                          0x100
#define MASK_AON_APB_CA53_SPNIDEN_S                                                         0x80
#define MASK_AON_APB_DJTAG_EN_S                                                             0x4
#define MASK_AON_APB_AG_JTAG_EN_S                                                           0x2
#define MASK_AON_APB_MJTAG_EN_S                                                             0x1
#define MASK_AON_APB_CR5_NIDEN                                                              0x2
#define MASK_AON_APB_CR5_DBGEN                                                              0x1
#define MASK_AON_APB_DBGSYS_CSSYS_STM_NSGUAREN                                              0x1
#define MASK_AON_APB_WTLCP_AON_FRC_WSYS_LT_STOP                                             0x10
#define MASK_AON_APB_WTLCP_AON_FRC_WSYS_STOP                                                0x8
#define MASK_AON_APB_WTLCP_WCMDA_EB                                                         0x10000
#define MASK_AON_APB_WCDMA_AUTO_GATE_EN                                                     0x100
#define MASK_AON_APB_WTLCP_LDSP_BOOT_VECTOR                                                 0xffffffff
#define MASK_AON_APB_WTLCP_STCK_LDSP                                                        0x2000
#define MASK_AON_APB_WTLCP_STMS_LDSP                                                        0x1000
#define MASK_AON_APB_WTLCP_STDO_LDSP                                                        0x800
#define MASK_AON_APB_WTLCP_STDI_LDSP                                                        0x400
#define MASK_AON_APB_WTLCP_STRTCK_LDSP                                                      0x200
#define MASK_AON_APB_WTLCP_SW_JTAG_ENA_LDSP                                                 0x100
#define MASK_AON_APB_WTLCP_LDSP_EXTERNAL_WAIT                                               0x2
#define MASK_AON_APB_WTLCP_LDSP_BOOT                                                        0x1
#define MASK_AON_APB_WTLCP_TDSP_BOOT_VECTOR                                                 0xffffffff
#define MASK_AON_APB_WTLCP_STCK_TDSP                                                        0x2000
#define MASK_AON_APB_WTLCP_STMS_TDSP                                                        0x1000
#define MASK_AON_APB_WTLCP_STDO_TDSP                                                        0x800
#define MASK_AON_APB_WTLCP_STDI_TDSP                                                        0x400
#define MASK_AON_APB_WTLCP_STRTCK_TDSP                                                      0x200
#define MASK_AON_APB_WTLCP_SW_JTAG_ENA_TDSP                                                 0x100
#define MASK_AON_APB_WTLCP_TDSP_EXTERNAL_WAIT                                               0x2
#define MASK_AON_APB_WTLCP_TDSP_BOOT                                                        0x1
#define MASK_AON_APB_PUBCP_SYST_RTC_EB                                                      0x800
#define MASK_AON_APB_PUBCP_TMR_EB                                                           0x400
#define MASK_AON_APB_PUBCP_TMR_RTC_EB                                                       0x200
#define MASK_AON_APB_PUBCP_SYST_EB                                                          0x100
#define MASK_AON_APB_PUBCP_WDG_EB                                                           0x80
#define MASK_AON_APB_PUBCP_WDG_RTC_EB                                                       0x40
#define MASK_AON_APB_PUBCP_ARCH_RTC_EB                                                      0x20
#define MASK_AON_APB_PUBCP_EIC_EB                                                           0x10
#define MASK_AON_APB_PUBCP_EIC_RTCDV5_EB                                                    0x8
#define MASK_AON_APB_PUBCP_EIC_RTC_EB                                                       0x4
#define MASK_AON_APB_PUBCP_CR5_CORE_SOFT_RST                                                0x400
#define MASK_AON_APB_PUBCP_CR5_DBG_SOFT_RST                                                 0x200
#define MASK_AON_APB_PUBCP_CR5_ETM_SOFT_RST                                                 0x100
#define MASK_AON_APB_PUBCP_CR5_MP_SOFT_RST                                                  0x80
#define MASK_AON_APB_PUBCP_CR5_CS_DBG_SOFT_RST                                              0x40
#define MASK_AON_APB_PUBCP_TMR_SOFT_RST                                                     0x20
#define MASK_AON_APB_PUBCP_SYST_SOFT_RST                                                    0x10
#define MASK_AON_APB_PUBCP_WDG_SOFT_RST                                                     0x8
#define MASK_AON_APB_PUBCP_EIC_SOFT_RST                                                     0x4
#define MASK_AON_APB_AON_ACCESS_PUBCP                                                       0x2000
#define MASK_AON_APB_PUBCP_CR5_STANDBYWFI_N                                                 0x1000
#define MASK_AON_APB_PUBCP_CR5_STANDBYWFE_N                                                 0x800
#define MASK_AON_APB_PUBCP_CR5_CLKSTOPPED0_N                                                0x400
#define MASK_AON_APB_PUBCP_CR5_L2IDLE                                                       0x200
#define MASK_AON_APB_PUBCP_CR5_VALIRQ0_N                                                    0x100
#define MASK_AON_APB_PUBCP_CR5_VALFIQ0_N                                                    0x80
#define MASK_AON_APB_PUBCP_CR5_STOP                                                         0x40
#define MASK_AON_APB_PUBCP_CR5_CSYSACK_ATB                                                  0x20
#define MASK_AON_APB_PUBCP_CR5_CACTIVE_ATB                                                  0x10
#define MASK_AON_APB_PUBCP_CR5_CSSYNC_REQ                                                   0x8
#define MASK_AON_APB_PUBCP_CR5_CSYSREQ_ATB                                                  0x4
#define MASK_AON_APB_PUBCP_CR5_NODBGCLK                                                     0x2
#define MASK_AON_APB_PUBCP_CR5_CFGEE                                                        0x1
#define MASK_AON_APB_MDAR_DBG_MOD_SEL                                                       0xff000000
#define MASK_AON_APB_MDAR_DBG_SIG_SEL                                                       0xff0000
#define MASK_AON_APB_MDAR_HSDL_CFG                                                          0xffffffff
#define MASK_AON_APB_AON_DBG_MOD_SEL                                                        0x100
#define MASK_AON_APB_AON_DBG_SIG_SEL                                                        0xff
#define MASK_AON_APB_SUBSYS_DBG_SEL                                                         0x7
#define MASK_AON_APB_AP_FRC_STOP_ACK                                                        0x100
#define MASK_AON_APB_AP_FRC_STOP_REQ                                                        0x1
#define MASK_AON_APB_WTLCP_FRC_STOP_ACK                                                     0x100
#define MASK_AON_APB_WTLCP_FRC_STOP_REQ                                                     0x1
#define MASK_AON_APB_PUBCP_FRC_STOP_ACK                                                     0x100
#define MASK_AON_APB_PUBCP_FRC_STOP_REQ                                                     0x1
#define MASK_AON_APB_RFTI_SOFT_RST                                                          0x10
#define MASK_AON_APB_LVDSRF_CALI_SOFT_RST                                                   0x8
#define MASK_AON_APB_RFTI2_LTH_SOFT_RST                                                     0x4
#define MASK_AON_APB_RFTI1_LTH_SOFT_RST                                                     0x2
#define MASK_AON_APB_RFTI_SBI_SOFT_RST                                                      0x1
#define MASK_AON_APB_WTLCP_WCDMA_AUTO_GATE_EN                                               0x8
#define MASK_AON_APB_WTLCP_WCDMA_SOFT_GATE_DIS                                              0x4
#define MASK_AON_APB_PUBCP_WCDMA_AUTO_GATE_EN                                               0x2
#define MASK_AON_APB_PUBCP_WCDMA_SOFT_GATE_DIS                                              0x1
#define MASK_AON_APB_LPLL_CLKOUT_EN                                                         0x20000000
#define MASK_AON_APB_LPLL_DIV1_EN                                                           0x10000000
#define MASK_AON_APB_LPLL_DIV2_EN                                                           0x8000000
#define MASK_AON_APB_LPLL_DIV3_EN                                                           0x4000000
#define MASK_AON_APB_LPLL_DIV5_EN                                                           0x2000000
#define MASK_AON_APB_TWPLL_CLKOUT_EN                                                        0x1000000
#define MASK_AON_APB_TWPLL_DIV1_EN                                                          0x800000
#define MASK_AON_APB_TWPLL_DIV2_EN                                                          0x400000
#define MASK_AON_APB_TWPLL_DIV3_EN                                                          0x200000
#define MASK_AON_APB_TWPLL_DIV5_EN                                                          0x100000
#define MASK_AON_APB_TWPLL_DIV7_EN                                                          0x80000
#define MASK_AON_APB_GPLL_CLKOUT_EN                                                         0x40000
#define MASK_AON_APB_DPLL_CLKOUT_EN                                                         0x20000
#define MASK_AON_APB_MPLL_CLKOUT_EN                                                         0x10000
#define MASK_AON_APB_LPLL_CLKOUT_AUTO_GATE_DIS                                              0x2000
#define MASK_AON_APB_LPLL_DIV1_AUTO_GATE_DIS                                                0x1000
#define MASK_AON_APB_LPLL_DIV2_AUTO_GATE_DIS                                                0x800
#define MASK_AON_APB_LPLL_DIV3_AUTO_GATE_DIS                                                0x400
#define MASK_AON_APB_LPLL_DIV5_AUTO_GATE_DIS                                                0x200
#define MASK_AON_APB_TWPLL_CLKOUT_AUTO_GATE_DIS                                             0x100
#define MASK_AON_APB_TWPLL_DIV1_AUTO_GATE_DIS                                               0x80
#define MASK_AON_APB_TWPLL_DIV2_AUTO_GATE_DIS                                               0x40
#define MASK_AON_APB_TWPLL_DIV3_AUTO_GATE_DIS                                               0x20
#define MASK_AON_APB_TWPLL_DIV5_AUTO_GATE_DIS                                               0x10
#define MASK_AON_APB_TWPLL_DIV7_AUTO_GATE_DIS                                               0x8
#define MASK_AON_APB_GPLL_CLKOUT_AUTO_GATE_DIS                                              0x4
#define MASK_AON_APB_DPLL_CLKOUT_AUTO_GATE_DIS                                              0x2
#define MASK_AON_APB_MPLL_CLKOUT_AUTO_GATE_DIS                                              0x1
#define MASK_AON_APB_MDAR_PMU_RPLL_CFG_SEL                                                  0x1000
#define MASK_AON_APB_LVDSRF_CFG_SEL                                                         0x800
#define MASK_AON_APB_LVDSRF_PLL_CFG_SEL                                                     0x400
#define MASK_AON_APB_RPLL_CFG_SEL                                                           0x200
#define MASK_AON_APB_LPLL_CFG_SEL                                                           0x100
#define MASK_AON_APB_TWPLL_CFG_SEL                                                          0x80
#define MASK_AON_APB_GPLL_CFG_SEL                                                           0x40
#define MASK_AON_APB_DPLL_CFG_SEL                                                           0x20
#define MASK_AON_APB_MPLL_CFG_SEL                                                           0x10
#define MASK_AON_APB_AAPC_CFG_SEL                                                           0x4
#define MASK_AON_APB_BB_BG_CFG_SEL                                                          0x2
#define MASK_AON_APB_XTAL_SIN_CFG_SEL                                                       0x1
#define MASK_AON_APB_CPPLL_PD                                                               0x1000
#define MASK_AON_APB_LVDSRF_PD                                                              0x800
#define MASK_AON_APB_LVDSRF_PLL_PD                                                          0x400
#define MASK_AON_APB_RPLL_PD                                                                0x200
#define MASK_AON_APB_LPLL_PD                                                                0x100
#define MASK_AON_APB_TWPLL_PD                                                               0x80
#define MASK_AON_APB_GPLL_PD                                                                0x40
#define MASK_AON_APB_DPLL_PD                                                                0x20
#define MASK_AON_APB_MPLL_PD                                                                0x10
#define MASK_AON_APB_AAPC_PD                                                                0x8
#define MASK_AON_APB_BB_BG_PD                                                               0x4
#define MASK_AON_APB_XTAL_32M_BUF_PD                                                        0x2
#define MASK_AON_APB_XTAL_26M_BUF_PD                                                        0x1
#define MASK_AON_APB_CPPLL_RST                                                              0x1000
#define MASK_AON_APB_LVDSRF_RST                                                             0x800
#define MASK_AON_APB_LVDSRF_PLL_RST                                                         0x400
#define MASK_AON_APB_RPLL_RST                                                               0x200
#define MASK_AON_APB_LPLL_RST                                                               0x100
#define MASK_AON_APB_TWPLL_RST                                                              0x80
#define MASK_AON_APB_GPLL_RST                                                               0x40
#define MASK_AON_APB_DPLL_RST                                                               0x20
#define MASK_AON_APB_MPLL_RST                                                               0x10
#define MASK_AON_APB_BB_BG_RST                                                              0x2
#define MASK_AON_APB_AAPC_G1                                                                0x3000000
#define MASK_AON_APB_AAPC_G0                                                                0xc00000
#define MASK_AON_APB_AAPC_SEL                                                               0x200000
#define MASK_AON_APB_AAPC_BPRES                                                             0x100000
#define MASK_AON_APB_APCOUT_SEL                                                             0x8000
#define MASK_AON_APB_AAPC_LOW_V_CON                                                         0x4000
#define MASK_AON_APB_AAPC_D                                                                 0x3fff
#define MASK_AON_APB_DAP_DJTAG_EN                                                           0x1
#define MASK_AON_APB_LTE_PCCSCC_RFTI_CLK_SW_CFG                                             0xff000000
#define MASK_AON_APB_LPLL1_CLKOUT_SW                                                        0x800000
#define MASK_AON_APB_LPLL0_CLKOUT_SW                                                        0x400000
#define MASK_AON_APB_INT_PUB_HARDWARE_DFS_EXIT_EN                                           0x80000000
#define MASK_AON_APB_INT_PUB_DFS_COMPLET_EN                                                 0x40000000
#define MASK_AON_APB_INT_PUB_DFS_ERROR_EN                                                   0x20000000
#define MASK_AON_APB_INT_SLV_FW_AP_EN                                                       0x10000000
#define MASK_AON_APB_INT_MEM_FW_PUB_EN                                                      0x8000000
#define MASK_AON_APB_INT_SLV_FW_AON_EN                                                      0x4000000
#define MASK_AON_APB_INT_MEM_FW_AON_EN                                                      0x2000000
#define MASK_AON_APB_INT_BUSMON_PUB_EN                                                      0x1000000
#define MASK_AON_APB_INT_BUSMON_AP_EN                                                       0x800000
#define MASK_AON_APB_INT_BUSMON_WTLCP_EN                                                    0x400000
#define MASK_AON_APB_INT_BUSMON_PUBCP_EN                                                    0x200000
#define MASK_AON_APB_INT_BUSMON_WCN_EN                                                      0x100000
#define MASK_AON_APB_INT_WTLCP_LTE_WDG_RST_EN                                               0x80000
#define MASK_AON_APB_INT_WTLCP_TG_WDG_RST_EN                                                0x40000
#define MASK_AON_APB_INT_PCP_WDG_EN                                                         0x20000
#define MASK_AON_APB_INT_WCN_BTWF_WDG_EN                                                    0x10000
#define MASK_AON_APB_INT_WCN_GNSS_WDG_EN                                                    0x8000
#define MASK_AON_APB_INT_PWR_DOWN_ALL_EN                                                    0x4000
#define MASK_AON_APB_INT_PWR_UP_ALL_EN                                                      0x2000
#define MASK_AON_APB_INT_AP_WDG_EN                                                          0x1000
#define MASK_AON_APB_INT_CA53_WDG_EN                                                        0x800
#define MASK_AON_APB_INT_SEC_TMR_EN                                                         0x400
#define MASK_AON_APB_INT_SEC_WDG_EN                                                         0x200
#define MASK_AON_APB_INT_SEC_RTC_EN                                                         0x100
#define MASK_AON_APB_INT_SEC_REQ_DMA_EN                                                     0x80
#define MASK_AON_APB_INT_CHN_START_CHN3_EN                                                  0x40
#define MASK_AON_APB_INT_CHN_START_CHN2_EN                                                  0x20
#define MASK_AON_APB_INT_CHN_START_CHN1_EN                                                  0x10
#define MASK_AON_APB_INT_CHN_START_CHN0_EN                                                  0x8
#define MASK_AON_APB_INT_EIC_NON_LAT_EN                                                     0x4
#define MASK_AON_APB_INT_SEC_GPIO_EN                                                        0x2
#define MASK_AON_APB_INT_ADI_EN                                                             0x1
#define MASK_AON_APB_INT_REQ_SEC_EIC_EN                                                     0x8000
#define MASK_AON_APB_INT_REQ_MDAR_AP_EN                                                     0x4000
#define MASK_AON_APB_INT_REQ_DISPC_EN                                                       0x2000
#define MASK_AON_APB_INT_REQ_GSP_EN                                                         0x1000
#define MASK_AON_APB_INT_ANA_EN                                                             0x800
#define MASK_AON_APB_INT_DFI_BUS_MONITOR_EN                                                 0x400
#define MASK_AON_APB_INT_CM4_GPIO_EN                                                        0x200
#define MASK_AON_APB_INT_AON_DMA_CM4_EN                                                     0x100
#define MASK_AON_APB_INT_MBOX_SRC_CM4_EN                                                    0x80
#define MASK_AON_APB_INT_MBOX_TAR_CM4_EN                                                    0x40
#define MASK_AON_APB_INT_CM4_WDG_EN                                                         0x20
#define MASK_AON_APB_INT_CM4_UART_EN                                                        0x10
#define MASK_AON_APB_INT_CM4_SYST_EN                                                        0x8
#define MASK_AON_APB_INT_CM4_TMR_EN                                                         0x4
#define MASK_AON_APB_INT_PWR_UP_PUB_EN                                                      0x2
#define MASK_AON_APB_INT_PWR_UP_AP_EN                                                       0x1
#define MASK_AON_APB_AON_MTX_MAIN_LP_NUM                                                    0x1fffe
#define MASK_AON_APB_AON_MTX_MAIN_LP_EB                                                     0x1
#define MASK_AON_APB_AON_MTX_M0_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_M0_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_M1_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_M1_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_M2_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_M2_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_M3_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_M3_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_M4_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_M4_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_M5_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_M5_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_S0_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_S0_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_S1_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_S1_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_S2_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_S2_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_S3_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_S3_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_S4_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_S4_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_S5_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_S5_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_S6_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_S6_LP_EB                                                       0x1
#define MASK_AON_APB_AON_MTX_S7_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_S7_LP_EB                                                       0x1
#define MASK_AON_APB_GPU2DDR_ASYNC_BRIDGE_LP_NUM                                            0x1fffe
#define MASK_AON_APB_GPU2DDR_ASYNC_BRIDGE_LP_EB                                             0x1
#define MASK_AON_APB_WTLCP2DDR_ASYNC_BRIDGE_LP_NUM                                          0x1fffe
#define MASK_AON_APB_WTLCP2DDR_ASYNC_BRIDGE_LP_EB                                           0x1
#define MASK_AON_APB_WCN2DDR_ASYNC_BRIDGE_LP_NUM                                            0x1fffe
#define MASK_AON_APB_WCN2DDR_ASYNC_BRIDGE_LP_EB                                             0x1
#define MASK_AON_APB_MM2DDR_ASYNC_BRIDGE_LP_NUM                                             0x1fffe
#define MASK_AON_APB_MM2DDR_ASYNC_BRIDGE_LP_EB                                              0x1
#define MASK_AON_APB_AON2DDR_ASYNC_BRIDGE_LP_NUM                                            0x1fffe
#define MASK_AON_APB_AON2DDR_ASYNC_BRIDGE_LP_EB                                             0x1
#define MASK_AON_APB_CM4_TO_AON_AXI_LP_NUM                                                  0x1fffe
#define MASK_AON_APB_CM4_TO_AON_AXI_LP_EB                                                   0x1
#define MASK_AON_APB_THM1_INT_ADIE_EN                                                       0x20
#define MASK_AON_APB_THM0_INT_ADIE_EN                                                       0x10
#define MASK_AON_APB_THM1_OVERHEAT_ALARM_ADIE_EN                                            0x8
#define MASK_AON_APB_THM0_OVERHEAT_ALARM_ADIE_EN                                            0x4
#define MASK_AON_APB_THM1_OVERHEAT_RST_DDIE_EN                                              0x2
#define MASK_AON_APB_THM0_OVERHEAT_RST_DDIE_EN                                              0x1
#define MASK_AON_APB_SKLE_TMP0                                                              0xffffffff
#define MASK_AON_APB_SKLE_TMP1                                                              0xffffffff
#define MASK_AON_APB_SKLE_TMP2                                                              0xffffffff
#define MASK_AON_APB_SKLE_TMP3                                                              0xffffffff
#define MASK_AON_APB_DBG_PWRUP_SEL                                                          0x3
#define MASK_AON_APB_RVBAADDR0                                                              0x7fffffff
#define MASK_AON_APB_RVBAADDR1                                                              0x7fffffff
#define MASK_AON_APB_RVBAADDR2                                                              0x7fffffff
#define MASK_AON_APB_RVBAADDR3                                                              0x7fffffff
#define MASK_AON_APB_AA64NAA32                                                              0xf
#define MASK_AON_APB_CA53_EDBGRQ                                                            0xf
#define MASK_AON_APB_CP_SIM1_CLK_PL                                                         0x20
#define MASK_AON_APB_CP_SIM1_DETECT_EN                                                      0x10
#define MASK_AON_APB_CP_BAT1_DETECT_EN                                                      0x8
#define MASK_AON_APB_CP_SIM1_DETECT_POL                                                     0x4
#define MASK_AON_APB_CP_BAT1_DETECT_POL                                                     0x2
#define MASK_AON_APB_CP_SIM1_OFF_PD_EN                                                      0x1
#define MASK_AON_APB_CP_SIM2_CLK_PL                                                         0x20
#define MASK_AON_APB_CP_SIM2_DETECT_EN                                                      0x10
#define MASK_AON_APB_CP_BAT2_DETECT_EN                                                      0x8
#define MASK_AON_APB_CP_SIM2_DETECT_POL                                                     0x4
#define MASK_AON_APB_CP_BAT2_DETECT_POL                                                     0x2
#define MASK_AON_APB_CP_SIM2_OFF_PD_EN                                                      0x1
#define MASK_AON_APB_CP_SIM3_CLK_PL                                                         0x20
#define MASK_AON_APB_CP_SIM3_DETECT_EN                                                      0x10
#define MASK_AON_APB_CP_BAT3_DETECT_EN                                                      0x8
#define MASK_AON_APB_CP_SIM3_DETECT_POL                                                     0x4
#define MASK_AON_APB_CP_BAT3_DETECT_POL                                                     0x2
#define MASK_AON_APB_CP_SIM3_OFF_PD_EN                                                      0x1
#define MASK_AON_APB_AP_SIM_CLK_PL                                                          0x20
#define MASK_AON_APB_AP_SIM_DETECT_EN                                                       0x10
#define MASK_AON_APB_AP_BAT_DETECT_EN                                                       0x8
#define MASK_AON_APB_AP_SIM_DETECT_POL                                                      0x4
#define MASK_AON_APB_AP_BAT_DETECT_POL                                                      0x2
#define MASK_AON_APB_AP_SIM_OFF_PD_EN                                                       0x1
#define MASK_AON_APB_REG_DBG_BUS_SEL_AP                                                     0xff000000
#define MASK_AON_APB_REG_DBG_BUS_SEL_PUBCP                                                  0xff0000
#define MASK_AON_APB_REG_DBG_BUS_SEL_WTLCP                                                  0xff00
#define MASK_AON_APB_REG_DBG_BUS_SEL_WCN                                                    0xff
#define MASK_AON_APB_REG_DBG_BUS_SEL_PUB                                                    0xff000000
#define MASK_AON_APB_REG_DBG_BUS_SEL_MM                                                     0xff0000
#define MASK_AON_APB_REG_DBG_BUS_SEL_AON                                                    0xff00
#define MASK_AON_APB_REG_DBG_BUS_SEL_MDAR                                                   0xff
#define MASK_AON_APB_REG_DBG_MOD_SEL_WTLCP                                                  0xff0000
#define MASK_AON_APB_REG_DBG_MOD_SEL_PUBCP                                                  0xff00
#define MASK_AON_APB_REG_DBG_SYS_SEL                                                        0xff
#define MASK_AON_APB_DBG_BUS5_SEL                                                           0x3e000000
#define MASK_AON_APB_DBG_BUS4_SEL                                                           0x1f00000
#define MASK_AON_APB_DBG_BUS3_SEL                                                           0xf8000
#define MASK_AON_APB_DBG_BUS2_SEL                                                           0x7c00
#define MASK_AON_APB_DBG_BUS1_SEL                                                           0x3e0
#define MASK_AON_APB_DBG_BUS0_SEL                                                           0x1f
#define MASK_AON_APB_DBG_BUS11_SEL                                                          0x3e000000
#define MASK_AON_APB_DBG_BUS10_SEL                                                          0x1f00000
#define MASK_AON_APB_DBG_BUS9_SEL                                                           0xf8000
#define MASK_AON_APB_DBG_BUS8_SEL                                                           0x7c00
#define MASK_AON_APB_DBG_BUS7_SEL                                                           0x3e0
#define MASK_AON_APB_DBG_BUS6_SEL                                                           0x1f
#define MASK_AON_APB_DBG_BUS15_SEL                                                          0xf8000
#define MASK_AON_APB_DBG_BUS14_SEL                                                          0x7c00
#define MASK_AON_APB_DBG_BUS13_SEL                                                          0x3e0
#define MASK_AON_APB_DBG_BUS12_SEL                                                          0x1f
#define MASK_AON_APB_BONDING_OPTION                                                         0xffffffff
#define MASK_AON_APB_CE_LIFE_CYCLE                                                          0xffffffff
#define MASK_AON_APB_WCN_OSCADC_CLK_SEL                                                     0x2
#define MASK_AON_APB_WCN_TSEADC_CLK_SEL                                                     0x1
#define MASK_AON_APB_CHIP_TOP_PLL_CNT_DONE                                                  0x1
#define MASK_AON_APB_WCN_CM4_ADDR_REMAP                                                     0x3000000
#define MASK_AON_APB_WCN_GNSS_CM4_ADDR_OFFSET                                               0xffffff
#define MASK_AON_APB_WCN_RD_XTAL_REQ_SEL                                                    0x300
#define MASK_AON_APB_WCN_BTWF_SYS_EN                                                        0x80
#define MASK_AON_APB_WCN_GNSS_SYS_EN                                                        0x40
#define MASK_AON_APB_WCN_BTWF_CM4_DBGRESTART                                                0x20
#define MASK_AON_APB_WCN_BTWF_CM4_EDBGREQ                                                   0x10
#define MASK_AON_APB_WCN_OFFCHIP_XTRL_EN                                                    0x8
#define MASK_AON_APB_WCN_XTAL_DIF_SEL_H                                                     0x4
#define MASK_AON_APB_WCN_GNSS_CM4_DBGRESTART                                                0x2
#define MASK_AON_APB_WCN_GNSS_CM4_EDBGREQ                                                   0x1
#define MASK_AON_APB_DBGL1RSTDISABLE                                                        0x2
#define MASK_AON_APB_CA53_L2RSTDISABLE                                                      0x1
#define MASK_AON_APB_MPUDISABLE                                                             0x1
#define MASK_AON_APB_CM4_SLEEPING_STAT                                                      0x2
#define MASK_AON_APB_CM4_LOCKUP_STAT                                                        0x1
#define MASK_AON_APB_FUSEBOX_SELECT_BUFFER_SW                                               0x8
#define MASK_AON_APB_EFUSE_MUX_SEL_SW_DEFUALT0                                              0x4
#define MASK_AON_APB_EFUSE_MUX_SEL_SW_DEFUALT1                                              0x2
#define MASK_AON_APB_EFUSE_MUX_SEL_SW                                                       0x1
#define MASK_AON_APB_AON_APB_MASTER_BUSY                                                    0xfc
#define MASK_AON_APB_AON_APB_FREQ_CTRL_EN                                                   0x2
#define MASK_AON_APB_AON_APB_IDLE_EN                                                        0x1
#define MASK_AON_APB_CA53_SPNIDEN_NON_SEC                                                   0xf000
#define MASK_AON_APB_CA53_SPIDEN_NON_SEC                                                    0xf00
#define MASK_AON_APB_CA53_NIDEN_NON_SEC                                                     0xf0
#define MASK_AON_APB_CA53_DBGEN_NON_SEC                                                     0xf
#define MASK_AON_APB_DAP_DEVICEEN_NON_SEC                                                   0x80000000
#define MASK_AON_APB_DAP_DBGEN_NON_SEC                                                      0x40000000
#define MASK_AON_APB_DAP_SPIDBGEN_NON_SEC                                                   0x20000000
#define MASK_AON_APB_GNSS_CM4_DBGEN_NON_SEC                                                 0x800
#define MASK_AON_APB_BTWF_CM4_DBGEN_NON_SEC                                                 0x400
#define MASK_AON_APB_TG_JTAG_EN_NON_SEC                                                     0x200
#define MASK_AON_APB_LTE_JTAG_EN_NON_SEC                                                    0x100
#define MASK_AON_APB_AON_CM4_DBGEN_NON_SEC                                                  0x80
#define MASK_AON_APB_DJTAG_EN_NON_SEC                                                       0x40
#define MASK_AON_APB_AG_JTAG_EN_NON_SEC                                                     0x20
#define MASK_AON_APB_MJTAG_EN_NON_SEC                                                       0x10
#define MASK_AON_APB_CSSYS_NIDEN_NON_SEC                                                    0x8
#define MASK_AON_APB_CSSYS_SPNIDEN_NON_SEC                                                  0x4
#define MASK_AON_APB_CSSYS_SPIDEN_NON_SEC                                                   0x2
#define MASK_AON_APB_CSSYS_DBGEN_NON_SEC                                                    0x1
#define MASK_AON_APB_CR5_NIDEN_NON_SEC                                                      0x2
#define MASK_AON_APB_CR5_DBGEN_NON_SEC                                                      0x1
#define MASK_AON_APB_DBG_BUS21_SEL                                                          0x3e000000
#define MASK_AON_APB_DBG_BUS20_SEL                                                          0x1f00000
#define MASK_AON_APB_DBG_BUS19_SEL                                                          0xf8000
#define MASK_AON_APB_DBG_BUS18_SEL                                                          0x7c00
#define MASK_AON_APB_DBG_BUS17_SEL                                                          0x3e0
#define MASK_AON_APB_DBG_BUS16_SEL                                                          0x1f
#define MASK_AON_APB_DBG_BUS27_SEL                                                          0x3e000000
#define MASK_AON_APB_DBG_BUS26_SEL                                                          0x1f00000
#define MASK_AON_APB_DBG_BUS25_SEL                                                          0xf8000
#define MASK_AON_APB_DBG_BUS24_SEL                                                          0x7c00
#define MASK_AON_APB_DBG_BUS23_SEL                                                          0x3e0
#define MASK_AON_APB_DBG_BUS22_SEL                                                          0x1f
#define MASK_AON_APB_DBG_BUS31_SEL                                                          0xf8000
#define MASK_AON_APB_DBG_BUS30_SEL                                                          0x7c00
#define MASK_AON_APB_DBG_BUS29_SEL                                                          0x3e0
#define MASK_AON_APB_DBG_BUS28_SEL                                                          0x1f
#define MASK_AON_APB_INT_REQ_PWR_UP                                                         0x3ff
#define MASK_AON_APB_INT_REQ_PWR_DOWN                                                       0x3ff
#define MASK_AON_APB_CLK_CCIR_DLY_SEL                                                       0xf00
#define MASK_AON_APB_CLK_PUBCPDSP_DLY_SEL                                                   0xf0
#define MASK_AON_APB_CLK_WTLCPDSP_DLY_SEL                                                   0xf
#define MASK_AON_APB_PMU_RST_MONITOR                                                        0xffffffff
#define MASK_AON_APB_THM_RST_MONITOR                                                        0xffffffff
#define MASK_AON_APB_AP_RST_MONITOR                                                         0xffffffff
#define MASK_AON_APB_CA53_RST_MONITOR                                                       0xffffffff
#define MASK_AON_APB_BOND_OPTION0                                                           0xffffffff
#define MASK_AON_APB_DJTAG_TCK_EB                                                           0x400
#define MASK_AON_APB_RES_REG1                                                               0xffffffff
#define MASK_AON_APB_QOS_R_GPU                                                              0xf000
#define MASK_AON_APB_QOS_W_GPU                                                              0xf00
#define MASK_AON_APB_QOS_R_GSP                                                              0xf0
#define MASK_AON_APB_QOS_W_GSP                                                              0xf
#define MASK_AON_APB_BB_LDO_CAL_START                                                       0x1
#define MASK_AON_APB_HPROT_DMAW                                                             0xf0
#define MASK_AON_APB_HPROT_DMAR                                                             0xf
#define MASK_AON_APB_LVDSDIS_TXCLKDATA                                                      0x7f0000
#define MASK_AON_APB_LVDSDIS_TXCOM                                                          0x3000
#define MASK_AON_APB_LVDSDIS_TXSLEW                                                         0xc00
#define MASK_AON_APB_LVDSDIS_TXSW                                                           0x300
#define MASK_AON_APB_LVDSDIS_TXRERSER                                                       0xf8
#define MASK_AON_APB_LVDSDIS_PRE_EMP                                                        0x6
#define MASK_AON_APB_LVDSDIS_TXPD                                                           0x1
#define MASK_AON_APB_SLEEP_PLLLOCK_SEL                                                      0x80
#define MASK_AON_APB_PLL_LOCK_SEL                                                           0x70
#define MASK_AON_APB_SLEEP_DBG_SEL                                                          0xf
#define MASK_AON_APB_FUNCTST_CTRL_0                                                         0xffffffff
#define MASK_AON_APB_FUNCTST_CTRL_1                                                         0xffffffff
#define MASK_AON_APB_FUNCTST_CTRL_2                                                         0xffffffff
#define MASK_AON_APB_PCP_WDG_RST_FLAG                                                       0x20
#define MASK_AON_APB_WTLCP_LTE_WDG_RST_FLAG                                                 0x10
#define MASK_AON_APB_WTLCP_TG_WDG_RST_FLAG                                                  0x8
#define MASK_AON_APB_CA53_WDG_RST_FLAG                                                      0x2
#define MASK_AON_APB_SEC_WDG_RST_FLAG                                                       0x1
#define MASK_AON_APB_READ_ALLOC_MODE_SPRD                                                   0xf
#define MASK_AON_APB_RES_REG2                                                               0xffffffff
#define MASK_AON_APB_RES_REG3                                                               0xffffffff
#define MASK_AON_APB_RES_REG4                                                               0xffffffff
#define MASK_AON_APB_RES_REG5                                                               0xffffffff
#define MASK_AON_APB_RES_REG6                                                               0xffffffff
#define MASK_AON_APB_RES_REG7                                                               0xffffffff
#define MASK_AON_APB_AON_APB_RSV                                                            0xffffffff
#define MASK_AON_APB_FUNCTION_DMA_BOOT_ADDR                                                 0xffffffff
#define MASK_SERDES_APB_FUNC_EN_FUNC_EN                                                     0x1
#define MASK_SERDES_APB_CH_EN_CH_EN                                                         0xffff
#define MASK_SERDES_APB_FUNNEL_EN                                                           0x1
#define MASK_SERDES_APB_FSM_CUT_OFF_LEN_FSM_CUT_OFF                                         0xffff
#define MASK_SERDES_APB_CH0_MAX_LEN_CH0_MAX_LEN                                             0xffff
#define MASK_SERDES_APB_CH1_MAX_LEN_CH1_MAX_LEN                                             0xffff
#define MASK_SERDES_APB_CH2_MAX_LEN_CH2_MAX_LEN                                             0xffff
#define MASK_SERDES_APB_CH3_MAX_LEN_CH3_MAX_LEN                                             0xffff
#define MASK_SERDES_APB_CH4_MAX_LEN_CH4_MAX_LEN                                             0xffff
#define MASK_SERDES_APB_CH5_MAX_LEN_CH5_MAX_LEN                                             0xffff
#define MASK_SERDES_APB_CH6_MAX_LEN_CH6_MAX_LEN                                             0xffff
#define MASK_SERDES_APB_CH7_MAX_LEN_CH7_MAX_LEN                                             0xffff
#define MASK_SERDES_APB_CH8_MAX_LEN_CH8_MAX_LEN                                             0xffff
#define MASK_SERDES_APB_CH9_MAX_LEN_CH9_MAX_LEN                                             0xffff
#define MASK_SERDES_APB_CH10_MAX_LEN_CH10_MAX_LEN                                           0xffff
#define MASK_SERDES_APB_CH11_MAX_LEN_CH11_MAX_LEN                                           0xffff
#define MASK_SERDES_APB_CH12_MAX_LEN_CH12_MAX_LEN                                           0xffff
#define MASK_SERDES_APB_CH13_MAX_LEN_CH13_MAX_LEN                                           0xffff
#define MASK_SERDES_APB_CH14_MAX_LEN_CH14_MAX_LEN                                           0xffff
#define MASK_SERDES_APB_CH15_MAX_LEN_CH15_MAX_LEN                                           0xffff
#define MASK_SERDES_APB_CH3_LA_SAMPLE_RATE_CH3_LA_SAMPLE_RATE                               0xf
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD                                   0x10
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_REC_32MHZ_0_BUF_PD                                   0x8
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_BB_BG_PD                                             0x4
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_PD                                              0x2
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_PD                                              0x1
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_RST                                             0x1
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_REC_26MHZ_0_CUR_SEL                                  0x180000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_REC_32MHZ_0_CUR_SEL                                  0x60000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_PROBE_SEL                                            0x1f800
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_SINDRV_ENA                                           0x400
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_SINDRV_ENA_SQUARE                                    0x200
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_SINE_DRV_SEL                                         0x100
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_CLK26M_RESERVED                                      0xf0
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_REC_26MHZ_SR_TRIM                                    0xf
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_BB_BG_RBIAS_MODE                                     0x2
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_BB_CON_BG                                            0x1
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_ANALOG_TESTMUX                                       0xff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_N                                               0x3ff800
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_IBIAS                                           0x600
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_LPF                                             0x1c0
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_SDM_EN                                          0x20
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_MOD_EN                                          0x10
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_DIV_S                                           0x8
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_REF_SEL                                         0x6
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_26M_SEL                                         0x1
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_NINT                                            0x3f800000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_KINT                                            0x7fffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_RESERVED                                        0x3fffc00
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_DIV_EN                                          0x200
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_DIV1_EN                                         0x100
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_BIST_EN                                         0x80
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_26M_DIV                                         0x7e
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_LOCK_DONE                                       0x1
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_BIST_CTRL                                       0xff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_BIST_CNT                                        0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_RESERVED                                        0x300000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_G0                                              0xc0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_G1                                              0x30000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_D                                               0xfffc
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_BPRC                                            0x2
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_OUT_SEL                                         0x1
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_ANA_BB_RESERVED                                      0x7f8
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_CLK26M_WCN_EN                                        0x4
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_LVDSRFPLL_REF_SEL                                    0x3
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TEST_CLK_EN                                          0x8
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TEST_CLK_OD                                          0x4
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TEST_CLK_DIV                                         0x3
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_SSC_CTRL                                        0xff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_ADCLDOREF                                    0x1f000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_ADCLDO_V                                     0xf00
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_CHOP_CLKSEL                                  0xc0
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_CLKSEL                                       0x30
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_SDADC_BIAS                                   0xc
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_UGBUF_BIAS                                   0x3
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_SDADC_VCMI                                   0x18000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_SDADC_VCMO                                   0x6000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_UGBUF_CTRL                                        0x1800
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_ADCLDO_EN                                    0x400
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_SDADC_CAPCHOP_EN                             0x200
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_SDADC_CHOP_EN                                0x100
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_UGBUF_CHOP_EN                                0x80
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_SDADC_EN                                     0x40
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_SDADC_OFFSET_EN                              0x20
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_INPUT_EN                                     0x10
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_UGBUF_EN                                     0x8
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_SDADC_DATA_EDGE_SEL                          0x4
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_SDADC_RST                                    0x2
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_DOUT_TSEN_SDADC                                      0x1
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_STEP_SEL                                        0x80000000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_MAX_RANGE                                       0x7ffe0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_MIN_RANGE                                       0x1fff8
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_RSTN                                            0x4
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_GEN_SEL                                         0x3
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_PD_SEL                                          0x2
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_RST_SEL                                         0x1
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_SQUA_D0                                         0xfffc000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_SQUA_D1                                         0x3fff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_SQUA_D2                                         0xfffc000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_SQUA_D3                                         0x3fff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_SQUA_D4                                         0xfffc000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_SQUA_D5                                         0x3fff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_SQUA_D6                                         0xfffc000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_SQUA_D7                                         0x3fff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_RESERVED                                     0x1fe0
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_BIST_EN                                      0x10
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_BIST_CODE                                    0xe
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_RG_TSEN_TEST_CLK_SEL                                 0x1
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_CTRL_RESERVED                                   0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_CFG3                                   0xe000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_CFG2                                   0x1c00
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_CFG1                                   0x380
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_CFG0                                   0x70
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_CODE                                   0xe
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_EN                                     0x1
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_STS0_RESERVED                                   0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_STS0_RESERVED1                                  0xf800
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_CODE_SEL                               0x400
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_TIME_SEL_CFG3                          0x300
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_TIME_SEL_CFG2                          0xc0
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_TIME_SEL_CFG1                          0x30
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_TIME_SEL_CFG0                          0xc
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_BYPASS                                 0x2
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_BIST_DONE                                   0x1
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_STS0_C0_R0_RESERVED                             0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C0_RES0                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C0_R1_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C0_RES1                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C0_R2_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C0_RES2                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C0_R3_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C0_RES3                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C1_R0_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C1_RES0                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C1_R1_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C1_RES1                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C1_R2_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C1_RES2                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C1_R3_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C1_RES3                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C2_R0_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C2_RES0                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C2_R1_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C2_RES1                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C2_R2_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C2_RES2                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C2_R3_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C2_RES3                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C3_R0_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C3_RES0                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C3_R1_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C3_RES1                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C3_R2_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C3_RES2                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_C3_R3_RESERVED                                  0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_C3_RES3                                     0xffff
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_ANALOG_BB_DUMY_IN                                    0xffff0000
#define MASK_ANLG_PHY_G6_ANALOG_BB_TOP_ANALOG_BB_DUMY_OUT                                   0xffff
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD                           0x20000000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_REC_32MHZ_0_BUF_PD                           0x10000000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_PD                                      0x8000000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_AAPC_PD                                      0x4000000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_RST                                     0x2000000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA                                   0x1000000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA_SQUARE                            0x800000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_N                                       0x400000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_IBIAS                                   0x200000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_LPF                                     0x100000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_SDM_EN                                  0x80000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_MOD_EN                                  0x40000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV_S                                   0x20000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_REF_SEL                                 0x10000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_NINT                                    0x8000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_KINT                                    0x4000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_RESERVED                                0x2000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_EN                                 0x1000
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_26M_DIV                                 0x800
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_CTRL                               0x400
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_AAPC_RESERVED                                0x200
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_AAPC_G0                                      0x100
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_AAPC_G1                                      0x80
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_AAPC_D                                       0x40
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_AAPC_OUT_SEL                                 0x20
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RG_TSEN_SDADC_RST                            0x10
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RG_TSEN_RESERVED                             0x8
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RG_TSEN_BIST_EN                              0x4
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RG_TSEN_BIST_CODE                            0x2
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_BB_TOP_RG_TSEN_TEST_CLK_SEL                         0x1
#define MASK_PUB_APB_BUSMON_EB                                                              0x800000
#define MASK_PUB_APB_PUB_BUSMON6_EB                                                         0x400000
#define MASK_PUB_APB_PUB_BUSMON5_EB                                                         0x200000
#define MASK_PUB_APB_PUB_BUSMON4_EB                                                         0x100000
#define MASK_PUB_APB_PUB_BUSMON3_EB                                                         0x80000
#define MASK_PUB_APB_PUB_BUSMON2_EB                                                         0x40000
#define MASK_PUB_APB_PUB_BUSMON1_EB                                                         0x20000
#define MASK_PUB_APB_PUB_BUSMON0_EB                                                         0x10000
#define MASK_PUB_APB_BUSMON_SOFT_RST                                                        0x80
#define MASK_PUB_APB_PUB_BUSMON6_SOFT_RST                                                   0x40
#define MASK_PUB_APB_PUB_BUSMON5_SOFT_RST                                                   0x20
#define MASK_PUB_APB_PUB_BUSMON4_SOFT_RST                                                   0x10
#define MASK_PUB_APB_PUB_BUSMON3_SOFT_RST                                                   0x8
#define MASK_PUB_APB_PUB_BUSMON2_SOFT_RST                                                   0x4
#define MASK_PUB_APB_PUB_BUSMON1_SOFT_RST                                                   0x2
#define MASK_PUB_APB_PUB_BUSMON0_SOFT_RST                                                   0x1
#define MASK_PUB_APB_DMC_DUMMY_REG0                                                         0xffffffff
#define MASK_PUB_APB_DMC_DUMMY_REG1                                                         0xffffffff
#define MASK_PUB_APB_DMC_DUMMY_REG2                                                         0xffffffff
#define MASK_PUB_APB_DMC_DUMMY_REG3                                                         0xffffffff
#define MASK_PUB_APB_SOFT_CMD_NUM                                                           0x700
#define MASK_PUB_APB_SOFT_CMD_FC_SEL                                                        0x30
#define MASK_PUB_APB_SOFT_CMD_RESP                                                          0x8
#define MASK_PUB_APB_SOFT_CMD_DONE                                                          0x4
#define MASK_PUB_APB_SOFT_CMD_START                                                         0x1
#define MASK_PUB_APB_SOFT_CMD_SEQL                                                          0xffffffff
#define MASK_PUB_APB_SOFT_CMD_SEQH                                                          0xffffffff
#define MASK_PUB_APB_SOFT_CMD_STEP                                                          0xffffffff
#define MASK_PUB_APB_USRID_SEL                                                              0x1fe0000
#define MASK_PUB_APB_MPU_SEL                                                                0x1fe00
#define MASK_PUB_APB_MPU_PORT_EN                                                            0x1fe
#define MASK_PUB_APB_MPU_EN                                                                 0x1
#define MASK_PUB_APB_MPU_SHARED_PORT                                                        0x78
#define MASK_PUB_APB_MPU_SHARED_USRID_SEL                                                   0x4
#define MASK_PUB_APB_MPU_SHARED_SEL                                                         0x2
#define MASK_PUB_APB_MPU_SHARED_EN                                                          0x1
#define MASK_PUB_APB_MPU_SHARED_RID_MASK                                                    0xffff
#define MASK_PUB_APB_MPU_SHARED_WID_MASK                                                    0xffff
#define MASK_PUB_APB_MPU_SHARED_RID_VAL                                                     0xffff
#define MASK_PUB_APB_MPU_SHARED_WID_VAL                                                     0xffff
#define MASK_PUB_APB_MPU_SHARED_RHIGH_RANGE                                                 0xffffffff
#define MASK_PUB_APB_MPU_SHARED_RLOW_RANGE                                                  0xffffffff
#define MASK_PUB_APB_MPU_SHARED_WHIGH_RANGE                                                 0xffffffff
#define MASK_PUB_APB_MPU_SHARED_WLOW_RANGE                                                  0xffffffff
#define MASK_PUB_APB_MPU_CH0_RID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH0_WID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH1_RID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH1_WID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH2_RID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH2_WID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH3_RID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH3_WID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH4_RID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH4_WID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH5_RID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH5_WID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH6_RID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH6_WID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH7_RID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH7_WID_MASK_VAL                                                   0xffffffff
#define MASK_PUB_APB_MPU_CH0_RLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH0_WLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH1_RLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH1_WLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH2_RLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH2_WLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH3_RLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH3_WLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH4_RLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH4_WLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH5_RLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH5_WLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH6_RLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH6_WLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH7_RLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH7_WLOW_RANGE                                                     0xffffffff
#define MASK_PUB_APB_MPU_CH0_RHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH0_WHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH1_RHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH1_WHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH2_RHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH2_WHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH3_RHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH3_WHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH4_RHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH4_WHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH5_RHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH5_WHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH6_RHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH6_WHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH7_RHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_MPU_CH7_WHIGH_RANGE                                                    0xffffffff
#define MASK_PUB_APB_DMC_MPU_VIO_ADDR                                                       0xffffffff
#define MASK_PUB_APB_DMC_MPU_VIO_CMD                                                        0xffffffff
#define MASK_PUB_APB_DMC_MPU_VIO_USERID                                                     0xff
#define MASK_PUB_APB_DMC_REMAP_EN                                                           0x3fff
#define MASK_PUB_APB_DMC_PORT0_REMAP_ADDR_0                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT0_REMAP_ADDR_1                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT1_REMAP_ADDR_0                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT1_REMAP_ADDR_1                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT2_REMAP_ADDR_0                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT2_REMAP_ADDR_1                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT3_REMAP_ADDR_0                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT3_REMAP_ADDR_1                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT4_REMAP_ADDR_0                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT4_REMAP_ADDR_1                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT5_REMAP_ADDR_0                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT5_REMAP_ADDR_1                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT6_REMAP_ADDR_0                                                 0xffffffff
#define MASK_PUB_APB_DMC_PORT6_REMAP_ADDR_1                                                 0xffffffff
#define MASK_PUB_APB_DMC_MPU_DUMP_ADDR                                                      0xffffffff
#define MASK_PUB_APB_INT_DMC_MPU_VIO                                                        0x8
#define MASK_PUB_APB_DMC_MPU_VIO_INT_RAW                                                    0x4
#define MASK_PUB_APB_DMC_MPU_VIO_INT_CLR                                                    0x2
#define MASK_PUB_APB_DMC_MPU_VIO_INT_EN                                                     0x1
#define MASK_PUB_APB_AWQOS_THRESHOLD_CP                                                     0xf0000000
#define MASK_PUB_APB_ARQOS_THRESHOLD_CP                                                     0xf000000
#define MASK_PUB_APB_AWQOS_THRESHOLD_AON_WCN                                                0xf00000
#define MASK_PUB_APB_ARQOS_THRESHOLD_AON_WCN                                                0xf0000
#define MASK_PUB_APB_AWQOS_WCN                                                              0xf000
#define MASK_PUB_APB_ARQOS_WCN                                                              0xf00
#define MASK_PUB_APB_AWQOS_AON                                                              0xf0
#define MASK_PUB_APB_ARQOS_AON                                                              0xf
#define MASK_PUB_APB_DFS_ERROR_INT_CLR                                                      0x20
#define MASK_PUB_APB_DFS_ERROR_INT_EN                                                       0x10
#define MASK_PUB_APB_DFS_COMPLETE_INT_CLR                                                   0x8
#define MASK_PUB_APB_DFS_COMPLETE_INT_EN                                                    0x4
#define MASK_PUB_APB_HW_DFS_EXIT_INT_CLR                                                    0x2
#define MASK_PUB_APB_HW_DFS_EXIT_INT_EN                                                     0x1
#define MASK_PUB_APB_HW_DFS_FSM_STATE                                                       0x780
#define MASK_PUB_APB_HW_DFS_FSM_IDLE                                                        0x40
#define MASK_PUB_APB_DFS_ERROR_INT_RAW                                                      0x20
#define MASK_PUB_APB_INT_DFS_ERROR                                                          0x10
#define MASK_PUB_APB_DFS_COMPLETE_INT_RAW                                                   0x8
#define MASK_PUB_APB_INT_DFS_COMPLETE                                                       0x4
#define MASK_PUB_APB_HW_DFS_EXIT_INT_RAW                                                    0x2
#define MASK_PUB_APB_INT_HW_DFS_EXIT                                                        0x1
#define MASK_PUB_APB_PUB_DFS_SW_SWITCH_PERIOD                                               0xfff00000
#define MASK_PUB_APB_PUB_DFS_SW_RATIO_DEFAULT                                               0xfe000
#define MASK_PUB_APB_PUB_DFS_SW_RATIO                                                       0x1fc0
#define MASK_PUB_APB_PUB_DFS_SW_FRQ_SEL                                                     0x30
#define MASK_PUB_APB_PUB_DFS_SW_RESP                                                        0x8
#define MASK_PUB_APB_PUB_DFS_SW_ACK                                                         0x4
#define MASK_PUB_APB_PUB_DFS_SW_REQ                                                         0x2
#define MASK_PUB_APB_PUB_DFS_SW_ENABLE                                                      0x1
#define MASK_PUB_APB_DFS_FC_REQ_DELAY                                                       0x7
#define MASK_PUB_APB_PURE_SW_DFS_ACK                                                        0x4000
#define MASK_PUB_APB_PURE_SW_DFS_RESP                                                       0x2000
#define MASK_PUB_APB_PURE_SW_DFS_FC_REQ                                                     0x1000
#define MASK_PUB_APB_PURE_SW_DFS_REQ                                                        0x800
#define MASK_PUB_APB_PURE_SW_DFS_FC_ACK                                                     0x400
#define MASK_PUB_APB_PURE_SW_DFS_FRQ_SEL                                                    0x300
#define MASK_PUB_APB_EMC_CKG_SEL_PURE_SW                                                    0xfe
#define MASK_PUB_APB_DFS_SW_DFS_MODE                                                        0x1
#define MASK_PUB_APB_MEM_FW_INT_RAW                                                         0x8
#define MASK_PUB_APB_INT_MEM_FW                                                             0x4
#define MASK_PUB_APB_MEM_FW_INT_CLR                                                         0x2
#define MASK_PUB_APB_MEM_FW_INT_EN                                                          0x1
#define MASK_PUB_APB_LP_FORCE_AON_WCN_S0                                                    0x800
#define MASK_PUB_APB_LP_EB_AON_WCN_S0                                                       0x400
#define MASK_PUB_APB_LP_FORCE_AON_WCN_M1                                                    0x200
#define MASK_PUB_APB_LP_EB_AON_WCN_M1                                                       0x100
#define MASK_PUB_APB_LP_FORCE_AON_WCN_M0                                                    0x80
#define MASK_PUB_APB_LP_EB_AON_WCN_M0                                                       0x40
#define MASK_PUB_APB_LP_FORCE_CP_S0                                                         0x20
#define MASK_PUB_APB_LP_EB_CP_S0                                                            0x10
#define MASK_PUB_APB_LP_FORCE_CP_M1                                                         0x8
#define MASK_PUB_APB_LP_EB_CP_M1                                                            0x4
#define MASK_PUB_APB_LP_FORCE_CP_M0                                                         0x2
#define MASK_PUB_APB_LP_EB_CP_M0                                                            0x1
#define MASK_PUB_APB_LP_NUM                                                                 0xffff
#define MASK_PUB_APB_DDR_FENCING_EN                                                         0x40000000
#define MASK_PUB_APB_FENCING_CHNL_IDLE_CNT                                                  0x3fffffff
#define MASK_PUB_APB_PUB_CP_BASE_ADDR                                                       0xf000
#define MASK_PUB_APB_WTL_CP_BASE_ADDR                                                       0xf00
#define MASK_PUB_APB_WCN_BASE_ADDR                                                          0xf0
#define MASK_PUB_APB_AON_BASE_ADDR                                                          0xf
#define MASK_PUB_APB_WIFI_DFS_TIMEOUT_FLAG                                                  0x800000
#define MASK_PUB_APB_WIFI_DFS_ACK                                                           0x400000
#define MASK_PUB_APB_WIFI_DFS_URGENCY_CTRL_EN                                               0x200000
#define MASK_PUB_APB_WIFI_FIFO_URGENCY_CTRL_EN                                              0x100000
#define MASK_PUB_APB_WIFI_DFS_SW_REQ                                                        0x80000
#define MASK_PUB_APB_WIFI_DFS_MODE                                                          0x40000
#define MASK_PUB_APB_WIFI_DFS_TIMEOUT_EN                                                    0x20000
#define MASK_PUB_APB_WIFI_DFS_TIMEOUT_PERIOD                                                0x1fffe
#define MASK_PUB_APB_WIFI_DFS_HW_BYPASS                                                     0x1
#define MASK_PUB_APB_CGM_DFS_GFREE_SWITCH_SW_EN                                             0x1000000
#define MASK_PUB_APB_CGM_DFS_GFREE_SWITCH_DIV                                               0xf00000
#define MASK_PUB_APB_CGM_DFS_GFREE_SWITCH_SEL                                               0x80000
#define MASK_PUB_APB_GFREE_SW_OPEN_DELAY                                                    0x7fc00
#define MASK_PUB_APB_GFREE_SW_CLOSE_DELAY                                                   0x3fe
#define MASK_PUB_APB_GFREE_SW_CTRL_BYPASS                                                   0x1
#define MASK_PRE_DIV_CLK_GEN_GPLL_SOFT_CNT_DONE                                             0x2000
#define MASK_PRE_DIV_CLK_GEN_ISPPLL_468M_SOFT_CNT_DONE                                      0x1000
#define MASK_PRE_DIV_CLK_GEN_ISPPLL_312M_SOFT_CNT_DONE                                      0x800
#define MASK_PRE_DIV_CLK_GEN_TWPLL_768M_SOFT_CNT_DONE                                       0x400
#define MASK_PRE_DIV_CLK_GEN_TWPLL_512M_SOFT_CNT_DONE                                       0x200
#define MASK_PRE_DIV_CLK_GEN_TWPLL_307M_SOFT_CNT_DONE                                       0x100
#define MASK_PRE_DIV_CLK_GEN_TWPLL_219M_SOFT_CNT_DONE                                       0x80
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_614M_SOFT_CNT_DONE                                      0x40
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_409M_SOFT_CNT_DONE                                      0x20
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_245M_SOFT_CNT_DONE                                      0x10
#define MASK_PRE_DIV_CLK_GEN_XBUF0_SOFT_CNT_DONE                                            0x8
#define MASK_PRE_DIV_CLK_GEN_XBUF1_SOFT_CNT_DONE                                            0x4
#define MASK_PRE_DIV_CLK_GEN_RPLL_780M_SOFT_CNT_DONE                                        0x2
#define MASK_PRE_DIV_CLK_GEN_RPLL_26M_SOFT_CNT_DONE                                         0x1
#define MASK_PRE_DIV_CLK_GEN_GPLL_WAIT_AUTO_GATE_SEL                                        0x2000
#define MASK_PRE_DIV_CLK_GEN_ISPPLL_468M_WAIT_AUTO_GATE_SEL                                 0x1000
#define MASK_PRE_DIV_CLK_GEN_ISPPLL_312M_WAIT_AUTO_GATE_SEL                                 0x800
#define MASK_PRE_DIV_CLK_GEN_TWPLL_768M_WAIT_AUTO_GATE_SEL                                  0x400
#define MASK_PRE_DIV_CLK_GEN_TWPLL_512M_WAIT_AUTO_GATE_SEL                                  0x200
#define MASK_PRE_DIV_CLK_GEN_TWPLL_307M_WAIT_AUTO_GATE_SEL                                  0x100
#define MASK_PRE_DIV_CLK_GEN_TWPLL_219M_WAIT_AUTO_GATE_SEL                                  0x80
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_614M_WAIT_AUTO_GATE_SEL                                 0x40
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_409M_WAIT_AUTO_GATE_SEL                                 0x20
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_245M_WAIT_AUTO_GATE_SEL                                 0x10
#define MASK_PRE_DIV_CLK_GEN_XBUF0_WAIT_AUTO_GATE_SEL                                       0x8
#define MASK_PRE_DIV_CLK_GEN_XBUF1_WAIT_AUTO_GATE_SEL                                       0x4
#define MASK_PRE_DIV_CLK_GEN_RPLL_780M_WAIT_AUTO_GATE_SEL                                   0x2
#define MASK_PRE_DIV_CLK_GEN_RPLL_26M_WAIT_AUTO_GATE_SEL                                    0x1
#define MASK_PRE_DIV_CLK_GEN_GPLL_WAIT_FORCE_EN                                             0x2000
#define MASK_PRE_DIV_CLK_GEN_ISPPLL_468M_WAIT_FORCE_EN                                      0x1000
#define MASK_PRE_DIV_CLK_GEN_ISPPLL_312M_WAIT_FORCE_EN                                      0x800
#define MASK_PRE_DIV_CLK_GEN_TWPLL_768M_WAIT_FORCE_EN                                       0x400
#define MASK_PRE_DIV_CLK_GEN_TWPLL_512M_WAIT_FORCE_EN                                       0x200
#define MASK_PRE_DIV_CLK_GEN_TWPLL_307M_WAIT_FORCE_EN                                       0x100
#define MASK_PRE_DIV_CLK_GEN_TWPLL_219M_WAIT_FORCE_EN                                       0x80
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_614M_WAIT_FORCE_EN                                      0x40
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_409M_WAIT_FORCE_EN                                      0x20
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_245M_WAIT_FORCE_EN                                      0x10
#define MASK_PRE_DIV_CLK_GEN_XBUF0_WAIT_FORCE_EN                                            0x8
#define MASK_PRE_DIV_CLK_GEN_XBUF1_WAIT_FORCE_EN                                            0x4
#define MASK_PRE_DIV_CLK_GEN_RPLL_780M_WAIT_FORCE_EN                                        0x2
#define MASK_PRE_DIV_CLK_GEN_RPLL_26M_WAIT_FORCE_EN                                         0x1
#define MASK_PRE_DIV_CLK_GEN_GPLL_DIV_37M5_AUTO_GATE_SEL                                    0x80000000
#define MASK_PRE_DIV_CLK_GEN_ISPPLL_DIV_468M_29M2_AUTO_GATE_SEL                             0x40000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_245M_122M9_AUTO_GATE_SEL                            0x20000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_245M_61M4_AUTO_GATE_SEL                             0x10000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_245M_30M7_AUTO_GATE_SEL                             0x8000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_409M_204M8_AUTO_GATE_SEL                            0x4000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_409M_102M4_AUTO_GATE_SEL                            0x2000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_614M_153M6_AUTO_GATE_SEL                            0x1000000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_390M_AUTO_GATE_SEL                               0x800000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_195M_AUTO_GATE_SEL                               0x400000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_260M_AUTO_GATE_SEL                               0x200000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_130M_AUTO_GATE_SEL                               0x100000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_86M7_AUTO_GATE_SEL                               0x80000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_43M3_AUTO_GATE_SEL                               0x40000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_156M_AUTO_GATE_SEL                               0x20000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_78M_AUTO_GATE_SEL                                0x10000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_111M4_AUTO_GATE_SEL                              0x8000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_55M7_AUTO_GATE_SEL                               0x4000
#define MASK_PRE_DIV_CLK_GEN_RTC_DIV_1K_AUTO_GATE_SEL                                       0x2000
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_307M_153M6_AUTO_GATE_SEL                             0x1000
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_307M_76M8_AUTO_GATE_SEL                              0x800
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_307M_38M4_AUTO_GATE_SEL                              0x400
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_307M_102M4_AUTO_GATE_SEL                             0x200
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_307M_51M2_AUTO_GATE_SEL                              0x100
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_512M_256M_AUTO_GATE_SEL                              0x80
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_512M_128M_AUTO_GATE_SEL                              0x40
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_512M_64M_AUTO_GATE_SEL                               0x20
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_512M_170M7_AUTO_GATE_SEL                             0x10
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_512M_85M3_AUTO_GATE_SEL                              0x8
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_384M_AUTO_GATE_SEL                              0x4
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_192M_AUTO_GATE_SEL                              0x2
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_96M_AUTO_GATE_SEL                               0x1
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_48M_AUTO_GATE_SEL                               0x200
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_24M_AUTO_GATE_SEL                               0x100
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_12M_AUTO_GATE_SEL                               0x80
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_2M_AUTO_GATE_SEL                                     0x40
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_1M_AUTO_GATE_SEL                                     0x20
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_250K_AUTO_GATE_SEL                                   0x10
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_13M_AUTO_GATE_SEL                                    0x8
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_6M5_AUTO_GATE_SEL                                    0x4
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_8M7_AUTO_GATE_SEL                                    0x2
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_4M3_AUTO_GATE_SEL                                    0x1
#define MASK_PRE_DIV_CLK_GEN_GPLL_DIV_37M5_FORCE_EN                                         0x80000000
#define MASK_PRE_DIV_CLK_GEN_ISPPLL_DIV_468M_29M2_FORCE_EN                                  0x40000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_245M_122M9_FORCE_EN                                 0x20000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_245M_61M4_FORCE_EN                                  0x10000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_245M_30M7_FORCE_EN                                  0x8000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_409M_204M8_FORCE_EN                                 0x4000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_409M_102M4_FORCE_EN                                 0x2000000
#define MASK_PRE_DIV_CLK_GEN_LTEPLL_DIV_614M_153M6_FORCE_EN                                 0x1000000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_390M_FORCE_EN                                    0x800000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_195M_FORCE_EN                                    0x400000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_260M_FORCE_EN                                    0x200000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_130M_FORCE_EN                                    0x100000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_86M7_FORCE_EN                                    0x80000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_43M3_FORCE_EN                                    0x40000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_156M_FORCE_EN                                    0x20000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_78M_FORCE_EN                                     0x10000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_111M4_FORCE_EN                                   0x8000
#define MASK_PRE_DIV_CLK_GEN_RPLL_DIV_780M_55M7_FORCE_EN                                    0x4000
#define MASK_PRE_DIV_CLK_GEN_RTC_DIV_1K_FORCE_EN                                            0x2000
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_307M_153M6_FORCE_EN                                  0x1000
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_307M_76M8_FORCE_EN                                   0x800
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_307M_38M4_FORCE_EN                                   0x400
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_307M_102M4_FORCE_EN                                  0x200
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_307M_51M2_FORCE_EN                                   0x100
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_512M_256M_FORCE_EN                                   0x80
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_512M_128M_FORCE_EN                                   0x40
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_512M_64M_FORCE_EN                                    0x20
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_512M_170M7_FORCE_EN                                  0x10
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_512M_85M3_FORCE_EN                                   0x8
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_384M_FORCE_EN                                   0x4
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_192M_FORCE_EN                                   0x2
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_96M_FORCE_EN                                    0x1
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_48M_FORCE_EN                                    0x200
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_24M_FORCE_EN                                    0x100
#define MASK_PRE_DIV_CLK_GEN_TWPLL_DIV_768M_12M_FORCE_EN                                    0x80
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_2M_FORCE_EN                                          0x40
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_1M_FORCE_EN                                          0x20
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_250K_FORCE_EN                                        0x10
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_13M_FORCE_EN                                         0x8
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_6M5_FORCE_EN                                         0x4
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_8M7_FORCE_EN                                         0x2
#define MASK_PRE_DIV_CLK_GEN_XBUF0_DIV_4M3_FORCE_EN                                         0x1
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_CA53_AUTO_GATE_SEL                                     0x80000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_768M_CA53_AUTO_GATE_SEL                              0x40000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_512M_CA53_AUTO_GATE_SEL                              0x20000000
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_AP_AUTO_GATE_SEL                                       0x10000000
#define MASK_PRE_DIV_CLK_GEN_CGM_XLT_1M_AP_AUTO_GATE_SEL                                    0x8000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_384M_AP_AUTO_GATE_SEL                                0x4000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_AP_AUTO_GATE_SEL                               0x2000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_AP_AUTO_GATE_SEL                                0x1000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_219M4_AP_AUTO_GATE_SEL                               0x800000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_192M_AP_AUTO_GATE_SEL                                0x400000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_170M6_AP_AUTO_GATE_SEL                               0x200000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_153M6_AP_AUTO_GATE_SEL                               0x100000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_128M_AP_AUTO_GATE_SEL                                0x80000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_AP_AUTO_GATE_SEL                                 0x40000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_76M8_AP_AUTO_GATE_SEL                                0x20000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_64M_AP_AUTO_GATE_SEL                                 0x10000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_51M2_AP_AUTO_GATE_SEL                                0x8000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_AP_AUTO_GATE_SEL                                 0x4000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_24M_AP_AUTO_GATE_SEL                                 0x2000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_12M_AP_AUTO_GATE_SEL                                 0x1000
#define MASK_PRE_DIV_CLK_GEN_CGM_LTEPLL_409M6_AP_AUTO_GATE_SEL                              0x800
#define MASK_PRE_DIV_CLK_GEN_CGM_LTEPLL_245M76_AP_AUTO_GATE_SEL                             0x400
#define MASK_PRE_DIV_CLK_GEN_CGM_RPLL_390M_AP_AUTO_GATE_SEL                                 0x200
#define MASK_PRE_DIV_CLK_GEN_CGM_RPLL_260M_AP_AUTO_GATE_SEL                                 0x100
#define MASK_PRE_DIV_CLK_GEN_CGM_RPLL_195M_AP_AUTO_GATE_SEL                                 0x80
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_MM_AUTO_GATE_SEL                                       0x40
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_MM_AUTO_GATE_SEL                               0x20
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_MM_AUTO_GATE_SEL                                0x10
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_192M_MM_AUTO_GATE_SEL                                0x8
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_153M6_MM_AUTO_GATE_SEL                               0x4
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_128M_MM_AUTO_GATE_SEL                                0x2
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_MM_AUTO_GATE_SEL                                 0x1
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_76M8_MM_AUTO_GATE_SEL                                0x80000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_51M2_MM_AUTO_GATE_SEL                                0x40000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_MM_AUTO_GATE_SEL                                 0x20000000
#define MASK_PRE_DIV_CLK_GEN_CGM_GPLL_GPU_AUTO_GATE_SEL                                     0x10000000
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_GPU_AUTO_GATE_SEL                                      0x8000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_512M_GPU_AUTO_GATE_SEL                               0x4000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_384M_GPU_AUTO_GATE_SEL                               0x2000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_GPU_AUTO_GATE_SEL                              0x1000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_GPU_AUTO_GATE_SEL                               0x800000
#define MASK_PRE_DIV_CLK_GEN_CGM_GPLL_AON_AUTO_GATE_SEL                                     0x400000
#define MASK_PRE_DIV_CLK_GEN_CGM_GPLL_37M5_AON_AUTO_GATE_SEL                                0x200000
#define MASK_PRE_DIV_CLK_GEN_CGM_ISPPLL_468M_AON_AUTO_GATE_SEL                              0x100000
#define MASK_PRE_DIV_CLK_GEN_CGM_ISPPLL_312M_AON_AUTO_GATE_SEL                              0x80000
#define MASK_PRE_DIV_CLK_GEN_CGM_ISPPLL_29M25_AON_AUTO_GATE_SEL                             0x40000
#define MASK_PRE_DIV_CLK_GEN_CGM_LTEPLL_30M72_AON_AUTO_GATE_SEL                             0x20000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_512M_AON_AUTO_GATE_SEL                               0x10000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_384M_AON_AUTO_GATE_SEL                               0x8000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_AON_AUTO_GATE_SEL                              0x4000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_AON_AUTO_GATE_SEL                               0x2000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_192M_AON_AUTO_GATE_SEL                               0x1000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_153M6_AON_AUTO_GATE_SEL                              0x800
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_128M_AON_AUTO_GATE_SEL                               0x400
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_AON_AUTO_GATE_SEL                                0x200
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_76M8_AON_AUTO_GATE_SEL                               0x100
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_51M2_AON_AUTO_GATE_SEL                               0x80
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_AON_AUTO_GATE_SEL                                0x40
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_38M4_AON_AUTO_GATE_SEL                               0x20
#define MASK_PRE_DIV_CLK_GEN_CGM_RPLL_26M_AON_AUTO_GATE_SEL                                 0x10
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_AON_AUTO_GATE_SEL                                      0x8
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_AUD_AON_AUTO_GATE_SEL                                  0x4
#define MASK_PRE_DIV_CLK_GEN_CGM_13M_AON_AUTO_GATE_SEL                                      0x2
#define MASK_PRE_DIV_CLK_GEN_CGM_6M5_AON_AUTO_GATE_SEL                                      0x1
#define MASK_PRE_DIV_CLK_GEN_CGM_4M3_AON_AUTO_GATE_SEL                                      0x80000000
#define MASK_PRE_DIV_CLK_GEN_CGM_250K_AON_AUTO_GATE_SEL                                     0x40000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_384M_WTLCP_AUTO_GATE_SEL                             0x20000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_WTLCP_AUTO_GATE_SEL                            0x10000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_WTLCP_AUTO_GATE_SEL                             0x8000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_192M_WTLCP_AUTO_GATE_SEL                             0x4000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_153M6_WTLCP_AUTO_GATE_SEL                            0x2000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_128M_WTLCP_AUTO_GATE_SEL                             0x1000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_102M4_WTLCP_AUTO_GATE_SEL                            0x800000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_WTLCP_AUTO_GATE_SEL                              0x400000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_85M3_WTLCP_AUTO_GATE_SEL                             0x200000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_76M8_WTLCP_AUTO_GATE_SEL                             0x100000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_64M_WTLCP_AUTO_GATE_SEL                              0x80000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_51M2_WTLCP_AUTO_GATE_SEL                             0x40000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_WTLCP_AUTO_GATE_SEL                              0x20000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_245M76_WTLCP_AUTO_GATE_SEL                           0x10000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_204M8_WTLCP_AUTO_GATE_SEL                            0x8000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_153M6_WTLCP_AUTO_GATE_SEL                            0x4000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_122M88_WTLCP_AUTO_GATE_SEL                           0x2000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_102M4_WTLCP_AUTO_GATE_SEL                            0x1000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_61M44_WTLCP_AUTO_GATE_SEL                            0x800
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_30M72_WTLCP_AUTO_GATE_SEL                            0x400
#define MASK_PRE_DIV_CLK_GEN_CGM_XTL_26M_WTLCP_AUTO_GATE_SEL                                0x200
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_512M_PUBCP_AUTO_GATE_SEL                             0x100
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_384M_PUBCP_AUTO_GATE_SEL                             0x80
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_PUBCP_AUTO_GATE_SEL                            0x40
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_PUBCP_AUTO_GATE_SEL                             0x20
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_153M6_PUBCP_AUTO_GATE_SEL                            0x10
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_128M_PUBCP_AUTO_GATE_SEL                             0x8
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_PUBCP_AUTO_GATE_SEL                              0x4
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_64M_PUBCP_AUTO_GATE_SEL                              0x2
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_51M2_PUBCP_AUTO_GATE_SEL                             0x1
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_PUBCP_AUTO_GATE_SEL                              0x40
#define MASK_PRE_DIV_CLK_GEN_CGM_XTL_26M_PUBCP_AUTO_GATE_SEL                                0x20
#define MASK_PRE_DIV_CLK_GEN_CGM_XTL_26M_PUB_AUTO_GATE_SEL                                  0x10
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_768M_PUB_AUTO_GATE_SEL                               0x8
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_512M_PUB_AUTO_GATE_SEL                               0x4
#define MASK_PRE_DIV_CLK_GEN_CGM_LTEPLL_614M4_PUB_AUTO_GATE_SEL                             0x2
#define MASK_PRE_DIV_CLK_GEN_CGM_ISPPLL_312M_WCN_AUTO_GATE_SEL                              0x1
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_CA53_FORCE_EN                                          0x80000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_768M_CA53_FORCE_EN                                   0x40000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_512M_CA53_FORCE_EN                                   0x20000000
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_AP_FORCE_EN                                            0x10000000
#define MASK_PRE_DIV_CLK_GEN_CGM_XLT_1M_AP_FORCE_EN                                         0x8000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_384M_AP_FORCE_EN                                     0x4000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_AP_FORCE_EN                                    0x2000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_AP_FORCE_EN                                     0x1000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_219M4_AP_FORCE_EN                                    0x800000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_192M_AP_FORCE_EN                                     0x400000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_170M6_AP_FORCE_EN                                    0x200000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_153M6_AP_FORCE_EN                                    0x100000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_128M_AP_FORCE_EN                                     0x80000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_AP_FORCE_EN                                      0x40000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_76M8_AP_FORCE_EN                                     0x20000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_64M_AP_FORCE_EN                                      0x10000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_51M2_AP_FORCE_EN                                     0x8000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_AP_FORCE_EN                                      0x4000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_24M_AP_FORCE_EN                                      0x2000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_12M_AP_FORCE_EN                                      0x1000
#define MASK_PRE_DIV_CLK_GEN_CGM_LTEPLL_409M6_AP_FORCE_EN                                   0x800
#define MASK_PRE_DIV_CLK_GEN_CGM_LTEPLL_245M76_AP_FORCE_EN                                  0x400
#define MASK_PRE_DIV_CLK_GEN_CGM_RPLL_390M_AP_FORCE_EN                                      0x200
#define MASK_PRE_DIV_CLK_GEN_CGM_RPLL_260M_AP_FORCE_EN                                      0x100
#define MASK_PRE_DIV_CLK_GEN_CGM_RPLL_195M_AP_FORCE_EN                                      0x80
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_MM_FORCE_EN                                            0x40
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_MM_FORCE_EN                                    0x20
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_MM_FORCE_EN                                     0x10
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_192M_MM_FORCE_EN                                     0x8
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_153M6_MM_FORCE_EN                                    0x4
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_128M_MM_FORCE_EN                                     0x2
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_MM_FORCE_EN                                      0x1
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_76M8_MM_FORCE_EN                                     0x80000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_51M2_MM_FORCE_EN                                     0x40000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_MM_FORCE_EN                                      0x20000000
#define MASK_PRE_DIV_CLK_GEN_CGM_GPLL_GPU_FORCE_EN                                          0x10000000
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_GPU_FORCE_EN                                           0x8000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_512M_GPU_FORCE_EN                                    0x4000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_384M_GPU_FORCE_EN                                    0x2000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_GPU_FORCE_EN                                   0x1000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_GPU_FORCE_EN                                    0x800000
#define MASK_PRE_DIV_CLK_GEN_CGM_GPLL_AON_FORCE_EN                                          0x400000
#define MASK_PRE_DIV_CLK_GEN_CGM_GPLL_37M5_AON_FORCE_EN                                     0x200000
#define MASK_PRE_DIV_CLK_GEN_CGM_ISPPLL_468M_AON_FORCE_EN                                   0x100000
#define MASK_PRE_DIV_CLK_GEN_CGM_ISPPLL_312M_AON_FORCE_EN                                   0x80000
#define MASK_PRE_DIV_CLK_GEN_CGM_ISPPLL_29M25_AON_FORCE_EN                                  0x40000
#define MASK_PRE_DIV_CLK_GEN_CGM_LTEPLL_30M72_AON_FORCE_EN                                  0x20000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_512M_AON_FORCE_EN                                    0x10000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_384M_AON_FORCE_EN                                    0x8000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_AON_FORCE_EN                                   0x4000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_AON_FORCE_EN                                    0x2000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_192M_AON_FORCE_EN                                    0x1000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_153M6_AON_FORCE_EN                                   0x800
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_128M_AON_FORCE_EN                                    0x400
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_AON_FORCE_EN                                     0x200
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_76M8_AON_FORCE_EN                                    0x100
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_51M2_AON_FORCE_EN                                    0x80
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_AON_FORCE_EN                                     0x40
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_38M4_AON_FORCE_EN                                    0x20
#define MASK_PRE_DIV_CLK_GEN_CGM_RPLL_26M_AON_FORCE_EN                                      0x10
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_AON_FORCE_EN                                           0x8
#define MASK_PRE_DIV_CLK_GEN_CGM_26M_AUD_AON_FORCE_EN                                       0x4
#define MASK_PRE_DIV_CLK_GEN_CGM_13M_AON_FORCE_EN                                           0x2
#define MASK_PRE_DIV_CLK_GEN_CGM_6M5_AON_FORCE_EN                                           0x1
#define MASK_PRE_DIV_CLK_GEN_CGM_4M3_AON_FORCE_EN                                           0x80000000
#define MASK_PRE_DIV_CLK_GEN_CGM_250K_AON_FORCE_EN                                          0x40000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_384M_WTLCP_FORCE_EN                                  0x20000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_WTLCP_FORCE_EN                                 0x10000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_WTLCP_FORCE_EN                                  0x8000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_192M_WTLCP_FORCE_EN                                  0x4000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_153M6_WTLCP_FORCE_EN                                 0x2000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_128M_WTLCP_FORCE_EN                                  0x1000000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_102M4_WTLCP_FORCE_EN                                 0x800000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_WTLCP_FORCE_EN                                   0x400000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_85M3_WTLCP_FORCE_EN                                  0x200000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_76M8_WTLCP_FORCE_EN                                  0x100000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_64M_WTLCP_FORCE_EN                                   0x80000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_51M2_WTLCP_FORCE_EN                                  0x40000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_WTLCP_FORCE_EN                                   0x20000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_245M76_WTLCP_FORCE_EN                                0x10000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_204M8_WTLCP_FORCE_EN                                 0x8000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_153M6_WTLCP_FORCE_EN                                 0x4000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_122M88_WTLCP_FORCE_EN                                0x2000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_102M4_WTLCP_FORCE_EN                                 0x1000
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_61M44_WTLCP_FORCE_EN                                 0x800
#define MASK_PRE_DIV_CLK_GEN_CGM_LPLL0_30M72_WTLCP_FORCE_EN                                 0x400
#define MASK_PRE_DIV_CLK_GEN_CGM_XTL_26M_WTLCP_FORCE_EN                                     0x200
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_512M_PUBCP_FORCE_EN                                  0x100
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_384M_PUBCP_FORCE_EN                                  0x80
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_307M2_PUBCP_FORCE_EN                                 0x40
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_256M_PUBCP_FORCE_EN                                  0x20
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_153M6_PUBCP_FORCE_EN                                 0x10
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_128M_PUBCP_FORCE_EN                                  0x8
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_PUBCP_FORCE_EN                                   0x4
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_64M_PUBCP_FORCE_EN                                   0x2
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_51M2_PUBCP_FORCE_EN                                  0x1
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_PUBCP_FORCE_EN                                   0x40
#define MASK_PRE_DIV_CLK_GEN_CGM_XTL_26M_PUBCP_FORCE_EN                                     0x20
#define MASK_PRE_DIV_CLK_GEN_CGM_XTL_26M_PUB_FORCE_EN                                       0x10
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_768M_PUB_FORCE_EN                                    0x8
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_512M_PUB_FORCE_EN                                    0x4
#define MASK_PRE_DIV_CLK_GEN_CGM_LTEPLL_614M4_PUB_FORCE_EN                                  0x2
#define MASK_PRE_DIV_CLK_GEN_CGM_ISPPLL_312M_WCN_FORCE_EN                                   0x1
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_192M_AP_SEL                                          0x10000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_AP_SEL                                           0x8000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_64M_AP_SEL                                           0x4000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_AP_SEL                                           0x2000
#define MASK_PRE_DIV_CLK_GEN_CGM_RPLL_390M_AP_SEL                                           0x1000
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_192M_MM_SEL                                          0x800
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_MM_SEL                                           0x400
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_MM_SEL                                           0x200
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_AON_SEL                                          0x100
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_AON_SEL                                          0x80
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_WTLCP_SEL                                        0x40
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_64M_WTLCP_SEL                                        0x20
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_WTLCP_SEL                                        0x10
#define MASK_PRE_DIV_CLK_GEN_CGM_XTL_26M_WTLCP_SEL                                          0x8
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_96M_PUBCP_SEL                                        0x4
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_64M_PUBCP_SEL                                        0x2
#define MASK_PRE_DIV_CLK_GEN_CGM_TWPLL_48M_PUBCP_SEL                                        0x1
#define MASK_PRE_DIV_CLK_GEN_MONITOR_WAIT_EN_STATUS                                         0x3fff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS0                                    0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS1                                    0x3ff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS0                                   0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS1                                   0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS2                                   0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS3                                   0x7f
#define MASK_AON_SEC_APB_SEC_EIC_RTCDV5_EB                                                  0x400
#define MASK_AON_SEC_APB_SEC_EIC_RTC_EB                                                     0x200
#define MASK_AON_SEC_APB_SEC_EIC_EB                                                         0x100
#define MASK_AON_SEC_APB_SEC_GPIO_EB                                                        0x80
#define MASK_AON_SEC_APB_SEC_RTC_CLK_GATE_EB                                                0x40
#define MASK_AON_SEC_APB_SEC_WDG_EB                                                         0x20
#define MASK_AON_SEC_APB_SEC_WDG_RTC_EB                                                     0x10
#define MASK_AON_SEC_APB_SEC_RTC_EB                                                         0x8
#define MASK_AON_SEC_APB_SEC_TMR_EB                                                         0x4
#define MASK_AON_SEC_APB_SEC_TMR_RTC_EB                                                     0x2
#define MASK_AON_SEC_APB_SEC_TZPC_EB                                                        0x1
#define MASK_AON_SEC_APB_SEC_EIC_SOFT_RST                                                   0x20
#define MASK_AON_SEC_APB_SEC_GPIO_RST                                                       0x10
#define MASK_AON_SEC_APB_SEC_WDG_SOFT_RST                                                   0x8
#define MASK_AON_SEC_APB_SEC_RTC_SOFT_RST                                                   0x4
#define MASK_AON_SEC_APB_SEC_TMR_SOFT_RST                                                   0x2
#define MASK_AON_SEC_APB_SEC_TZPC_SOFT_RST                                                  0x1
#define MASK_AON_SEC_APB_FUNCDMA_NORMAL_EB                                                  0x1
#define MASK_AON_SEC_APB_CA53_GIC_CFGSDISABLE                                               0x100
#define MASK_AON_SEC_APB_CP15SDISABLE                                                       0xf
#define MASK_AON_SEC_APB_SEC_EFUSE_BOUNDRY                                                  0xff
#define MASK_AON_SEC_APB_AON_DMA_SEC_EB                                                     0x1
#define MASK_AON_SEC_APB_EFUSE_SEC_EB                                                       0x1
#define MASK_MM_AHB_CKG_EB                                                                  0x40
#define MASK_MM_AHB_JPG_EB                                                                  0x20
#define MASK_MM_AHB_CSI_S_EB                                                                0x10
#define MASK_MM_AHB_CSI_EB                                                                  0x8
#define MASK_MM_AHB_CPP_EB                                                                  0x4
#define MASK_MM_AHB_ISP_EB                                                                  0x2
#define MASK_MM_AHB_DCAM_EB                                                                 0x1
#define MASK_MM_AHB_CPP_SOFT_RST_MASK                                                       0x8000
#define MASK_MM_AHB_JPP_SOFT_RST_MASK                                                       0x4000
#define MASK_MM_AHB_DCAM_SOFT_RST_MASK                                                      0x2000
#define MASK_MM_AHB_CSI_S_SOFT_RST                                                          0x1000
#define MASK_MM_AHB_CSI_SOFT_RST                                                            0x800
#define MASK_MM_AHB_AXI_MM_MTX_SOFT_RST                                                     0x400
#define MASK_MM_AHB_CKG_SOFT_RST                                                            0x200
#define MASK_MM_AHB_JPG_SOFT_RST                                                            0x100
#define MASK_MM_AHB_ISP_FMCU_SOFT_RST                                                       0x80
#define MASK_MM_AHB_ISP_CFG_SOFT_RST                                                        0x40
#define MASK_MM_AHB_ISP_LOG_SOFT_RST                                                        0x20
#define MASK_MM_AHB_CPP_SOFT_RST                                                            0x10
#define MASK_MM_AHB_DCAM1_SOFT_RST                                                          0x8
#define MASK_MM_AHB_DCAM0_SOFT_RST                                                          0x4
#define MASK_MM_AHB_DCAM_AXIM_SOFT_RST                                                      0x2
#define MASK_MM_AHB_DCAM_ALL_SOFT_RST                                                       0x1
#define MASK_MM_AHB_MIPI_CSI_S_CKG_EN                                                       0x20
#define MASK_MM_AHB_MIPI_CSI_CKG_EN                                                         0x10
#define MASK_MM_AHB_ISP_AXI_CKG_EN                                                          0x8
#define MASK_MM_AHB_SENSOR1_CKG_EN                                                          0x4
#define MASK_MM_AHB_SENSOR0_CKG_EN                                                          0x2
#define MASK_MM_AHB_CPHY_CFG_CKG_EN                                                         0x1
#define MASK_MM_AHB_CSI_2P2L_TESTDOUT_MS_SEL                                                0x10
#define MASK_MM_AHB_MIPI_CPHY_SEL1                                                          0xc
#define MASK_MM_AHB_MIPI_CPHY_SEL0                                                          0x3
#define MASK_MM_AHB_AR_QOS_THREHOLD_MM                                                      0xf0
#define MASK_MM_AHB_AW_QOS_THREHOLD_MM                                                      0xf
#define MASK_MM_AHB_CGM_CLK_ISP_AUTO_GATE_EN                                                0x4
#define MASK_MM_AHB_CGM_MM_MTX_S0_AUTO_GATE_EN                                              0x2
#define MASK_MM_AHB_MM_LPC_DISABLE                                                          0x1
#define MASK_MM_AHB_LP_EB_DCAM                                                              0x10000
#define MASK_MM_AHB_LP_NUM_DCAM                                                             0xffff
#define MASK_MM_AHB_LP_EB_ISP                                                               0x10000
#define MASK_MM_AHB_LP_NUM_ISP                                                              0xffff
#define MASK_MM_AHB_LP_EB_JPG                                                               0x10000
#define MASK_MM_AHB_LP_NUM_JPG                                                              0xffff
#define MASK_MM_AHB_LP_EB_CPP                                                               0x10000
#define MASK_MM_AHB_LP_NUM_CPP                                                              0xffff
#define MASK_MM_AHB_LP_EB_MTX_S0                                                            0x10000
#define MASK_MM_AHB_LP_NUM_MTX_S0                                                           0xffff
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_EFUSE_1_1_EFS1_ENK2                                0x800000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_EFUSE_1_1_EFS1_ENK1                                0x400000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_EFUSE_1_0_EFS1_ENK2                                0x200000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_EFUSE_1_0_EFS1_ENK1                                0x100000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_LPLL_REF_SEL                               0x80000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_TWPLL_REF_SEL                              0x40000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_TWPLL_PD                                   0x20000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_LPLL_PD                                    0x10000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_GPLL_PD                                    0x8000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_IPLL_PD                                    0x4000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_TWPLL_RST                                  0x2000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_LPLL_RST                                   0x1000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_GPLL_RST                                   0x800
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_IPLL_RST                                   0x400
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV2_EN                              0x200
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV3_EN                              0x100
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV5_EN                              0x80
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV7_EN                              0x40
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV2_EN                               0x20
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV3_EN                               0x10
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV5_EN                               0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_GPLL_CLKOUT_EN                             0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_IPLL_DIV2_EN                               0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_PLL_TOP_IPLL_DIV3_EN                               0x1
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB20_USB20_PS_PD_S                                0x100000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB20_USB20_PS_PD_L                                0x80000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                         0x40000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                         0x20000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_S                         0x10000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_L                         0x8000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S                       0x4000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L                       0x2000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_DPLL_THM_TOP_DPLL_DIV_SEL                          0x1000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_DPLL_THM_TOP_DPLL_CLKOUT_EN                        0x800
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_DPLL_THM_TOP_DPLL_PD                               0x400
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_DPLL_THM_TOP_DPLL_RST                              0x200
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_DPLL_THM_TOP_THM_PD                                0x100
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_DPLL_THM_TOP_THM_RSTN                              0x80
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_DPLL_THM_TOP_THM_RUN                               0x40
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL_CLKOUT_EN                        0x20
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL_PD                               0x10
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL_RST                              0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MPLL_THM_TOP_THM_PD                                0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MPLL_THM_TOP_THM_RSTN                              0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MPLL_THM_TOP_THM_RUN                               0x1
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_LPLL_REF_SEL                                       0x6000000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_TWPLL_REF_SEL                                      0x1800000
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_DOUT_TSEN_SDADC_SEL                                 0x400000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_IPLL_LOCK_DONE                                     0x200000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_IPLL_DIV3_EN                                       0x100000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_IPLL_DIV2_EN                                       0x80000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_IPLL_RST                                           0x40000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_IPLL_PD                                            0x20000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_GPLL_LOCK_DONE                                     0x10000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_GPLL_CLKOUT_EN                                     0x8000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_GPLL_RST                                           0x4000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_GPLL_PD                                            0x2000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_LPLL_LOCK_DONE                                     0x1000
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_LPLL_DIV5_EN                                       0x800
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_LPLL_DIV3_EN                                       0x400
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_LPLL_DIV2_EN                                       0x200
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_LPLL_RST                                           0x100
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_LPLL_PD                                            0x80
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_TWPLL_LOCK_DONE                                    0x40
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_TWPLL_DIV7_EN                                      0x20
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_TWPLL_DIV5_EN                                      0x10
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_TWPLL_DIV3_EN                                      0x8
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_TWPLL_DIV2_EN                                      0x4
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_TWPLL_RST                                          0x2
#define MASK_ANLG_PHY_TOP_ANALOG_PLL_TOP_TWPLL_PD                                           0x1
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_PS_PD_S                                        0x2000000
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_PS_PD_L                                        0x1000000
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                                 0x800000
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                                 0x400000
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_S                                 0x200000
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_L                                 0x100000
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S                               0x80000
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L                               0x40000
#define MASK_ANLG_PHY_TOP_ANALOG_DPLL_THM_TOP_DPLL_DIV_SEL                                  0x3c000
#define MASK_ANLG_PHY_TOP_ANALOG_DPLL_THM_TOP_THM_RUN                                       0x2000
#define MASK_ANLG_PHY_TOP_ANALOG_DPLL_THM_TOP_THM_RSTN                                      0x1000
#define MASK_ANLG_PHY_TOP_ANALOG_DPLL_THM_TOP_THM_PD                                        0x800
#define MASK_ANLG_PHY_TOP_ANALOG_DPLL_THM_TOP_DPLL_LOCK_DONE                                0x400
#define MASK_ANLG_PHY_TOP_ANALOG_DPLL_THM_TOP_DPLL_CLKOUT_EN                                0x200
#define MASK_ANLG_PHY_TOP_ANALOG_DPLL_THM_TOP_DPLL_RST                                      0x100
#define MASK_ANLG_PHY_TOP_ANALOG_DPLL_THM_TOP_DPLL_PD                                       0x80
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL_THM_TOP_THM_RUN                                       0x40
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL_THM_TOP_THM_RSTN                                      0x20
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL_THM_TOP_THM_PD                                        0x10
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL_THM_TOP_MPLL_LOCK_DONE                                0x8
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL_THM_TOP_MPLL_CLKOUT_EN                                0x4
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL_THM_TOP_MPLL_RST                                      0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL_THM_TOP_MPLL_PD                                       0x1
#define MASK_ANLG_PHY_TOP_ANALOG_TSENADC_CLK_SEL                                            0x8000000
#define MASK_ANLG_PHY_TOP_ANALOG_OSCADC_CLK_SEL                                             0x4000000
#define MASK_ANLG_PHY_TOP_ANALOG_EFUSE_1_1_EFS1_ENK2                                        0x2000000
#define MASK_ANLG_PHY_TOP_ANALOG_EFUSE_1_1_EFS1_ENK1                                        0x1000000
#define MASK_ANLG_PHY_TOP_ANALOG_EFUSE_1_0_EFS1_ENK2                                        0x800000
#define MASK_ANLG_PHY_TOP_ANALOG_EFUSE_1_0_EFS1_ENK1                                        0x400000
#define MASK_ANLG_PHY_TOP_ANALOG_DPLL_THM_TOP_THM_DATA                                      0x3fc000
#define MASK_ANLG_PHY_TOP_ANALOG_DPLL_THM_TOP_THM_VALID                                     0x2000
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL_THM_TOP_THM_DATA                                      0x1fe0
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL_THM_TOP_THM_VALID                                     0x10
#define MASK_ANLG_PHY_TOP_DSI_4LANE_ISO_SW_EN                                               0x8
#define MASK_ANLG_PHY_TOP_CSI_4LANE_ISO_SW_EN                                               0x4
#define MASK_ANLG_PHY_TOP_CSI_2P2LANE_ISO_SW_EN                                             0x2
#define MASK_ANLG_PHY_TOP_USB20_ISO_SW_EN                                                   0x1
#define MASK_ANLG_PHY_TOP_ANALOG_TOP_DUMY_IN                                                0xffff0000
#define MASK_ANLG_PHY_TOP_ANALOG_TOP_DUMY_OUT                                               0xffff
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPIO_CLK_IN_CTRL                                    0x8
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPIO_CLK_OUT_CTRL                                   0x7
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_N                                             0x7ff00
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_IBIAS                                         0xc0
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_LPF                                           0x38
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_SDM_EN                                        0x4
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_MOD_EN                                        0x2
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_DIV_S                                         0x1
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_NINT                                          0x3f800000
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_KINT                                          0x7fffff
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_RESERVED                                      0x7f8
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_CK2DSI_EN                                     0x4
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_CLKOUT_EN                                     0x2
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_DIV1_EN                                       0x1
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_BIST_EN                                       0x10000
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_BIST_CNT                                      0xffff
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_N                                              0x7ff00
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_IBIAS                                          0xc0
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_LPF                                            0x38
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_SDM_EN                                         0x4
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_MOD_EN                                         0x2
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_DIV_S                                          0x1
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_NINT                                           0x3f800000
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_KINT                                           0x7fffff
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_RESERVED                                       0x3fc
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_CLKOUT_EN                                      0x2
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_DIV1_EN                                        0x1
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_BIST_EN                                        0x10000
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_BIST_CNT                                       0xffff
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_N                                              0xffe00
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_IBIAS                                          0x180
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_LPF                                            0x70
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_SDM_EN                                         0x8
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_MOD_EN                                         0x4
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_DIV_S                                          0x2
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_REF_SEL                                        0x1
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_NINT                                           0x3f800000
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_KINT                                           0x7fffff
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_RESERVED                                       0x1fe
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_POSTDIV                                        0x1
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_BIST_EN                                        0x10000
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_BIST_CNT                                       0xffff
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_N                                              0xffe00
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_IBIAS                                          0x180
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_LPF                                            0x70
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_SDM_EN                                         0x8
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_MOD_EN                                         0x4
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_DIV_S                                          0x2
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_REF_SEL                                        0x1
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_NINT                                           0x3f800000
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_KINT                                           0x7fffff
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_RESERVED                                       0x7f8
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_CLKOUT_EN                                      0x4
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_POSTDIV                                        0x2
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_DIV1_EN                                        0x1
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_BIST_EN                                        0x10000
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_BIST_CNT                                       0xffff
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_SSC_CTRL                                      0xff000000
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_SSC_CTRL                                       0xff0000
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_SSC_CTRL                                       0xff00
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_IPLL_SSC_CTRL                                       0xff
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_ANALOG_PLL_RESERVED                                 0xff
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_ANALOG_PLL_DUMY_IN                                  0xffff0000
#define MASK_ANLG_PHY_G1_ANALOG_PLL_TOP_ANALOG_PLL_DUMY_OUT                                 0xffff
#define MASK_PMU_APB_PD_CA53_TOP_DBG_SHUTDOWN_EN                                            0x10000000
#define MASK_PMU_APB_PD_CA53_TOP_PD_SEL                                                     0x8000000
#define MASK_PMU_APB_PD_CA53_TOP_FORCE_SHUTDOWN                                             0x2000000
#define MASK_PMU_APB_PD_CA53_TOP_AUTO_SHUTDOWN_EN                                           0x1000000
#define MASK_PMU_APB_PD_CA53_TOP_PWR_ON_SEQ_DLY                                             0xff00
#define MASK_PMU_APB_PD_CA53_TOP_ISO_ON_DLY                                                 0xff
#define MASK_PMU_APB_PD_CA53_C0_WFI_SHUTDOWN_EN                                             0x20000000
#define MASK_PMU_APB_PD_CA53_C0_DBG_SHUTDOWN_EN                                             0x10000000
#define MASK_PMU_APB_PD_CA53_C0_PD_SEL                                                      0x8000000
#define MASK_PMU_APB_PD_CA53_C0_FORCE_SHUTDOWN                                              0x2000000
#define MASK_PMU_APB_PD_CA53_C0_AUTO_SHUTDOWN_EN                                            0x1000000
#define MASK_PMU_APB_PD_CA53_C0_PWR_ON_DLY                                                  0xff0000
#define MASK_PMU_APB_PD_CA53_C0_PWR_ON_SEQ_DLY                                              0xff00
#define MASK_PMU_APB_PD_CA53_C0_ISO_ON_DLY                                                  0xff
#define MASK_PMU_APB_PD_CA53_C1_WFI_SHUTDOWN_EN                                             0x20000000
#define MASK_PMU_APB_PD_CA53_C1_DBG_SHUTDOWN_EN                                             0x10000000
#define MASK_PMU_APB_PD_CA53_C1_PD_SEL                                                      0x8000000
#define MASK_PMU_APB_PD_CA53_C1_FORCE_SHUTDOWN                                              0x2000000
#define MASK_PMU_APB_PD_CA53_C1_AUTO_SHUTDOWN_EN                                            0x1000000
#define MASK_PMU_APB_PD_CA53_C1_PWR_ON_DLY                                                  0xff0000
#define MASK_PMU_APB_PD_CA53_C1_PWR_ON_SEQ_DLY                                              0xff00
#define MASK_PMU_APB_PD_CA53_C1_ISO_ON_DLY                                                  0xff
#define MASK_PMU_APB_PD_CA53_C2_WFI_SHUTDOWN_EN                                             0x20000000
#define MASK_PMU_APB_PD_CA53_C2_DBG_SHUTDOWN_EN                                             0x10000000
#define MASK_PMU_APB_PD_CA53_C2_PD_SEL                                                      0x8000000
#define MASK_PMU_APB_PD_CA53_C2_FORCE_SHUTDOWN                                              0x2000000
#define MASK_PMU_APB_PD_CA53_C2_AUTO_SHUTDOWN_EN                                            0x1000000
#define MASK_PMU_APB_PD_CA53_C2_PWR_ON_DLY                                                  0xff0000
#define MASK_PMU_APB_PD_CA53_C2_PWR_ON_SEQ_DLY                                              0xff00
#define MASK_PMU_APB_PD_CA53_C2_ISO_ON_DLY                                                  0xff
#define MASK_PMU_APB_PD_CA53_C3_WFI_SHUTDOWN_EN                                             0x20000000
#define MASK_PMU_APB_PD_CA53_C3_DBG_SHUTDOWN_EN                                             0x10000000
#define MASK_PMU_APB_PD_CA53_C3_PD_SEL                                                      0x8000000
#define MASK_PMU_APB_PD_CA53_C3_FORCE_SHUTDOWN                                              0x2000000
#define MASK_PMU_APB_PD_CA53_C3_AUTO_SHUTDOWN_EN                                            0x1000000
#define MASK_PMU_APB_PD_CA53_C3_PWR_ON_DLY                                                  0xff0000
#define MASK_PMU_APB_PD_CA53_C3_PWR_ON_SEQ_DLY                                              0xff00
#define MASK_PMU_APB_PD_CA53_C3_ISO_ON_DLY                                                  0xff
#define MASK_PMU_APB_PD_CA53_TOP_DCDC_PWR_ON_DLY                                            0xff00
#define MASK_PMU_APB_PD_CA53_TOP_DCDC_PWR_OFF_DLY                                           0xff
#define MASK_PMU_APB_PD_AP_SYS_FORCE_SHUTDOWN                                               0x2000000
#define MASK_PMU_APB_PD_AP_SYS_AUTO_SHUTDOWN_EN                                             0x1000000
#define MASK_PMU_APB_PD_AP_SYS_PWR_ON_DLY                                                   0xff0000
#define MASK_PMU_APB_PD_AP_SYS_PWR_ON_SEQ_DLY                                               0xff00
#define MASK_PMU_APB_PD_AP_SYS_ISO_ON_DLY                                                   0xff
#define MASK_PMU_APB_PD_MM_TOP_FORCE_SHUTDOWN                                               0x2000000
#define MASK_PMU_APB_PD_MM_TOP_AUTO_SHUTDOWN_EN                                             0x1000000
#define MASK_PMU_APB_PD_MM_TOP_PWR_ON_DLY                                                   0xff0000
#define MASK_PMU_APB_PD_MM_TOP_PWR_ON_SEQ_DLY                                               0xff00
#define MASK_PMU_APB_PD_MM_TOP_ISO_ON_DLY                                                   0xff
#define MASK_PMU_APB_PD_GPU_TOP_FORCE_SHUTDOWN                                              0x2000000
#define MASK_PMU_APB_PD_GPU_TOP_AUTO_SHUTDOWN_EN                                            0x1000000
#define MASK_PMU_APB_PD_GPU_TOP_PWR_ON_DLY                                                  0xff0000
#define MASK_PMU_APB_PD_GPU_TOP_PWR_ON_SEQ_DLY                                              0xff00
#define MASK_PMU_APB_PD_GPU_TOP_ISO_ON_DLY                                                  0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_FORCE_SHUTDOWN                                         0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_AUTO_SHUTDOWN_EN                                       0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_PWR_ON_DLY                                             0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_PWR_ON_SEQ_DLY                                         0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_ISO_ON_DLY                                             0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_FORCE_SHUTDOWN                                         0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_AUTO_SHUTDOWN_EN                                       0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_PWR_ON_DLY                                             0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_PWR_ON_SEQ_DLY                                         0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_ISO_ON_DLY                                             0xff
#define MASK_PMU_APB_PD_WTLCP_LDSP_PD_SEL                                                   0x8000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_FORCE_SHUTDOWN                                           0x2000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_AUTO_SHUTDOWN_EN                                         0x1000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_PWR_ON_DLY                                               0xff0000
#define MASK_PMU_APB_PD_WTLCP_LDSP_PWR_ON_SEQ_DLY                                           0xff00
#define MASK_PMU_APB_PD_WTLCP_LDSP_ISO_ON_DLY                                               0xff
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PD_SEL                                                  0x8000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_FORCE_SHUTDOWN                                          0x2000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_AUTO_SHUTDOWN_EN                                        0x1000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_DLY                                              0xff0000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_SEQ_DLY                                          0xff00
#define MASK_PMU_APB_PD_WTLCP_TGDSP_ISO_ON_DLY                                              0xff
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_FORCE_SHUTDOWN                                        0x2000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_AUTO_SHUTDOWN_EN                                      0x1000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_DLY                                            0xff0000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_SEQ_DLY                                        0xff00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_ISO_ON_DLY                                            0xff
#define MASK_PMU_APB_PD_WTLCP_SYS_FORCE_SHUTDOWN                                            0x2000000
#define MASK_PMU_APB_PD_WTLCP_SYS_AUTO_SHUTDOWN_EN                                          0x1000000
#define MASK_PMU_APB_PD_WTLCP_SYS_PWR_ON_DLY                                                0xff0000
#define MASK_PMU_APB_PD_WTLCP_SYS_PWR_ON_SEQ_DLY                                            0xff00
#define MASK_PMU_APB_PD_WTLCP_SYS_ISO_ON_DLY                                                0xff
#define MASK_PMU_APB_PD_PUBCP_DBG_SHUTDOWN_EN                                               0x4000000
#define MASK_PMU_APB_PD_PUBCP_SYS_FORCE_SHUTDOWN                                            0x2000000
#define MASK_PMU_APB_PD_PUBCP_SYS_AUTO_SHUTDOWN_EN                                          0x1000000
#define MASK_PMU_APB_PD_PUBCP_SYS_PWR_ON_DLY                                                0xff0000
#define MASK_PMU_APB_PD_PUBCP_SYS_PWR_ON_SEQ_DLY                                            0xff00
#define MASK_PMU_APB_PD_PUBCP_SYS_ISO_ON_DLY                                                0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_FORCE_SHUTDOWN                                         0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_AUTO_SHUTDOWN_EN                                       0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_PWR_ON_DLY                                             0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_PWR_ON_SEQ_DLY                                         0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_ISO_ON_DLY                                             0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_FORCE_SHUTDOWN                                         0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_AUTO_SHUTDOWN_EN                                       0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_PWR_ON_DLY                                             0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_PWR_ON_SEQ_DLY                                         0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_ISO_ON_DLY                                             0xff
#define MASK_PMU_APB_PUBCP_FRC_STOP_REQ_FOR_WTL                                             0x1
#define MASK_PMU_APB_PD_PUB_SYS_FORCE_SHUTDOWN                                              0x2000000
#define MASK_PMU_APB_PD_PUB_SYS_AUTO_SHUTDOWN_EN                                            0x1000000
#define MASK_PMU_APB_PD_PUB_SYS_PWR_ON_DLY                                                  0xff0000
#define MASK_PMU_APB_PD_PUB_SYS_PWR_ON_SEQ_DLY                                              0xff00
#define MASK_PMU_APB_PD_PUB_SYS_ISO_ON_DLY                                                  0xff
#define MASK_PMU_APB_AP_WAKEUP_POR_N                                                        0x1
#define MASK_PMU_APB_XTL1_WAIT_CNT                                                          0xff00
#define MASK_PMU_APB_XTL0_WAIT_CNT                                                          0xff
#define MASK_PMU_APB_XTLBUF1_WAIT_CNT                                                       0xff00
#define MASK_PMU_APB_XTLBUF0_WAIT_CNT                                                       0xff
#define MASK_PMU_APB_LTEPLL_WAIT_CNT                                                        0xff000000
#define MASK_PMU_APB_TWPLL_WAIT_CNT                                                         0xff0000
#define MASK_PMU_APB_DPLL_WAIT_CNT                                                          0xff00
#define MASK_PMU_APB_MPLL_WAIT_CNT                                                          0xff
#define MASK_PMU_APB_ISPPLL_WAIT_CNT                                                        0xff000000
#define MASK_PMU_APB_RPLL_WAIT_CNT                                                          0xff0000
#define MASK_PMU_APB_GPLL_WAIT_CNT                                                          0xff00
#define MASK_PMU_APB_XTL0_FRC_OFF                                                           0x80
#define MASK_PMU_APB_XTL0_FRC_ON                                                            0x40
#define MASK_PMU_APB_XTL0_SP_SYS_SEL                                                        0x20
#define MASK_PMU_APB_XTL0_PUB_SYS_SEL                                                       0x10
#define MASK_PMU_APB_XTL0_WCN_SYS_SEL                                                       0x8
#define MASK_PMU_APB_XTL0_PUBCP_SEL                                                         0x4
#define MASK_PMU_APB_XTL0_WTLCP_SEL                                                         0x2
#define MASK_PMU_APB_XTL0_AP_SEL                                                            0x1
#define MASK_PMU_APB_XTL1_FRC_OFF                                                           0x80
#define MASK_PMU_APB_XTL1_FRC_ON                                                            0x40
#define MASK_PMU_APB_XTL1_SP_SYS_SEL                                                        0x20
#define MASK_PMU_APB_XTL1_PUB_SYS_SEL                                                       0x10
#define MASK_PMU_APB_XTL1_WCN_SYS_SEL                                                       0x8
#define MASK_PMU_APB_XTL1_PUBCP_SEL                                                         0x4
#define MASK_PMU_APB_XTL1_WTLCP_SEL                                                         0x2
#define MASK_PMU_APB_XTL1_AP_SEL                                                            0x1
#define MASK_PMU_APB_ISPPLL_REF_SEL                                                         0x100
#define MASK_PMU_APB_ISPPLL_FRC_OFF                                                         0x80
#define MASK_PMU_APB_ISPPLL_FRC_ON                                                          0x40
#define MASK_PMU_APB_ISPPLL_SP_SYS_SEL                                                      0x20
#define MASK_PMU_APB_ISPPLL_PUB_SYS_SEL                                                     0x10
#define MASK_PMU_APB_ISPPLL_WCN_SYS_SEL                                                     0x8
#define MASK_PMU_APB_ISPPLL_PUBCP_SEL                                                       0x4
#define MASK_PMU_APB_ISPPLL_WTLCP_SEL                                                       0x2
#define MASK_PMU_APB_ISPPLL_AP_SEL                                                          0x1
#define MASK_PMU_APB_XTLBUF0_FRC_OFF                                                        0x80
#define MASK_PMU_APB_XTLBUF0_FRC_ON                                                         0x40
#define MASK_PMU_APB_XTLBUF0_SP_SYS_SEL                                                     0x20
#define MASK_PMU_APB_XTLBUF0_PUB_SYS_SEL                                                    0x10
#define MASK_PMU_APB_XTLBUF0_WCN_SYS_SEL                                                    0x8
#define MASK_PMU_APB_XTLBUF0_PUBCP_SEL                                                      0x4
#define MASK_PMU_APB_XTLBUF0_WTLCP_SEL                                                      0x2
#define MASK_PMU_APB_XTLBUF0_AP_SEL                                                         0x1
#define MASK_PMU_APB_XTLBUF1_FRC_OFF                                                        0x80
#define MASK_PMU_APB_XTLBUF1_FRC_ON                                                         0x40
#define MASK_PMU_APB_XTLBUF1_SP_SYS_SEL                                                     0x20
#define MASK_PMU_APB_XTLBUF1_PUB_SYS_SEL                                                    0x10
#define MASK_PMU_APB_XTLBUF1_WCN_SYS_SEL                                                    0x8
#define MASK_PMU_APB_XTLBUF1_PUBCP_SEL                                                      0x4
#define MASK_PMU_APB_XTLBUF1_WTLCP_SEL                                                      0x2
#define MASK_PMU_APB_XTLBUF1_AP_SEL                                                         0x1
#define MASK_PMU_APB_MPLL_REF_SEL                                                           0x100
#define MASK_PMU_APB_MPLL_FRC_OFF                                                           0x80
#define MASK_PMU_APB_MPLL_FRC_ON                                                            0x40
#define MASK_PMU_APB_MPLL_SP_SYS_SEL                                                        0x20
#define MASK_PMU_APB_MPLL_PUB_SYS_SEL                                                       0x10
#define MASK_PMU_APB_MPLL_WCN_SYS_SEL                                                       0x8
#define MASK_PMU_APB_MPLL_PUBCP_SEL                                                         0x4
#define MASK_PMU_APB_MPLL_WTLCP_SEL                                                         0x2
#define MASK_PMU_APB_MPLL_AP_SEL                                                            0x1
#define MASK_PMU_APB_DPLL_REF_SEL                                                           0x100
#define MASK_PMU_APB_DPLL_FRC_OFF                                                           0x80
#define MASK_PMU_APB_DPLL_FRC_ON                                                            0x40
#define MASK_PMU_APB_DPLL_SP_SYS_SEL                                                        0x20
#define MASK_PMU_APB_DPLL_PUB_SYS_SEL                                                       0x10
#define MASK_PMU_APB_DPLL_WCN_SYS_SEL                                                       0x8
#define MASK_PMU_APB_DPLL_PUBCP_SEL                                                         0x4
#define MASK_PMU_APB_DPLL_WTLCP_SEL                                                         0x2
#define MASK_PMU_APB_DPLL_AP_SEL                                                            0x1
#define MASK_PMU_APB_LTEPLL_REF_SEL                                                         0x300
#define MASK_PMU_APB_LTEPLL_FRC_OFF                                                         0x80
#define MASK_PMU_APB_LTEPLL_FRC_ON                                                          0x40
#define MASK_PMU_APB_LTEPLL_SP_SYS_SEL                                                      0x20
#define MASK_PMU_APB_LTEPLL_PUB_SYS_SEL                                                     0x10
#define MASK_PMU_APB_LTEPLL_WCN_SYS_SEL                                                     0x8
#define MASK_PMU_APB_LTEPLL_PUBCP_SEL                                                       0x4
#define MASK_PMU_APB_LTEPLL_WTLCP_SEL                                                       0x2
#define MASK_PMU_APB_LTEPLL_AP_SEL                                                          0x1
#define MASK_PMU_APB_TWPLL_REF_SEL                                                          0x300
#define MASK_PMU_APB_TWPLL_FRC_OFF                                                          0x80
#define MASK_PMU_APB_TWPLL_FRC_ON                                                           0x40
#define MASK_PMU_APB_TWPLL_SP_SYS_SEL                                                       0x20
#define MASK_PMU_APB_TWPLL_PUB_SYS_SEL                                                      0x10
#define MASK_PMU_APB_TWPLL_WCN_SYS_SEL                                                      0x8
#define MASK_PMU_APB_TWPLL_PUBCP_SEL                                                        0x4
#define MASK_PMU_APB_TWPLL_WTLCP_SEL                                                        0x2
#define MASK_PMU_APB_TWPLL_AP_SEL                                                           0x1
#define MASK_PMU_APB_GPLL_REF_SEL                                                           0x100
#define MASK_PMU_APB_GPLL_FRC_OFF                                                           0x80
#define MASK_PMU_APB_GPLL_FRC_ON                                                            0x40
#define MASK_PMU_APB_GPLL_SP_SYS_SEL                                                        0x20
#define MASK_PMU_APB_GPLL_PUB_SYS_SEL                                                       0x10
#define MASK_PMU_APB_GPLL_WCN_SYS_SEL                                                       0x8
#define MASK_PMU_APB_GPLL_PUBCP_SEL                                                         0x4
#define MASK_PMU_APB_GPLL_WTLCP_SEL                                                         0x2
#define MASK_PMU_APB_GPLL_AP_SEL                                                            0x1
#define MASK_PMU_APB_RPLL_REF_SEL                                                           0x300
#define MASK_PMU_APB_RPLL_FRC_OFF                                                           0x80
#define MASK_PMU_APB_RPLL_FRC_ON                                                            0x40
#define MASK_PMU_APB_RPLL_SP_SYS_SEL                                                        0x20
#define MASK_PMU_APB_RPLL_PUB_SYS_SEL                                                       0x10
#define MASK_PMU_APB_RPLL_WCN_SYS_SEL                                                       0x8
#define MASK_PMU_APB_RPLL_PUBCP_SEL                                                         0x4
#define MASK_PMU_APB_RPLL_WTLCP_SEL                                                         0x2
#define MASK_PMU_APB_RPLL_AP_SEL                                                            0x1
#define MASK_PMU_APB_WTLCP_TGDSP_SOFT_RST                                                   0x8000
#define MASK_PMU_APB_WTLCP_LDSP_SOFT_RST                                                    0x4000
#define MASK_PMU_APB_WCDMA_AON_SOFT_RST                                                     0x2000
#define MASK_PMU_APB_WTLCP_AON_SOFT_RST                                                     0x1000
#define MASK_PMU_APB_GNSS_WRAP_SOFT_RST                                                     0x800
#define MASK_PMU_APB_WIFI_WRAP_SOFT_RST                                                     0x400
#define MASK_PMU_APB_WCN_SYS_SOFT_RST                                                       0x200
#define MASK_PMU_APB_SP_SYS_SOFT_RST                                                        0x100
#define MASK_PMU_APB_CA53_SOFT_RST                                                          0x80
#define MASK_PMU_APB_PUB_SOFT_RST                                                           0x40
#define MASK_PMU_APB_AP_SOFT_RST                                                            0x20
#define MASK_PMU_APB_GPU_SOFT_RST                                                           0x10
#define MASK_PMU_APB_MM_SOFT_RST                                                            0x8
#define MASK_PMU_APB_WTLCP_DSP_SYS_SRST                                                     0x4
#define MASK_PMU_APB_PUBCP_SOFT_RST                                                         0x2
#define MASK_PMU_APB_WTLCP_SOFT_RST                                                         0x1
#define MASK_PMU_APB_PUBCP_DEEP_SLP_DBG                                                     0xffff0000
#define MASK_PMU_APB_WTLCP_DEEP_SLP_DBG                                                     0xffff
#define MASK_PMU_APB_PD_AP_SYS_STATE                                                        0x3e000000
#define MASK_PMU_APB_PD_CA53_C3_STATE                                                       0x1f00000
#define MASK_PMU_APB_PD_CA53_C2_STATE                                                       0xf8000
#define MASK_PMU_APB_PD_CA53_C1_STATE                                                       0x7c00
#define MASK_PMU_APB_PD_CA53_C0_STATE                                                       0x3e0
#define MASK_PMU_APB_PD_CA53_TOP_STATE                                                      0x1f
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_STATE                                                  0x3e000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_STATE                                                  0x1f00000
#define MASK_PMU_APB_PD_WIFI_WRAP_STATE                                                     0xf8000
#define MASK_PMU_APB_PD_WTLCP_LDSP_STATE                                                    0x7c00
#define MASK_PMU_APB_PD_WTLCP_TGDSP_STATE                                                   0x3e0
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_STATE                                                 0x1f
#define MASK_PMU_APB_PD_GNSS_WRAP_STATE                                                     0x3e000000
#define MASK_PMU_APB_PD_PUB_SYS_STATE                                                       0x1f00000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_STATE                                                  0xf8000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_STATE                                                  0x7c00
#define MASK_PMU_APB_PD_PUBCP_SYS_STATE                                                     0x3e0
#define MASK_PMU_APB_PD_WTLCP_SYS_STATE                                                     0x1f
#define MASK_PMU_APB_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE                                        0xffffffff
#define MASK_PMU_APB_PUB_SYS_FORCE_SYSTEM_SLEEP                                             0x80000000
#define MASK_PMU_APB_PUB_SYS_FORCE_LIGHT_SLEEP                                              0x40000000
#define MASK_PMU_APB_PUB_SYS_FORCE_DEEP_SLEEP                                               0x20000000
#define MASK_PMU_APB_PUB_SYS_AUTO_DEEP_SLEEP_ENABLE                                         0x10000000
#define MASK_PMU_APB_AON_DMA_FORCE_LIGHT_SLEEP                                              0x8000000
#define MASK_PMU_APB_PUBCP_FORCE_LIGHT_SLEEP                                                0x4000000
#define MASK_PMU_APB_WTLCP_FORCE_LIGHT_SLEEP                                                0x2000000
#define MASK_PMU_APB_WCN_SYS_FORCE_LIGHT_SLEEP                                              0x1000000
#define MASK_PMU_APB_AP_FORCE_LIGHT_SLEEP                                                   0x800000
#define MASK_PMU_APB_AON_SYS_FORCE_LIGHT_SLEEP                                              0x400000
#define MASK_PMU_APB_SP_SYS_FORCE_DEEP_SLEEP                                                0x200000
#define MASK_PMU_APB_WCN_SYS_FORCE_DEEP_SLEEP                                               0x80000
#define MASK_PMU_APB_PUBCP_FORCE_DEEP_SLEEP                                                 0x40000
#define MASK_PMU_APB_WTLCP_FORCE_DEEP_SLEEP                                                 0x20000
#define MASK_PMU_APB_AP_FORCE_DEEP_SLEEP                                                    0x10000
#define MASK_PMU_APB_WCN_SYS_FORCE_SYSTEM_SLEEP                                             0x8000
#define MASK_PMU_APB_GPU_TOP_FORCE_SYSTEM_SLEEP                                             0x4000
#define MASK_PMU_APB_MM_TOP_FORCE_SYSTEM_SLEEP                                              0x2000
#define MASK_PMU_APB_PUBCP_FORCE_SYSTEM_SLEEP                                               0x1000
#define MASK_PMU_APB_WTLCP_FORCE_SYSTEM_SLEEP                                               0x800
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP                                                  0x400
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP                                                      0x40
#define MASK_PMU_APB_WCN_SYS_DEEP_SLEEP                                                     0x20
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP                                                     0x10
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP                                                    0x8
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP                                                       0x4
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP                                                       0x2
#define MASK_PMU_APB_AP_DEEP_SLEEP                                                          0x1
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK                                                  0x80000
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP                                              0x40000
#define MASK_PMU_APB_DDR_SLEEP_DISABLE                                                      0x20000
#define MASK_PMU_APB_BUSY_TRANSFER_HWDATA_SEL                                               0x10000
#define MASK_PMU_APB_DDR_PUBL_APB_SOFT_RST                                                  0x1000
#define MASK_PMU_APB_DDR_UMCTL_APB_SOFT_RST                                                 0x800
#define MASK_PMU_APB_DDR_PUBL_SOFT_RST                                                      0x400
#define MASK_PMU_APB_DDR_PHY_SOFT_RST                                                       0x100
#define MASK_PMU_APB_DDR_PHY_AUTO_GATE_EN                                                   0x40
#define MASK_PMU_APB_DDR_PUBL_AUTO_GATE_EN                                                  0x20
#define MASK_PMU_APB_DDR_UMCTL_AUTO_GATE_EN                                                 0x10
#define MASK_PMU_APB_DDR_PHY_EB                                                             0x4
#define MASK_PMU_APB_DDR_UMCTL_EB                                                           0x2
#define MASK_PMU_APB_DDR_PUBL_EB                                                            0x1
#define MASK_PMU_APB_SP_SYS_SLP_STATUS                                                      0xf00000
#define MASK_PMU_APB_WCN_SYS_SLP_STATUS                                                     0xf000
#define MASK_PMU_APB_PUBCP_SLP_STATUS                                                       0xf00
#define MASK_PMU_APB_WTLCP_SLP_STATUS                                                       0xf0
#define MASK_PMU_APB_AP_SLP_STATUS                                                          0xf
#define MASK_PMU_APB_PUB_SYS_SELF_REFRESH_FLAG_BYPASS                                       0x4
#define MASK_PMU_APB_PUB_SYS_PWR_PD_ACK_BYPASS                                              0x2
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_LOCK_ACK_BYPASS                                     0x1
#define MASK_PMU_APB_WCN_SYS_PUB_SYS_DEEP_SLEEP_POLL                                        0xff
#define MASK_PMU_APB_AON_PUB_SYS_DEEP_SLEEP_POLL                                            0xff000000
#define MASK_PMU_APB_PUBCP_PUB_SYS_DEEP_SLEEP_POLL                                          0xff0000
#define MASK_PMU_APB_AP_PUB_SYS_DEEP_SLEEP_POLL                                             0xff00
#define MASK_PMU_APB_WTLCP_PUB_SYS_DEEP_SLEEP_POLL                                          0xff
#define MASK_PMU_APB_CA53_L2RSTDISABLE                                                      0x1
#define MASK_PMU_APB_CA53_VINITHI_C0                                                        0x1
#define MASK_PMU_APB_CA53_VINITHI_C1                                                        0x1
#define MASK_PMU_APB_CA53_VINITHI_C2                                                        0x1
#define MASK_PMU_APB_CA53_VINITHI_C3                                                        0x1
#define MASK_PMU_APB_DDR_CTRL_AXI_LP_EN                                                     0x80000000
#define MASK_PMU_APB_DDR_CTRL_CGM_SEL                                                       0x40000000
#define MASK_PMU_APB_DDR_CHN9_AXI_LP_EN                                                     0x2000000
#define MASK_PMU_APB_DDR_CHN8_AXI_LP_EN                                                     0x1000000
#define MASK_PMU_APB_DDR_CHN7_AXI_LP_EN                                                     0x800000
#define MASK_PMU_APB_DDR_CHN6_AXI_LP_EN                                                     0x400000
#define MASK_PMU_APB_DDR_CHN5_AXI_LP_EN                                                     0x200000
#define MASK_PMU_APB_DDR_CHN4_AXI_LP_EN                                                     0x100000
#define MASK_PMU_APB_DDR_CHN3_AXI_LP_EN                                                     0x80000
#define MASK_PMU_APB_DDR_CHN2_AXI_LP_EN                                                     0x40000
#define MASK_PMU_APB_DDR_CHN1_AXI_LP_EN                                                     0x20000
#define MASK_PMU_APB_DDR_CHN0_AXI_LP_EN                                                     0x10000
#define MASK_PMU_APB_DDR_CHN9_CGM_SEL                                                       0x200
#define MASK_PMU_APB_DDR_CHN8_CGM_SEL                                                       0x100
#define MASK_PMU_APB_DDR_CHN7_CGM_SEL                                                       0x80
#define MASK_PMU_APB_DDR_CHN6_CGM_SEL                                                       0x40
#define MASK_PMU_APB_DDR_CHN5_CGM_SEL                                                       0x20
#define MASK_PMU_APB_DDR_CHN4_CGM_SEL                                                       0x10
#define MASK_PMU_APB_DDR_CHN3_CGM_SEL                                                       0x8
#define MASK_PMU_APB_DDR_CHN2_CGM_SEL                                                       0x4
#define MASK_PMU_APB_DDR_CHN1_CGM_SEL                                                       0x2
#define MASK_PMU_APB_DDR_CHN0_CGM_SEL                                                       0x1
#define MASK_PMU_APB_DDR_CHN9_AXI_STOP_SEL                                                  0x200
#define MASK_PMU_APB_DDR_CHN8_AXI_STOP_SEL                                                  0x100
#define MASK_PMU_APB_DDR_CHN7_AXI_STOP_SEL                                                  0x80
#define MASK_PMU_APB_DDR_CHN6_AXI_STOP_SEL                                                  0x40
#define MASK_PMU_APB_DDR_CHN5_AXI_STOP_SEL                                                  0x20
#define MASK_PMU_APB_DDR_CHN4_AXI_STOP_SEL                                                  0x10
#define MASK_PMU_APB_DDR_CHN3_AXI_STOP_SEL                                                  0x8
#define MASK_PMU_APB_DDR_CHN2_AXI_STOP_SEL                                                  0x4
#define MASK_PMU_APB_DDR_CHN1_AXI_STOP_SEL                                                  0x2
#define MASK_PMU_APB_DDR_CHN0_AXI_STOP_SEL                                                  0x1
#define MASK_PMU_APB_PD_WCN_SYS_DBG_SHUTDOWN_EN                                             0x10000000
#define MASK_PMU_APB_PD_WCN_SYS_PD_SEL                                                      0x8000000
#define MASK_PMU_APB_PD_WCN_SYS_FORCE_SHUTDOWN                                              0x2000000
#define MASK_PMU_APB_PD_WCN_SYS_AUTO_SHUTDOWN_EN                                            0x1000000
#define MASK_PMU_APB_PD_WCN_SYS_PWR_ON_DLY                                                  0xff0000
#define MASK_PMU_APB_PD_WCN_SYS_PWR_ON_SEQ_DLY                                              0xff00
#define MASK_PMU_APB_PD_WCN_SYS_ISO_ON_DLY                                                  0xff
#define MASK_PMU_APB_PD_WIFI_WRAP_DBG_SHUTDOWN_EN                                           0x10000000
#define MASK_PMU_APB_PD_WIFI_WRAP_PD_SEL                                                    0x8000000
#define MASK_PMU_APB_PD_WIFI_WRAP_FORCE_SHUTDOWN                                            0x2000000
#define MASK_PMU_APB_PD_WIFI_WRAP_AUTO_SHUTDOWN_EN                                          0x1000000
#define MASK_PMU_APB_PD_WIFI_WRAP_PWR_ON_DLY                                                0xff0000
#define MASK_PMU_APB_PD_WIFI_WRAP_PWR_ON_SEQ_DLY                                            0xff00
#define MASK_PMU_APB_PD_WIFI_WRAP_ISO_ON_DLY                                                0xff
#define MASK_PMU_APB_PD_GNSS_WRAP_DBG_SHUTDOWN_EN                                           0x10000000
#define MASK_PMU_APB_PD_GNSS_WRAP_PD_SEL                                                    0x8000000
#define MASK_PMU_APB_PD_GNSS_WRAP_FORCE_SHUTDOWN                                            0x2000000
#define MASK_PMU_APB_PD_GNSS_WRAP_AUTO_SHUTDOWN_EN                                          0x1000000
#define MASK_PMU_APB_PD_GNSS_WRAP_PWR_ON_DLY                                                0xff0000
#define MASK_PMU_APB_PD_GNSS_WRAP_PWR_ON_SEQ_DLY                                            0xff00
#define MASK_PMU_APB_PD_GNSS_WRAP_ISO_ON_DLY                                                0xff
#define MASK_PMU_APB_PD_MM_TOP_STATE                                                        0x7c00
#define MASK_PMU_APB_PD_GPU_TOP_STATE                                                       0x3e0
#define MASK_PMU_APB_PD_WCN_SYS_STATE                                                       0x1f
#define MASK_PMU_APB_DDR_PUBL_RET_EN                                                        0x8000000
#define MASK_PMU_APB_DDR_PHY_ISO_RST_EN                                                     0x4000000
#define MASK_PMU_APB_DDR_UMCTL_RET_EN                                                       0x2000000
#define MASK_PMU_APB_DDR_PHY_AUTO_RET_EN                                                    0x1000000
#define MASK_PMU_APB_DDR_UMCTL_SOFT_RST                                                     0x10000
#define MASK_PMU_APB_DDR_PHY_CKE_RET_EN                                                     0x1
#define MASK_PMU_APB_AON_RC_4M_SEL                                                          0x100
#define MASK_PMU_APB_GGE_26M_SEL                                                            0x40
#define MASK_PMU_APB_PUB_26M_SEL                                                            0x20
#define MASK_PMU_APB_AON_26M_SEL                                                            0x10
#define MASK_PMU_APB_PUBCP_26M_SEL                                                          0x4
#define MASK_PMU_APB_WTLCP_26M_SEL                                                          0x2
#define MASK_PMU_APB_AP_26M_SEL                                                             0x1
#define MASK_PMU_APB_PD_GNSS_WRAP_BISR_DONE                                                 0x800000
#define MASK_PMU_APB_PD_WIFI_WRAP_BISR_DONE                                                 0x400000
#define MASK_PMU_APB_PD_WCN_SYS_BISR_DONE                                                   0x200000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_BISR_DONE                                              0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_BISR_DONE                                              0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_DONE                                                   0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_DONE                                                 0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_DONE                                                 0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_DONE                                             0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_DONE                                               0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_DONE                                                0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_BISR_DONE                                              0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_BISR_DONE                                              0x200
#define MASK_PMU_APB_PD_MM_TOP_BISR_DONE                                                    0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_DONE                                                   0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_DONE                                                    0x20
#define MASK_PMU_APB_PD_CA53_TOP_BISR_DONE                                                  0x10
#define MASK_PMU_APB_PD_CA53_C3_BISR_DONE                                                   0x8
#define MASK_PMU_APB_PD_CA53_C2_BISR_DONE                                                   0x4
#define MASK_PMU_APB_PD_CA53_C1_BISR_DONE                                                   0x2
#define MASK_PMU_APB_PD_CA53_C0_BISR_DONE                                                   0x1
#define MASK_PMU_APB_PD_GNSS_WRAP_BISR_BUSY                                                 0x800000
#define MASK_PMU_APB_PD_WIFI_WRAP_BISR_BUSY                                                 0x400000
#define MASK_PMU_APB_PD_WCN_SYS_BISR_BUSY                                                   0x200000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_BISR_BUSY                                              0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_BISR_BUSY                                              0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_BUSY                                                   0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_BUSY                                                 0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_BUSY                                                 0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_BUSY                                             0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_BUSY                                             0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_BUSY                                               0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_BUSY                                                0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_BISR_BUSY                                              0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_BISR_BUSY                                              0x200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_BUSY                                                  0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_BUSY                                                    0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_BUSY                                                   0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_BUSY                                                    0x20
#define MASK_PMU_APB_PD_CA53_TOP_BISR_BUSY                                                  0x10
#define MASK_PMU_APB_PD_CA53_C3_BISR_BUSY                                                   0x8
#define MASK_PMU_APB_PD_CA53_C2_BISR_BUSY                                                   0x4
#define MASK_PMU_APB_PD_CA53_C1_BISR_BUSY                                                   0x2
#define MASK_PMU_APB_PD_CA53_C0_BISR_BUSY                                                   0x1
#define MASK_PMU_APB_PD_GNSS_WRAP_BISR_FORCE_BYP                                            0x800000
#define MASK_PMU_APB_PD_WIFI_WRAP_BISR_FORCE_BYP                                            0x400000
#define MASK_PMU_APB_PD_WCN_SYS_BISR_FORCE_BYP                                              0x200000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_BISR_FORCE_BYP                                         0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_BISR_FORCE_BYP                                         0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_BYP                                              0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_BYP                                            0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_BYP                                            0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_BYP                                        0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_BYP                                        0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_BYP                                          0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_BYP                                           0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_BISR_FORCE_BYP                                         0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_BISR_FORCE_BYP                                         0x200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_FORCE_BYP                                             0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_BYP                                               0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_BYP                                              0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_BYP                                               0x20
#define MASK_PMU_APB_PD_CA53_TOP_BISR_FORCE_BYP                                             0x10
#define MASK_PMU_APB_PD_CA53_C3_BISR_FORCE_BYP                                              0x8
#define MASK_PMU_APB_PD_CA53_C2_BISR_FORCE_BYP                                              0x4
#define MASK_PMU_APB_PD_CA53_C1_BISR_FORCE_BYP                                              0x2
#define MASK_PMU_APB_PD_CA53_C0_BISR_FORCE_BYP                                              0x1
#define MASK_PMU_APB_PD_GNSS_WRAP_BISR_FORCE_EN                                             0x800000
#define MASK_PMU_APB_PD_WIFI_WRAP_BISR_FORCE_EN                                             0x400000
#define MASK_PMU_APB_PD_WCN_SYS_BISR_FORCE_EN                                               0x200000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_BISR_FORCE_EN                                          0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_BISR_FORCE_EN                                          0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_EN                                               0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_EN                                             0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_EN                                             0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_EN                                         0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_EN                                         0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_EN                                           0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_EN                                            0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_BISR_FORCE_EN                                          0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_BISR_FORCE_EN                                          0x200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_FORCE_EN                                              0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_EN                                                0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_EN                                               0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_EN                                                0x20
#define MASK_PMU_APB_PD_CA53_TOP_BISR_FORCE_EN                                              0x10
#define MASK_PMU_APB_PD_CA53_C3_BISR_FORCE_EN                                               0x8
#define MASK_PMU_APB_PD_CA53_C2_BISR_FORCE_EN                                               0x4
#define MASK_PMU_APB_PD_CA53_C1_BISR_FORCE_EN                                               0x2
#define MASK_PMU_APB_PD_CA53_C0_BISR_FORCE_EN                                               0x1
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG0                                                 0xffffffff
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG1                                                 0xffffffff
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG2                                                 0xffffffff
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG3                                                 0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG0                                                      0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG1                                                      0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG2                                                      0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG3                                                      0xffffffff
#define MASK_PMU_APB_SP_SYS_SLEEP_XTL_ON                                                    0x20
#define MASK_PMU_APB_WCN_SYS_SLEEP_XTL_ON                                                   0x8
#define MASK_PMU_APB_PUBCP_SLEEP_XTL_ON                                                     0x4
#define MASK_PMU_APB_WTLCP_SLEEP_XTL_ON                                                     0x2
#define MASK_PMU_APB_AP_SLEEP_XTL_ON                                                        0x1
#define MASK_PMU_APB_MEM_SLP_CFG                                                            0xffffffff
#define MASK_PMU_APB_MEM_SD_CFG                                                             0xffffffff
#define MASK_PMU_APB_CA53_C3_WAKEUP_EN                                                      0x800
#define MASK_PMU_APB_CA53_C2_WAKEUP_EN                                                      0x400
#define MASK_PMU_APB_CA53_C1_WAKEUP_EN                                                      0x200
#define MASK_PMU_APB_CA53_C0_WAKEUP_EN                                                      0x100
#define MASK_PMU_APB_PD_CA53_TOP_CMG_HOLD_EN                                                0x10
#define MASK_PMU_APB_PD_CA53_C3_CMG_HOLD_EN                                                 0x8
#define MASK_PMU_APB_PD_CA53_C2_CMG_HOLD_EN                                                 0x4
#define MASK_PMU_APB_PD_CA53_C1_CMG_HOLD_EN                                                 0x2
#define MASK_PMU_APB_PD_CA53_C0_CMG_HOLD_EN                                                 0x1
#define MASK_PMU_APB_PUBCP_PWR_WAIT_CNT                                                     0xff0000
#define MASK_PMU_APB_WTLCP_PWR_WAIT_CNT                                                     0xff00
#define MASK_PMU_APB_AP_PWR_WAIT_CNT                                                        0xff
#define MASK_PMU_APB_SP_SYS_PWR_WAIT_CNT                                                    0xff00
#define MASK_PMU_APB_WCN_SYS_PWR_WAIT_CNT                                                   0xff
#define MASK_PMU_APB_RC0_SP_SYS_SEL                                                         0x20
#define MASK_PMU_APB_RC0_PUBCP_SEL                                                          0x4
#define MASK_PMU_APB_RC0_WTLCP_SEL                                                          0x2
#define MASK_PMU_APB_RC0_AP_SEL                                                             0x1
#define MASK_PMU_APB_RC1_SP_SYS_SEL                                                         0x20
#define MASK_PMU_APB_RC1_PUBCP_SEL                                                          0x4
#define MASK_PMU_APB_RC1_WTLCP_SEL                                                          0x2
#define MASK_PMU_APB_RC1_AP_SEL                                                             0x1
#define MASK_PMU_APB_RC1_WAIT_CNT                                                           0xff00
#define MASK_PMU_APB_RC0_WAIT_CNT                                                           0xff
#define MASK_PMU_APB_MEM_AUTO_SLP_EN                                                        0xffffffff
#define MASK_PMU_APB_MEM_AUTO_SD_EN                                                         0xffffffff
#define MASK_PMU_APB_PD_GNSS_WRAP_WAKEUP_LOCK_EN                                            0x8000000
#define MASK_PMU_APB_PD_WIFI_WRAP_WAKEUP_LOCK_EN                                            0x4000000
#define MASK_PMU_APB_PD_WCN_SYS_WAKEUP_LOCK_EN                                              0x2000000
#define MASK_PMU_APB_PUBCP_SYS_WAKEUP_LOCK_EN                                               0x1000000
#define MASK_PMU_APB_WTLCP_SYS_WAKEUP_LOCK_EN                                               0x800000
#define MASK_PMU_APB_AP_SYS_WAKEUP_LOCK_EN                                                  0x400000
#define MASK_PMU_APB_PD_PUB_SYS_WAKEUP_LOCK_EN                                              0x200000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_WAKEUP_LOCK_EN                                         0x80000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_WAKEUP_LOCK_EN                                         0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_WAKEUP_LOCK_EN                                            0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_WAKEUP_LOCK_EN                                            0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_WAKEUP_LOCK_EN                                        0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_WAKEUP_LOCK_EN                                        0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_WAKEUP_LOCK_EN                                          0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_WAKEUP_LOCK_EN                                           0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_WAKEUP_LOCK_EN                                         0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_WAKEUP_LOCK_EN                                         0x200
#define MASK_PMU_APB_PD_WTLCP_TD_WAKEUP_LOCK_EN                                             0x100
#define MASK_PMU_APB_PD_MM_TOP_WAKEUP_LOCK_EN                                               0x80
#define MASK_PMU_APB_PD_GPU_TOP_WAKEUP_LOCK_EN                                              0x40
#define MASK_PMU_APB_PD_AP_SYS_WAKEUP_LOCK_EN                                               0x20
#define MASK_PMU_APB_PD_CA53_TOP_WAKEUP_LOCK_EN                                             0x10
#define MASK_PMU_APB_PD_CA53_C3_WAKEUP_LOCK_EN                                              0x8
#define MASK_PMU_APB_PD_CA53_C2_WAKEUP_LOCK_EN                                              0x4
#define MASK_PMU_APB_PD_CA53_C1_WAKEUP_LOCK_EN                                              0x2
#define MASK_PMU_APB_PD_CA53_C0_WAKEUP_LOCK_EN                                              0x1
#define MASK_PMU_APB_WCN_SYS_CORE_INT_DISABLE                                               0x1
#define MASK_PMU_APB_GNSS_WRAP_TGDSP_CORE_INT_DISABLE                                       0x1
#define MASK_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE                                           0x1
#define MASK_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE                                            0x1
#define MASK_PMU_APB_PUBCP_CORE_INT_DISABLE                                                 0x1
#define MASK_PMU_APB_CA53_C0_CORE_INT_DISABLE                                               0x1
#define MASK_PMU_APB_CA53_C1_CORE_INT_DISABLE                                               0x1
#define MASK_PMU_APB_CA53_C2_CORE_INT_DISABLE                                               0x1
#define MASK_PMU_APB_CA53_C3_CORE_INT_DISABLE                                               0x1
#define MASK_PMU_APB_WTLCP_TGDSP_DSLP_ENA                                                   0x1
#define MASK_PMU_APB_WTLCP_LDSP_DSLP_ENA                                                    0x1
#define MASK_PMU_APB_AP_DSLP_ENA                                                            0x1
#define MASK_PMU_APB_PUBCP_DSLP_ENA                                                         0x1
#define MASK_PMU_APB_WTLCP_DSLP_ENA                                                         0x1
#define MASK_PMU_APB_CA53_TOP_DSLP_ENA                                                      0x1
#define MASK_PMU_APB_SP_SYS_DSLP_ENA                                                        0x1
#define MASK_PMU_APB_DMA_CHN2_LSLP_ENA                                                      0x100000
#define MASK_PMU_APB_DMA_CHN0_LSLP_ENA                                                      0x80000
#define MASK_PMU_APB_DMA_CHN3_LSLP_ENA                                                      0x40000
#define MASK_PMU_APB_DMA_CHN1_LSLP_ENA                                                      0x20000
#define MASK_PMU_APB_DMA_CHNALL_LSLP_ENA                                                    0x10000
#define MASK_PMU_APB_PUB_SYS_SMART_LSLP_ENA                                                 0x400
#define MASK_PMU_APB_MM_LSLP_ENA                                                            0x200
#define MASK_PMU_APB_GPU_LSLP_ENA                                                           0x100
#define MASK_PMU_APB_WCN_SYS_LSLP_ENA                                                       0x10
#define MASK_PMU_APB_AON_DMA_LSLP_ENA                                                       0x8
#define MASK_PMU_APB_WTLCP_LSLP_ENA                                                         0x4
#define MASK_PMU_APB_PUBCP_LSLP_ENA                                                         0x2
#define MASK_PMU_APB_AP_LSLP_ENA                                                            0x1
#define MASK_PMU_APB_AP_LIGHT_SLEEP                                                         0x10
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP                                                      0x8
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP                                                      0x4
#define MASK_PMU_APB_WCN_SYS_LIGHT_SLEEP                                                    0x2
#define MASK_PMU_APB_AON_SYS_LIGHT_SLEEP                                                    0x1
#define MASK_PMU_APB_WCN_SYS_XTL_STOP_BYPASS                                                0x2
#define MASK_PMU_APB_WCN_SYS_DSLP_ENA                                                       0x1
#define MASK_PMU_APB_WIFI_WRAP_DSLP_ENA                                                     0x1
#define MASK_PMU_APB_GNSS_WRAP_DSLP_ENA                                                     0x1
#define MASK_PMU_APB_PUB_ACC_RDY                                                            0x1
#define MASK_PMU_APB_PUB_CLK_RDY                                                            0x1
#define MASK_PMU_APB_EIC_LIGHT_SLEEP_SEL                                                    0x2
#define MASK_PMU_APB_EIC_DEEP_SLEEP_SEL                                                     0x1
#define MASK_PMU_APB_PMU_DEBUG                                                              0xffffffff
#define MASK_PMU_APB_AON_SYS_LIGHT_SLEEP_CNT_CLR                                            0x80000
#define MASK_PMU_APB_PUBCP_SYS_SLEEP_CNT_CLR                                                0x20000
#define MASK_PMU_APB_WTLCP_SYS_SLEEP_CNT_CLR                                                0x10000
#define MASK_PMU_APB_AP_SYS_SLEEP_CNT_CLR                                                   0x8000
#define MASK_PMU_APB_WCN_SYS_SLEEP_CNT_CLR                                                  0x4000
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP_CNT_CLR                                              0x2000
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP_CNT_CLR                                              0x1000
#define MASK_PMU_APB_AP_LIGHT_SLEEP_CNT_CLR                                                 0x800
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP_CNT_CLR                                            0x400
#define MASK_PMU_APB_WCN_SYS_LIGHT_SLEEP_CNT_CLR                                            0x200
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP_CNT_CLR                                              0x100
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP_CNT_CLR                                               0x40
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP_CNT_CLR                                               0x20
#define MASK_PMU_APB_AP_DEEP_SLEEP_CNT_CLR                                                  0x10
#define MASK_PMU_APB_PUB_DEEP_SLEEP_CNT_CLR                                                 0x8
#define MASK_PMU_APB_WCN_SYS_DEEP_SLEEP_CNT_CLR                                             0x4
#define MASK_PMU_APB_LVDSRFPLL_REF_SEL                                                      0x300
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_WCN_SYS_DEEP_SLEEP_MASK                             0x40000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_WCN_SYS_DEEP_SLEEP_MASK                                 0x20000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_WCN_SYS_DEEP_SLEEP_MASK                             0x10000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUB_SYS_DEEP_SLEEP_MASK                             0x8000000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_POL_SEL                                             0x4000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_POL_SEL                                                 0x2000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_POL_SEL                                             0x1000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_PUB_SYS_DEEP_SLEEP_MASK                                 0x800000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PUB_SYS_DEEP_SLEEP_MASK                             0x400000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_EXT_XTL_PD_MASK                                     0x200000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_SP_SYS_DEEP_SLEEP_MASK                              0x100000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_CA53_TOP_PD_MASK                                    0x80000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_WTLCP_DEEP_SLEEP_MASK                               0x40000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PUBCP_DEEP_SLEEP_MASK                               0x20000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_AP_DEEP_SLEEP_MASK                                  0x10000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_EXT_XTL_PD_MASK                                         0x8000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_SP_SYS_DEEP_SLEEP_MASK                                  0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_CA53_TOP_PD_MASK                                        0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_WTLCP_DEEP_SLEEP_MASK                                   0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_PUBCP_DEEP_SLEEP_MASK                                   0x800
#define MASK_PMU_APB_PAD_OUT_XTL_EN_AP_DEEP_SLEEP_MASK                                      0x400
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_EXT_XTL_PD_MASK                                     0x200
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_SP_SYS_DEEP_SLEEP_MASK                              0x100
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_CA53_TOP_PD_MASK                                    0x80
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_WTLCP_DEEP_SLEEP_MASK                               0x40
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUBCP_DEEP_SLEEP_MASK                               0x20
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AP_DEEP_SLEEP_MASK                                  0x10
#define MASK_PMU_APB_EXT_XTL3_COMB_EN                                                       0x8
#define MASK_PMU_APB_EXT_XTL2_COMB_EN                                                       0x4
#define MASK_PMU_APB_EXT_XTL1_COMB_EN                                                       0x2
#define MASK_PMU_APB_EXT_XTL0_COMB_EN                                                       0x1
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_WCN_SYS_DEEP_SLEEP_MASK                            0x2000000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_WCN_SYS_DEEP_SLEEP_MASK                            0x1000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_PLL_PD_MASK                                             0x800000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PLL_PD_MASK                                         0x400000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_PLL_PD_MASK                                        0x200000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_PLL_PD_MASK                                        0x100000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PLL_PD_MASK                                         0x80000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_POL_SEL                                            0x40000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_POL_SEL                                            0x20000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_PUB_SYS_DEEP_SLEEP_MASK                            0x8000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_EXT_XTL_PD_MASK                                    0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_SP_SYS_DEEP_SLEEP_MASK                             0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_CA53_TOP_PD_MASK                                   0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_WTLCP_DEEP_SLEEP_MASK                              0x800
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_PUBCP_DEEP_SLEEP_MASK                              0x400
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_AP_DEEP_SLEEP_MASK                                 0x200
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_PUB_SYS_DEEP_SLEEP_MASK                            0x80
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_EXT_XTL_PD_MASK                                    0x40
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_SP_SYS_DEEP_SLEEP_MASK                             0x20
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_CA53_TOP_PD_MASK                                   0x10
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_WTLCP_DEEP_SLEEP_MASK                              0x8
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_PUBCP_DEEP_SLEEP_MASK                              0x4
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_AP_DEEP_SLEEP_MASK                                 0x2
#define MASK_PMU_APB_PD_GNSS_WRAP_BISR_FORCE_SEL                                            0x800000
#define MASK_PMU_APB_PD_WIFI_WRAP_BISR_FORCE_SEL                                            0x400000
#define MASK_PMU_APB_PD_WCN_SYS_BISR_FORCE_SEL                                              0x200000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_BISR_FORCE_SEL                                         0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_BISR_FORCE_SEL                                         0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_SEL                                              0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_SEL                                            0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_SEL                                            0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_SEL                                        0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_SEL                                        0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_SEL                                          0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_SEL                                           0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_BISR_FORCE_SEL                                         0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_BISR_FORCE_SEL                                         0x200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_FORCE_SEL                                             0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_SEL                                               0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_SEL                                              0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_SEL                                               0x20
#define MASK_PMU_APB_PD_CA53_TOP_BISR_FORCE_SEL                                             0x10
#define MASK_PMU_APB_PD_CA53_C3_BISR_FORCE_SEL                                              0x8
#define MASK_PMU_APB_PD_CA53_C2_BISR_FORCE_SEL                                              0x4
#define MASK_PMU_APB_PD_CA53_C1_BISR_FORCE_SEL                                              0x2
#define MASK_PMU_APB_PD_CA53_C0_BISR_FORCE_SEL                                              0x1
#define MASK_PMU_APB_SP_SYS_MEM_ALL_SEL                                                     0x2
#define MASK_PMU_APB_AON_MEM_SP_SYS_SEL                                                     0x1
#define MASK_PMU_APB_INT_REQ_PWR_DOWN_CLR                                                   0x3ff0000
#define MASK_PMU_APB_INT_REQ_PWR_UP_CLR                                                     0x3ff
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_WAIT_CNT                                            0xffff0000
#define MASK_PMU_APB_PUB_SYS_SLEEP_WAIT_CNT                                                 0xffff
#define MASK_PMU_APB_PWR_ST_CLK_DIV_CFG                                                     0xffff0000
#define MASK_PMU_APB_SLP_CTRL_CLK_DIV_CFG                                                   0xffff
#define MASK_PMU_APB_CGM_PMU_SEL_REG                                                        0x3
#define MASK_PMU_APB_ISO_OFF_DLY                                                            0xff0000
#define MASK_PMU_APB_CGM_ON_DLY                                                             0xff00
#define MASK_PMU_APB_RST_ASSERT_DLY                                                         0xff
#define MASK_PMU_APB_CA53_C0_DSLP_ENA                                                       0x1
#define MASK_PMU_APB_CA53_C1_DSLP_ENA                                                       0x1
#define MASK_PMU_APB_CA53_C2_DSLP_ENA                                                       0x1
#define MASK_PMU_APB_CA53_C3_DSLP_ENA                                                       0x1
#define MASK_PMU_APB_CA53_C3_GIC_RST_EN                                                     0x10
#define MASK_PMU_APB_CA53_C2_GIC_RST_EN                                                     0x8
#define MASK_PMU_APB_CA53_C1_GIC_RST_EN                                                     0x4
#define MASK_PMU_APB_CA53_C0_GIC_RST_EN                                                     0x2
#define MASK_PMU_APB_CA53_TOP_GIC_RST_EN                                                    0x1
#define MASK_PMU_APB_PHY_PWR_DLY                                                            0xff0
#define MASK_PMU_APB_DSI_PD_REG                                                             0x8
#define MASK_PMU_APB_USB2PHY_PD_REG                                                         0x4
#define MASK_PMU_APB_CSI_4LANE_PD_REG                                                       0x2
#define MASK_PMU_APB_CSI_2LANE_PD_REG                                                       0x1
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_SEL                                                 0x1
#define MASK_PMU_APB_PD_CA53_C0_SHUTDOWN_MARK                                               0xf
#define MASK_PMU_APB_PD_CA53_C1_SHUTDOWN_MARK                                               0xf
#define MASK_PMU_APB_PD_CA53_C2_SHUTDOWN_MARK                                               0xf
#define MASK_PMU_APB_PD_CA53_C3_SHUTDOWN_MARK                                               0xf
#define MASK_PMU_APB_PD_CA53_TOP_SHUTDOWN_MARK                                              0xf
#define MASK_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK                                                0xf
#define MASK_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK                                               0xf
#define MASK_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK                                                0xf
#define MASK_PMU_APB_PD_WTLCP_TD_SHUTDOWN_MARK                                              0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_SHUTDOWN_MARK                                          0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_SHUTDOWN_MARK                                          0xf
#define MASK_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK                                            0xf
#define MASK_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK                                           0xf
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK                                         0xf
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK                                         0xf
#define MASK_PMU_APB_PD_WTLCP_SYS_SHUTDOWN_MARK                                             0xf
#define MASK_PMU_APB_PD_PUBCP_SYS_SHUTDOWN_MARK                                             0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_SHUTDOWN_MARK                                          0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_SHUTDOWN_MARK                                          0xf
#define MASK_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK                                               0xf
#define MASK_PMU_APB_PD_WCN_SYS_SHUTDOWN_MARK                                               0xf
#define MASK_PMU_APB_PD_WIFI_WRAP_SHUTDOWN_MARK                                             0xf
#define MASK_PMU_APB_PD_GNSS_WRAP_SHUTDOWN_MARK                                             0xf
#define MASK_PMU_APB_AP_SYS_SLEEP_CNT                                                       0xff
#define MASK_PMU_APB_WTLCP_SYS_SLEEP_CNT                                                    0xff
#define MASK_PMU_APB_PUBCP_SYS_SLEEP_CNT                                                    0xff
#define MASK_PMU_APB_WCN_SYS_SLEEP_CNT                                                      0xff
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP_CNT                                                0xff
#define MASK_PMU_APB_AP_DEEP_SLEEP_CNT                                                      0xff
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP_CNT                                                  0xff
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP_CNT                                                   0xff
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP_CNT                                                   0xff
#define MASK_PMU_APB_WCN_SYS_DEEP_SLEEP_CNT                                                 0xff
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_CNT                                                 0xff
#define MASK_PMU_APB_AP_LIGHT_SLEEP_CNT                                                     0xff
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP_CNT                                                  0xff
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP_CNT                                                  0xff
#define MASK_PMU_APB_WCN_LIGHT_SLEEP_CNT                                                    0xff
#define MASK_PMU_APB_AON_LIGHT_SLEEP_CNT                                                    0xff
#define MASK_PMU_APB_WCN_SYS_SRST_BUSY                                                      0x40
#define MASK_PMU_APB_AP_SYS_SRST_BUSY                                                       0x20
#define MASK_PMU_APB_CA53_SYS_SRST_BUSY                                                     0x10
#define MASK_PMU_APB_GPU_SYS_SRST_BUSY                                                      0x8
#define MASK_PMU_APB_MM_SYS_SRST_BUSY                                                       0x4
#define MASK_PMU_APB_WTLCP_SYS_SRST_BUSY                                                    0x2
#define MASK_PMU_APB_PUBCP_SYS_SRST_BUSY                                                    0x1
#define MASK_PMU_APB_REG_WCN_SRST_FRC_LP_ACK                                                0x40
#define MASK_PMU_APB_REG_AP_SRST_FRC_LP_ACK                                                 0x20
#define MASK_PMU_APB_REG_CA53_SRST_FRC_LP_ACK                                               0x10
#define MASK_PMU_APB_REG_GPU_SRST_FRC_LP_ACK                                                0x8
#define MASK_PMU_APB_REG_MM_SRST_FRC_LP_ACK                                                 0x4
#define MASK_PMU_APB_REG_WTLCP_SRST_FRC_LP_ACK                                              0x2
#define MASK_PMU_APB_REG_PUBCP_SRST_FRC_LP_ACK                                              0x1
#define MASK_PMU_APB_SOFT_RST_SEL                                                           0x7f
#define MASK_PMU_APB_REG_WCN_SYS_DDR_PWR_HS_ACK                                             0x80
#define MASK_PMU_APB_REG_PUBCP_SYS_DDR_PWR_HS_ACK                                           0x40
#define MASK_PMU_APB_REG_WTLCP_SYS_DDR_PWR_HS_ACK                                           0x20
#define MASK_PMU_APB_REG_CA53_SYS_DDR_PWR_HS_ACK                                            0x10
#define MASK_PMU_APB_REG_AP_SYS_DDR_PWR_HS_ACK                                              0x8
#define MASK_PMU_APB_REG_MM_SYS_DDR_PWR_HS_ACK                                              0x4
#define MASK_PMU_APB_REG_GPU_SYS_DDR_PWR_HS_ACK                                             0x2
#define MASK_PMU_APB_REG_AON_SYS_DDR_PWR_HS_ACK                                             0x1
#define MASK_PMU_APB_CSI_4LANE_PWR_CNT_DONE                                                 0x4
#define MASK_PMU_APB_CSI_2LANE_PWR_CNT_DONE                                                 0x2
#define MASK_PMU_APB_DSI_PWR_CNT_DONE                                                       0x1
#define MASK_PMU_APB_PD_AP_SYS_DBG_SHUTDOWN_EN                                              0x1
#define MASK_PMU_APB_WCN_SYS_SLEEP_XTL_ON_SEL                                               0x1
#define MASK_PMU_APB_EIC_SYS_SEL                                                            0x3
#define MASK_PMU_APB_DDR_SLP_CTRL_STATE                                                     0xf
#define MASK_AON_CLK_CORE_CGM_AON_APB_DIV                                                   0x300
#define MASK_AON_CLK_CORE_CGM_AON_APB_SEL                                                   0x3
#define MASK_AON_CLK_CORE_CGM_ADI_SEL                                                       0x3
#define MASK_AON_CLK_CORE_CGM_AUX0_SEL                                                      0xf
#define MASK_AON_CLK_CORE_CGM_AUX1_SEL                                                      0xf
#define MASK_AON_CLK_CORE_CGM_AUX2_SEL                                                      0xf
#define MASK_AON_CLK_CORE_CGM_PROBE_SEL                                                     0xf
#define MASK_AON_CLK_CORE_CGM_PWM0_SEL                                                      0x3
#define MASK_AON_CLK_CORE_CGM_PWM1_SEL                                                      0x3
#define MASK_AON_CLK_CORE_CGM_PWM2_SEL                                                      0x3
#define MASK_AON_CLK_CORE_CGM_PWM3_SEL                                                      0x3
#define MASK_AON_CLK_CORE_CGM_EFUSE_SEL                                                     0x1
#define MASK_AON_CLK_CORE_CGM_CM4_UART_SEL                                                  0x3
#define MASK_AON_CLK_CORE_CGM_32K_SEL                                                       0x1
#define MASK_AON_CLK_CORE_CGM_THM0_SEL                                                      0x1
#define MASK_AON_CLK_CORE_CGM_THM1_SEL                                                      0x1
#define MASK_AON_CLK_CORE_CGM_AUD_SEL                                                       0x1
#define MASK_AON_CLK_CORE_CGM_AUDIF_SEL                                                     0x3
#define MASK_AON_CLK_CORE_CGM_VBC_SEL                                                       0x1
#define MASK_AON_CLK_CORE_CGM_AUD_IIS_DA0_PAD_SEL                                           0x10000
#define MASK_AON_CLK_CORE_CGM_AUD_IIS0_AD0_PAD_SEL                                          0x10000
#define MASK_AON_CLK_CORE_CGM_CA53_DAP_SEL                                                  0x3
#define MASK_AON_CLK_CORE_CGM_CA53_DAP_MTCK_PAD_SEL                                         0x10000
#define MASK_AON_CLK_CORE_CGM_CA53_TS_SEL                                                   0x3
#define MASK_AON_CLK_CORE_CGM_DJTAG_TCK_PAD_SEL                                             0x10000
#define MASK_AON_CLK_CORE_CGM_DJTAG_TCK_SEL                                                 0x1
#define MASK_AON_CLK_CORE_CGM_CM4_AHB_DIV                                                   0x300
#define MASK_AON_CLK_CORE_CGM_CM4_AHB_SEL                                                   0x3
#define MASK_AON_CLK_CORE_CGM_FUNCDMA_PAD_SEL                                               0x10000
#define MASK_AON_CLK_CORE_CGM_EMC_REF_SEL                                                   0x3
#define MASK_AON_CLK_CORE_CGM_CSSYS_DIV                                                     0x300
#define MASK_AON_CLK_CORE_CGM_CSSYS_SEL                                                     0x7
#define MASK_AON_CLK_CORE_CGM_TMR_SEL                                                       0x1
#define MASK_AON_CLK_CORE_CGM_PMU_SEL                                                       0x1
#define MASK_AON_CLK_CORE_CGM_WCDMA_SEL                                                     0x1
#define MASK_AON_CLK_CORE_CGM_DSI_TEST_PAD_SEL                                              0x10000
#define MASK_AON_CLK_CORE_CGM_RFTI_SBI_SEL                                                  0x7
#define MASK_AON_CLK_CORE_CGM_RFTI1_XO_SEL                                                  0x1
#define MASK_AON_CLK_CORE_CGM_RFTI_LTH_SEL                                                  0x1
#define MASK_AON_CLK_CORE_CGM_RFTI2_XO_SEL                                                  0x1
#define MASK_AON_CLK_CORE_CGM_LVDSRF_CALI_SEL                                               0x1
#define MASK_AON_CLK_CORE_CGM_SERDES_DPHY_APB_SEL                                           0x1
#define MASK_AON_CLK_CORE_CGM_SERDES_DPHY_REF_SEL                                           0x1
#define MASK_AON_CLK_CORE_CGM_SERDES_DPHY_CFG_SEL                                           0x1
#define MASK_AON_CLK_CORE_CGM_ANALOG_IO_APB_DIV                                             0x300
#define MASK_AON_CLK_CORE_CGM_ANALOG_IO_APB_SEL                                             0x1
#define MASK_AON_CLK_CORE_CGM_DJTAG_TCK_HW_PAD_SEL                                          0x10000
#define MASK_AON_CLK_CORE_CGM_AP_MM_DIV                                                     0x300
#define MASK_AON_CLK_CORE_CGM_AP_MM_SEL                                                     0x3
#define MASK_AON_CLK_CORE_CGM_AP_AXI_SEL                                                    0x3
#define MASK_AON_CLK_CORE_CGM_WCN_DIV                                                       0x700
#define MASK_AON_CLK_CORE_CGM_WCN_SEL                                                       0x3
#define MASK_AON_CLK_CORE_CGM_NIC_GPU_DIV                                                   0x700
#define MASK_AON_CLK_CORE_CGM_NIC_GPU_SEL                                                   0x7
#define MASK_AON_CLK_CORE_CGM_MM_ISP_SEL                                                    0x7
#define MASK_AON_CLK_CORE_CGM_WTL_BRIDGE_DIV                                                0x300
#define MASK_AON_CLK_CORE_CGM_WTL_BRIDGE_SEL                                                0x3
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTHSCLK                           0x10
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSCLK                                0x8
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXITCLK                            0x4
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATECLK                             0x2
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ULPSACTIVENOTCLK                         0x1
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_0                        0x400
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_0                           0x200
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_0                              0x100
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_0                              0x80
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_0                             0x40
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_0                           0x3c
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_0                             0x2
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_0                             0x1
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_1                        0x400
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_1                           0x200
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_1                              0x100
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_1                              0x80
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_1                             0x40
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_1                           0x3c
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_1                             0x2
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_1                             0x1
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_2                        0x400
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_2                           0x200
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_2                              0x100
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_2                              0x80
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_2                             0x40
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_2                           0x3c
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_2                             0x2
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_2                             0x1
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_3                        0x400
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_3                           0x200
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_3                              0x100
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_3                              0x80
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_3                             0x40
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_3                           0x3c
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_3                             0x2
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_3                             0x1
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_0                              0xff000000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_1                              0xff0000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_2                              0xff00
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_3                              0xff
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXCLKESC_0                               0x8000000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_0                              0x4000000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_0                           0x3c00000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_0                             0x200000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXCLKESC_1                               0x100000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_1                              0x80000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_1                           0x78000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_1                             0x4000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXCLKESC_2                               0x2000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_2                              0x1000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_2                           0xf00
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_2                             0x80
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXCLKESC_3                               0x40
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_3                              0x20
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_3                           0x1e
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_3                             0x1
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_0                                 0x80000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_0                             0x40000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_0                             0x20000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_0                       0x10000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_0                       0x8000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_1                                 0x4000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_1                             0x2000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_1                             0x1000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_1                       0x800
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_1                       0x400
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_2                                 0x200
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_2                             0x100
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_2                             0x80
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_2                       0x40
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_2                       0x20
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_3                                 0x10
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_3                             0x8
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_3                             0x4
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_3                       0x2
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_3                       0x1
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                                  0x200000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                                  0x100000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_SHUTDOWNZ                                0x80000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RSTZ                                     0x40000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_0                                 0x20000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_1                                 0x10000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_2                                 0x8000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_3                                 0x4000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_ENABLECLK                                0x2000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_FORCEPLL                                 0x1000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_PLLLOCK                                  0x800
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_BISTON                                   0x400
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_BISTDONE                                 0x200
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_IF_SEL                                   0x100
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TRIMBG                                   0xf0
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TX_RCTL                                  0xf
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RESERVED                                 0xff00
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_RESERVEDO                                0xff
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TESTDIN                                  0x7f800
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TESTDOUT                                 0x7f8
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TESTEN                                   0x4
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLK                                  0x2
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLR                                  0x1
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_0                            0x400000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_0                              0x200000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_0                            0x100000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_0                            0x80000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_0                        0x40000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_0                          0x20000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_1                            0x10000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_1                            0x8000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_1                            0x4000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_1                        0x2000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_1                          0x1000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_2                            0x800
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_2                              0x400
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_2                            0x200
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_2                            0x100
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_2                        0x80
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_2                          0x40
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_3                            0x20
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_3                              0x10
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_3                            0x8
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_3                            0x4
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_3                        0x2
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_3                          0x1
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_ANALOG_DSI_DUMY_IN                           0xffff0000
#define MASK_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_ANALOG_DSI_DUMY_OUT                          0xffff
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTHSCLK                   0x80000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSCLK                        0x40000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXITCLK                    0x20000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_0                0x10000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_0                   0x8000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_0                      0x4000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_0                      0x2000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_0                     0x1000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_0                   0x800000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_0                     0x400000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_1                0x200000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_1                   0x100000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_1                      0x80000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_1                      0x40000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_1                     0x20000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_1                   0x10000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_1                     0x8000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_2                0x4000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_2                   0x2000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_2                      0x1000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_2                      0x800
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_2                     0x400
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_2                   0x200
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_2                     0x100
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_3                0x80
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_3                   0x40
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_3                      0x20
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_3                      0x10
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_3                     0x8
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_3                   0x4
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_3                     0x2
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_0                      0x1
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_1                      0x40000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_2                      0x20000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_3                      0x10000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                          0x8000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                          0x4000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_SHUTDOWNZ                        0x2000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_RSTZ                             0x1000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_0                         0x800
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_1                         0x400
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_2                         0x200
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_3                         0x100
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLECLK                        0x80
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_FORCEPLL                         0x40
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_BISTON                           0x20
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTDIN                          0x10
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTEN                           0x8
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLK                          0x4
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLR                          0x2
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_0                    0x1
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TESTCLK                                         0x1000000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TESTDATAIN                                      0xff0000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TESTADDR                                        0xf000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TESTDATAOUTSEL                                  0x800
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TESTDATAOUT                                     0x780
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_BIST_MODE                                       0x7c
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_T2RCOMP                                         0x2
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_LPBK_END                                        0x1
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_DATABUS16_8                                     0x10000000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_SUSPENDM                                        0x8000000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_PORN                                            0x4000000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_RESET                                           0x2000000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_RXERROR                                         0x1000000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_BYPASS_DRV_DP                                   0x800000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_BYPASS_DRV_DM                                   0x400000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_BYPASS_FS                                       0x200000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_BYPASS_IN_DP                                    0x100000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_BYPASS_IN_DM                                    0x80000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_BYPASS_OUT_DP                                   0x40000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_BYPASS_OUT_DM                                   0x20000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_VBUSVLDEXT                                      0x10000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_RESERVED                                        0xffff
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_PS_PD_S                                         0x20
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_PS_PD_L                                         0x10
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_REXTENABLE                                      0x8
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_DMPULLUP                                        0x4
#define MASK_ANLG_PHY_G8_ANALOG_USB20_HSIC_PLLON                                            0x2
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_SAMPLER_SEL                                     0x1
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_DPPULLDOWN                                      0x8
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_DMPULLDOWN                                      0x4
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TXBITSTUFFENABLE                                0x2
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TXBITSTUFFENABLEH                               0x1
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TUNEHSAMP                                       0x18000000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TFREGRES                                        0x7e00000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TFHSRES                                         0x1f0000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TUNERISE                                        0xc000
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TUNEOTG                                         0x3800
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TUNEDSC                                         0x600
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TUNESQ                                          0x1e0
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TUNEEQ                                          0x1c
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_TUNEPLLS                                        0x3
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_BISTRAM_EN                                      0x2
#define MASK_ANLG_PHY_G8_ANALOG_USB20_USB20_BIST_MODE_EN                                    0x1
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TESTCLK                                 0x80000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TESTDATAIN                              0x40000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TESTADDR                                0x20000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TESTDATAOUTSEL                          0x10000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_BIST_MODE                               0x8000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_DATABUS16_8                             0x4000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_SUSPENDM                                0x2000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_PORN                                    0x1000000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_RESET                                   0x800000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_BYPASS_DRV_DP                           0x400000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_BYPASS_DRV_DM                           0x200000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_BYPASS_FS                               0x100000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_BYPASS_IN_DP                            0x80000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_BYPASS_IN_DM                            0x40000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_VBUSVLDEXT                              0x20000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_RESERVED                                0x10000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_PS_PD_S                                 0x8000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_PS_PD_L                                 0x4000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_REXTENABLE                              0x2000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_DMPULLUP                                0x1000
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_HSIC_PLLON                                    0x800
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_SAMPLER_SEL                             0x400
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_DPPULLDOWN                              0x200
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_DMPULLDOWN                              0x100
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TXBITSTUFFENABLE                        0x80
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TXBITSTUFFENABLEH                       0x40
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TUNEHSAMP                               0x20
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TFREGRES                                0x10
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TFHSRES                                 0x8
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TUNERISE                                0x4
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TUNEOTG                                 0x2
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TUNEDSC                                 0x1
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TUNESQ                                  0x4
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TUNEEQ                                  0x2
#define MASK_ANLG_PHY_G8_DBG_SEL_ANALOG_USB20_USB20_TUNEPLLS                                0x1
#define MASK_AP_AHB_SDIO1_32K_EB                                                            0x20000000
#define MASK_AP_AHB_SDIO0_32K_EB                                                            0x10000000
#define MASK_AP_AHB_EMMC_32K_EB                                                             0x8000000
#define MASK_AP_AHB_AHBREG_EB                                                               0x800000
#define MASK_AP_AHB_SPINLOCK_EB                                                             0x2000
#define MASK_AP_AHB_EMMC_EB                                                                 0x800
#define MASK_AP_AHB_NANDC_EB                                                                0x400
#define MASK_AP_AHB_SDIO1_EB                                                                0x200
#define MASK_AP_AHB_SDIO0_EB                                                                0x100
#define MASK_AP_AHB_CKG_EB                                                                  0x80
#define MASK_AP_AHB_CE_PUB_EB                                                               0x40
#define MASK_AP_AHB_DMA_PUB_EB                                                              0x20
#define MASK_AP_AHB_OTG_EB                                                                  0x10
#define MASK_AP_AHB_GSP_EB                                                                  0x8
#define MASK_AP_AHB_VSP_EB                                                                  0x4
#define MASK_AP_AHB_DISPC_EB                                                                0x2
#define MASK_AP_AHB_DSI_EB                                                                  0x1
#define MASK_AP_AHB_SPINLOCK_SOFT_RST                                                       0x10000
#define MASK_AP_AHB_EMMC_SOFT_RST                                                           0x4000
#define MASK_AP_AHB_VSP_SOFT_RST                                                            0x2000
#define MASK_AP_AHB_SDIO1_SOFT_RST                                                          0x1000
#define MASK_AP_AHB_SDIO0_SOFT_RST                                                          0x800
#define MASK_AP_AHB_CE_PUB_SOFT_RST                                                         0x200
#define MASK_AP_AHB_NANDC_SOFT_RST                                                          0x80
#define MASK_AP_AHB_OTG_PHY_SOFT_RST                                                        0x40
#define MASK_AP_AHB_OTG_UTMI_SOFT_RST                                                       0x20
#define MASK_AP_AHB_OTG_SOFT_RST                                                            0x10
#define MASK_AP_AHB_GSP_SOFT_RST                                                            0x8
#define MASK_AP_AHB_DISP_MTX_SOFT_RST                                                       0x4
#define MASK_AP_AHB_DISPC_SOFT_RST                                                          0x2
#define MASK_AP_AHB_DSI_SOFT_RST                                                            0x1
#define MASK_AP_AHB_GIC_SOFT_RST                                                            0x100000
#define MASK_AP_AHB_CA53_ATB_SOFT_RST                                                       0xf0000
#define MASK_AP_AHB_CA53_AXI_SOFT_RST                                                       0x8000
#define MASK_AP_AHB_CA53_CS_DBG_SOFT_RST                                                    0x4000
#define MASK_AP_AHB_CA53_L2_SOFT_RST                                                        0x2000
#define MASK_AP_AHB_CA53_SOCDBG_SOFT_RST                                                    0x1000
#define MASK_AP_AHB_CA53_ETM_SOFT_RST                                                       0xf00
#define MASK_AP_AHB_CA53_DBG_SOFT_RST                                                       0xf0
#define MASK_AP_AHB_CA53_CORE_SOFT_RST                                                      0xf
#define MASK_AP_AHB_CA53_C3_AUTO_SLP_EN                                                     0x8000
#define MASK_AP_AHB_CA53_C2_AUTO_SLP_EN                                                     0x4000
#define MASK_AP_AHB_CA53_C1_AUTO_SLP_EN                                                     0x2000
#define MASK_AP_AHB_CA53_C0_AUTO_SLP_EN                                                     0x1000
#define MASK_AP_AHB_CA53_C3_WFI_SHUTDOWN_EN                                                 0x800
#define MASK_AP_AHB_CA53_C2_WFI_SHUTDOWN_EN                                                 0x400
#define MASK_AP_AHB_CA53_C1_WFI_SHUTDOWN_EN                                                 0x200
#define MASK_AP_AHB_CA53_C0_WFI_SHUTDOWN_EN                                                 0x100
#define MASK_AP_AHB_MCU_CA53_C3_SLEEP                                                       0x80
#define MASK_AP_AHB_MCU_CA53_C2_SLEEP                                                       0x40
#define MASK_AP_AHB_MCU_CA53_C1_SLEEP                                                       0x20
#define MASK_AP_AHB_MCU_CA53_C0_SLEEP                                                       0x10
#define MASK_AP_AHB_AXI_LP_CTRL_DISABLE                                                     0x8
#define MASK_AP_AHB_PERI_FORCE_ON                                                           0x4
#define MASK_AP_AHB_PERI_FORCE_OFF                                                          0x2
#define MASK_AP_AHB_CGM_CLK_AP_AXI_AUTO_GATE_EN                                             0x1
#define MASK_AP_AHB_CA53_ATB_AUTO_GATE_EN                                                   0x1000
#define MASK_AP_AHB_CA53_AXI_AUTO_GATE_EN                                                   0x800
#define MASK_AP_AHB_CACTIVE_SLV3_WAKEUP_EN                                                  0x400
#define MASK_AP_AHB_GSP_CKG_FORCE_EN                                                        0x200
#define MASK_AP_AHB_GSP_AUTO_GATE_EN                                                        0x100
#define MASK_AP_AHB_LP_AUTO_CTRL_EN                                                         0x80
#define MASK_AP_AHB_AP_MAINMTX_LP_DISABLE                                                   0x40
#define MASK_AP_AHB_AP_AHB_AUTO_GATE_EN                                                     0x20
#define MASK_AP_AHB_AP_EMC_AUTO_GATE_EN                                                     0x10
#define MASK_AP_AHB_CA53_EMC_AUTO_GATE_EN                                                   0x8
#define MASK_AP_AHB_CA53_DBG_FORCE_SLEEP                                                    0x4
#define MASK_AP_AHB_CA53_DBG_AUTO_GATE_EN                                                   0x2
#define MASK_AP_AHB_CA53_CORE_AUTO_GATE_EN                                                  0x1
#define MASK_AP_AHB_HOLDING_PEN                                                             0xffffffff
#define MASK_AP_AHB_CA53_C0_PU_LOCK                                                         0x1
#define MASK_AP_AHB_CA53_C1_PU_LOCK                                                         0x1
#define MASK_AP_AHB_CA53_C2_PU_LOCK                                                         0x1
#define MASK_AP_AHB_CA53_C3_PU_LOCK                                                         0x1
#define MASK_AP_AHB_CA53_DBG_CKG_DIV                                                        0x70000
#define MASK_AP_AHB_CA53_AXI_CKG_DIV                                                        0x700
#define MASK_AP_AHB_CA53_MCU_CKG_DIV                                                        0x70
#define MASK_AP_AHB_CA53_ATB_DIV                                                            0x7
#define MASK_AP_AHB_CPU_AXI_LP_CTRL_DISABLE                                                 0x8000
#define MASK_AP_AHB_CRYPTODISABLE                                                           0x7800
#define MASK_AP_AHB_CA53_CORE_X_STOP_FORCE                                                  0x780
#define MASK_AP_AHB_CA53_TOP_DEEP_STOP_FORCE                                                0x1
#define MASK_AP_AHB_DPHY_REF_CKG_EN                                                         0x2
#define MASK_AP_AHB_DPHY_CFG_CKG_EN                                                         0x1
#define MASK_AP_AHB_DISP_ASYNC_BRG_LP_NUM                                                   0x1fffe
#define MASK_AP_AHB_DISP_ASYNC_BRG_LP_EB                                                    0x1
#define MASK_AP_AHB_CA53_MCU_CKG_SEL                                                        0x3
#define MASK_AP_AHB_CGM_MTX_S5_AUTO_GATE_EN                                                 0x20000
#define MASK_AP_AHB_MAIN_S5_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_S5_LP_NUM                                                          0xffff
#define MASK_AP_AHB_AP_ASYNC_BRG_LP_NUM                                                     0x1fffe
#define MASK_AP_AHB_AP_ASYNC_BRG_LP_EB                                                      0x1
#define MASK_AP_AHB_MAIN_M0_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_M0_LP_NUM                                                          0xffff
#define MASK_AP_AHB_MAIN_M1_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_M1_LP_NUM                                                          0xffff
#define MASK_AP_AHB_MAIN_M2_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_M2_LP_NUM                                                          0xffff
#define MASK_AP_AHB_MAIN_M3_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_M3_LP_NUM                                                          0xffff
#define MASK_AP_AHB_MAIN_M4_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_M4_LP_NUM                                                          0xffff
#define MASK_AP_AHB_MAIN_M5_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_M5_LP_NUM                                                          0xffff
#define MASK_AP_AHB_MAIN_M6_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_M6_LP_NUM                                                          0xffff
#define MASK_AP_AHB_MAIN_M7_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_M7_LP_NUM                                                          0xffff
#define MASK_AP_AHB_MAIN_M8_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_M8_LP_NUM                                                          0xffff
#define MASK_AP_AHB_MAIN_M9_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_M9_LP_NUM                                                          0xffff
#define MASK_AP_AHB_CGM_MATRIX_AUTO_GATE_EN                                                 0x20000
#define MASK_AP_AHB_MAIN_LP_EB                                                              0x10000
#define MASK_AP_AHB_MAIN_LP_NUM                                                             0xffff
#define MASK_AP_AHB_CGM_MTX_S0_AUTO_GATE_EN                                                 0x20000
#define MASK_AP_AHB_MAIN_S0_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_S0_LP_NUM                                                          0xffff
#define MASK_AP_AHB_CGM_MTX_S1_AUTO_GATE_EN                                                 0x20000
#define MASK_AP_AHB_MAIN_S1_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_S1_LP_NUM                                                          0xffff
#define MASK_AP_AHB_CGM_MTX_S2_AUTO_GATE_EN                                                 0x20000
#define MASK_AP_AHB_MAIN_S2_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_S2_LP_NUM                                                          0xffff
#define MASK_AP_AHB_CGM_MTX_S3_AUTO_GATE_EN                                                 0x20000
#define MASK_AP_AHB_MAIN_S3_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_S3_LP_NUM                                                          0xffff
#define MASK_AP_AHB_CGM_MTX_S4_AUTO_GATE_EN                                                 0x20000
#define MASK_AP_AHB_MAIN_S4_LP_EB                                                           0x10000
#define MASK_AP_AHB_MAIN_S4_LP_NUM                                                          0xffff
#define MASK_AP_AHB_MERGE_M0_LP_EB                                                          0x10000
#define MASK_AP_AHB_MERGE_M0_LP_NUM                                                         0xffff
#define MASK_AP_AHB_MERGE_M1_LP_EB                                                          0x10000
#define MASK_AP_AHB_MERGE_M1_LP_NUM                                                         0xffff
#define MASK_AP_AHB_MERGE_M2_LP_EB                                                          0x10000
#define MASK_AP_AHB_MERGE_M2_LP_NUM                                                         0xffff
#define MASK_AP_AHB_CGM_MERGE_S0_AUTO_GATE_EN                                               0x20000
#define MASK_AP_AHB_MERGE_S0_LP_EB                                                          0x10000
#define MASK_AP_AHB_MERGE_S0_LP_NUM                                                         0xffff
#define MASK_AP_AHB_ARQOS_USB                                                               0xf0000000
#define MASK_AP_AHB_AWQOS_USB                                                               0xf000000
#define MASK_AP_AHB_ARQOS_CE                                                                0xf00000
#define MASK_AP_AHB_AWQOS_CE                                                                0xf0000
#define MASK_AP_AHB_ARQOS_DMA                                                               0xf000
#define MASK_AP_AHB_AWQOS_DMA                                                               0xf00
#define MASK_AP_AHB_ARQOS_CA53                                                              0xf0
#define MASK_AP_AHB_AWQOS_CA53                                                              0xf
#define MASK_AP_AHB_CPU_SYS_LP_NUM                                                          0x7fff8
#define MASK_AP_AHB_CPU_ASYNC_BRG_ACTIVE_SYNC_SEL                                           0x4
#define MASK_AP_AHB_CPU_ASYNC_BRG_LP_FORCE                                                  0x2
#define MASK_AP_AHB_CPU_ASYNC_BRG_LP_EB                                                     0x1
#define MASK_AP_AHB_ARQOS_SDIO0                                                             0xf0000000
#define MASK_AP_AHB_AWQOS_SDIO0                                                             0xf000000
#define MASK_AP_AHB_ARQOS_SDIO1                                                             0xf00000
#define MASK_AP_AHB_AWQOS_SDIO1                                                             0xf0000
#define MASK_AP_AHB_ARQOS_EMMC                                                              0xf000
#define MASK_AP_AHB_AWQOS_EMMC                                                              0xf00
#define MASK_AP_AHB_ARQOS_NANDC                                                             0xf0
#define MASK_AP_AHB_AWQOS_NANDC                                                             0xf
#define MASK_AP_AHB_ARQOS_THRESHHOLD_CPU                                                    0xf0000000
#define MASK_AP_AHB_AWQOS_THRESHHOLD_CPU                                                    0xf000000
#define MASK_AP_AHB_ARQOS_THRESHHOLD_MAIN                                                   0xf00000
#define MASK_AP_AHB_AWQOS_THRESHHOLD_MAIN                                                   0xf0000
#define MASK_AP_AHB_ARQOS_THRESHHOLD_MERGE                                                  0xf000
#define MASK_AP_AHB_AWQOS_THRESHHOLD_MERGE                                                  0xf00
#define MASK_AP_AHB_ARQOS_THRESHHOLD_DISP                                                   0xf0
#define MASK_AP_AHB_AWQOS_THRESHHOLD_DISP                                                   0xf
#define MASK_AP_AHB_L2FLUSHDONE                                                             0x20
#define MASK_AP_AHB_L2FLUSHREQ                                                              0x10
#define MASK_AP_AHB_L2QDENY                                                                 0x8
#define MASK_AP_AHB_L2QACCEPTN                                                              0x4
#define MASK_AP_AHB_L2QREQN                                                                 0x2
#define MASK_AP_AHB_L2QACTIVE                                                               0x1
#define MASK_AP_AHB_CA53_MTX_LP_NUM                                                         0xffff0
#define MASK_AP_AHB_CA53_MTX_S2_LP_EB                                                       0x8
#define MASK_AP_AHB_CA53_MTX_S1_LP_EB                                                       0x4
#define MASK_AP_AHB_CA53_MTX_S0_LP_EB                                                       0x2
#define MASK_AP_AHB_CA53_MTX_M0_LP_EB                                                       0x1
#define MASK_AP_AHB_CA53_STANDBYWFIL2                                                       0x1000
#define MASK_AP_AHB_CA53_ETMSTANDBYWFX                                                      0xf00
#define MASK_AP_AHB_CA53_STANDBYWFE                                                         0xf0
#define MASK_AP_AHB_CA53_STANDBYWFI                                                         0xf
#define MASK_AP_AHB_SYS_SOFT_RST_REQ_GSP                                                    0x4
#define MASK_AP_AHB_SYS_SOFT_RST_REQ_DISP                                                   0x2
#define MASK_AP_AHB_SYS_SOFT_RST_REQ_VSP                                                    0x1
#define MASK_AP_AHB_QOS_R_TMC                                                               0xf00000
#define MASK_AP_AHB_QOS_W_TMC                                                               0xf0000
#define MASK_AP_AHB_QOS_R_DISPC                                                             0xf0
#define MASK_AP_AHB_QOS_W_DISPC                                                             0xf
#define MASK_AP_AHB_OTG_TXPREEMPPULSETUNE                                                   0x100000
#define MASK_AP_AHB_OTG_TXRESTUNE                                                           0xc0000
#define MASK_AP_AHB_OTG_TXHSXVTUNE                                                          0x30000
#define MASK_AP_AHB_OTG_TXVREFTUNE                                                          0xf000
#define MASK_AP_AHB_OTG_TXPREEMPAMPTUNE                                                     0xc00
#define MASK_AP_AHB_OTG_TXRISETUNE                                                          0x300
#define MASK_AP_AHB_OTG_TXFSLSTUNE                                                          0xf0
#define MASK_AP_AHB_OTG_SQRXTUNE                                                            0x7
#define MASK_AP_AHB_OTG_ATERESET                                                            0x80000000
#define MASK_AP_AHB_OTG_VBUS_VALID_PHYREG                                                   0x1000000
#define MASK_AP_AHB_OTG_VBUS_VALID_PHYREG_SEL                                               0x800000
#define MASK_AP_AHB_OTG_VBUS_VALID_EXT                                                      0x400000
#define MASK_AP_AHB_OTG_TESTBURNIN                                                          0x200000
#define MASK_AP_AHB_OTG_LOOPBACKENB                                                         0x100000
#define MASK_AP_AHB_OTG_TESTDATAOUT                                                         0xf0000
#define MASK_AP_AHB_OTG_VATESTENB                                                           0xc000
#define MASK_AP_AHB_OTG_TESTCLK                                                             0x2000
#define MASK_AP_AHB_OTG_TESTDATAOUTSEL                                                      0x1000
#define MASK_AP_AHB_OTG_TESTADDR                                                            0xf00
#define MASK_AP_AHB_OTG_TESTDATAIN                                                          0xff
#define MASK_AP_AHB_USB2_CON_TESTMODE                                                       0x80000000
#define MASK_AP_AHB_UTMI_WIDTH_SEL                                                          0x40000000
#define MASK_AP_AHB_USB2_DATABUS16_8                                                        0x20000000
#define MASK_AP_AHB_OTG_SS_SCALEDOWNMODE                                                    0x6000000
#define MASK_AP_AHB_TEST_ANALOG_MODE1_USBPHY                                                0x1000000
#define MASK_AP_AHB_OTG_TXBITSTUFFENH                                                       0x800000
#define MASK_AP_AHB_OTG_TXBITSTUFFEN                                                        0x400000
#define MASK_AP_AHB_OTG_DMPULLDOWN                                                          0x200000
#define MASK_AP_AHB_OTG_DPPULLDOWN                                                          0x100000
#define MASK_AP_AHB_OTG_DMPULLUP                                                            0x200
#define MASK_AP_AHB_OTG_COMMONONN                                                           0x100
#define MASK_AP_AHB_USB2_PHY_IDDIG                                                          0x8
#define MASK_AP_AHB_OTG_FSEL                                                                0x7
#define MASK_AP_AHB_USB20_TUNEHSAMP                                                         0xc0000000
#define MASK_AP_AHB_USB20_TUNEPLLS                                                          0x30000000
#define MASK_AP_AHB_USB20_TUNERISE                                                          0xc000000
#define MASK_AP_AHB_USB20_TUNEDSC                                                           0x3000000
#define MASK_AP_AHB_USB20_TUNEOTG                                                           0xe00000
#define MASK_AP_AHB_USB20_TUNESQ                                                            0x1e0000
#define MASK_AP_AHB_USB20_RESERVED                                                          0xffff
#define MASK_AP_AHB_USB20_BIST_MODE                                                         0xf800000
#define MASK_AP_AHB_USB20_BYPASS_DRV_DM                                                     0x400000
#define MASK_AP_AHB_USB20_BYPASS_DRV_DP                                                     0x200000
#define MASK_AP_AHB_USB20_SAMPLER_SEL                                                       0x100000
#define MASK_AP_AHB_HSIC_PLLON                                                              0x10000
#define MASK_AP_AHB_USB20_REXTENABLE                                                        0x8000
#define MASK_AP_AHB_USB20_S_ID                                                              0x4000
#define MASK_AP_AHB_USB20_TFREGRES                                                          0x3f00
#define MASK_AP_AHB_USB20_TFHSRES                                                           0xf8
#define MASK_AP_AHB_USB20_TUNEEQ                                                            0x7
#define MASK_AP_AHB_MIPI_DSI_RESERVED                                                       0x1fffe00
#define MASK_AP_AHB_MIPI_DSI_TX_RCTL                                                        0x1e0
#define MASK_AP_AHB_MIPI_DSI_TRIMBG                                                         0x1e
#define MASK_AP_AHB_MIPI_DSI_IF_SEL                                                         0x1
#define MASK_AP_AHB_CE_SEC_EB                                                               0x1
#define MASK_AP_AHB_CE_SEC_SOFT_RST                                                         0x1
#define MASK_AP_AHB_DMA_SOFT_RST                                                            0x1
#define MASK_AP_AHB_DMA_SEC_EB                                                              0x1
#define MASK_AP_AHB_CHIP_ID                                                                 0xffffffff
#define MASK_AP_APB_INTC3_EB                                                                0x400000
#define MASK_AP_APB_INTC2_EB                                                                0x200000
#define MASK_AP_APB_INTC1_EB                                                                0x100000
#define MASK_AP_APB_INTC0_EB                                                                0x80000
#define MASK_AP_APB_SIM0_32K_EB                                                             0x40000
#define MASK_AP_APB_UART1_EB                                                                0x4000
#define MASK_AP_APB_I2C4_EB                                                                 0x1000
#define MASK_AP_APB_I2C3_EB                                                                 0x800
#define MASK_AP_APB_I2C2_EB                                                                 0x400
#define MASK_AP_APB_I2C1_EB                                                                 0x200
#define MASK_AP_APB_I2C0_EB                                                                 0x100
#define MASK_AP_APB_SPI2_EB                                                                 0x80
#define MASK_AP_APB_SPI0_EB                                                                 0x20
#define MASK_AP_APB_APB_REG_EB                                                              0x4
#define MASK_AP_APB_IIS0_EB                                                                 0x2
#define MASK_AP_APB_SIM0_EB                                                                 0x1
#define MASK_AP_APB_INTC3_SOFT_RST                                                          0x400000
#define MASK_AP_APB_INTC2_SOFT_RST                                                          0x200000
#define MASK_AP_APB_INTC1_SOFT_RST                                                          0x100000
#define MASK_AP_APB_INTC0_SOFT_RST                                                          0x80000
#define MASK_AP_APB_UART1_SOFT_RST                                                          0x4000
#define MASK_AP_APB_I2C4_SOFT_RST                                                           0x1000
#define MASK_AP_APB_I2C3_SOFT_RST                                                           0x800
#define MASK_AP_APB_I2C2_SOFT_RST                                                           0x400
#define MASK_AP_APB_I2C1_SOFT_RST                                                           0x200
#define MASK_AP_APB_I2C0_SOFT_RST                                                           0x100
#define MASK_AP_APB_SPI2_SOFT_RST                                                           0x80
#define MASK_AP_APB_SPI1_SOFT_RST                                                           0x40
#define MASK_AP_APB_SPI0_SOFT_RST                                                           0x20
#define MASK_AP_APB_IIS0_SOFT_RST                                                           0x2
#define MASK_AP_APB_SIM0_SOFT_RST                                                           0x1
#define MASK_AP_APB_SIM_CLK_POLARITY                                                        0x2
#define MASK_AP_APB_FMARK_POLARITY_INV                                                      0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATECLK_M                         0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSCLKNOT_M                         0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_RXCLKACTIVEHS_M                        0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOTCLK_M                     0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_0_M                          0x40000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_0_M                      0x20000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_0_M                          0x10000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_M                        0x8000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_0_M                      0x4000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_0_M                           0x2000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_0_M                       0x1000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_0_M                             0x800
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_0_M                         0x400
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_0_M                         0x200
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_1_M                      0x100
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_1_M                          0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_M                        0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_1_M                      0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_1_M                           0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_1_M                       0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_1_M                             0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_1_M                         0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_1_M                         0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_M                            0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_M                                 0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_M                             0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_M                             0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_M                            0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_M                               0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_M                               0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTOK_M                               0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S                                0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L                                0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_MODE_SEL                               0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_RX_RCTL                                0xf
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATECLK_S                         0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSCLKNOT_S                         0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_RXCLKACTIVEHS_S                        0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOTCLK_S                     0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_0_S                          0x40000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_0_S                      0x20000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_0_S                          0x10000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_S                        0x8000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_0_S                      0x4000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_0_S                           0x2000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_0_S                       0x1000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_0_S                             0x800
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_0_S                         0x400
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_0_S                         0x200
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_1_S                      0x100
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_1_S                          0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_S                        0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_1_S                      0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_1_S                           0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_1_S                       0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_1_S                             0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_1_S                         0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_1_S                         0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_S                            0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_S                                 0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_S                             0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_S                             0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_S                            0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_S                               0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_S                               0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTOK_S                               0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_RESERVED                               0xff00
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_RESERVEDO                              0xff
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTHSCLK_DB                      0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSCLK_DB                           0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXITCLK_DB                       0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATECLK_DB                        0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOTCLK_DB                    0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_0_DB                   0x400
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_0_DB                      0x200
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_0_DB                         0x100
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_0_DB                         0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_0_DB                        0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_0_DB                      0x3c
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_0_DB                        0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_0_DB                        0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_1_DB                   0x400
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_1_DB                      0x200
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_1_DB                         0x100
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_1_DB                         0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_1_DB                        0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_1_DB                      0x3c
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_1_DB                        0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_1_DB                        0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_2_DB                   0x400
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_2_DB                      0x200
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_2_DB                         0x100
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_2_DB                         0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_2_DB                        0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_2_DB                      0x3c
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_2_DB                        0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_2_DB                        0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_3_DB                   0x400
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_3_DB                      0x200
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_3_DB                         0x100
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_3_DB                         0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_3_DB                        0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_3_DB                      0x3c
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_3_DB                        0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_3_DB                        0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_0_DB                         0xff000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_1_DB                         0xff0000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_2_DB                         0xff00
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_3_DB                         0xff
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_0_DB                          0x8000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_0_DB                         0x4000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_0_DB                      0x3c00000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_0_DB                        0x200000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_1_DB                          0x100000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_1_DB                         0x80000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_1_DB                      0x78000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_1_DB                        0x4000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_2_DB                          0x2000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_2_DB                         0x1000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_2_DB                      0xf00
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_2_DB                        0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_3_DB                          0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_3_DB                         0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_3_DB                      0x1e
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_3_DB                        0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_0_DB                         0x80000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_1_DB                         0x40000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_2_DB                         0x20000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_3_DB                         0x10000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_0_DB                         0xff00
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_1_DB                         0xff
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_2_DB                         0xff000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_3_DB                         0xff0
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_0_DB                     0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_1_DB                     0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_2_DB                     0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_3_DB                     0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_0_DB                       0x400000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_0_DB                         0x200000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_0_DB                       0x100000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_0_DB                       0x80000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_0_DB                   0x40000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_0_DB                     0x20000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_1_DB                       0x10000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_1_DB                       0x8000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_1_DB                       0x4000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_1_DB                   0x2000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_1_DB                     0x1000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_2_DB                       0x800
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_2_DB                         0x400
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_2_DB                       0x200
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_2_DB                       0x100
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_2_DB                   0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_2_DB                     0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_3_DB                       0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_3_DB                         0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_3_DB                       0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_3_DB                       0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_3_DB                   0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_3_DB                     0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_0_DB                            0x80000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_0_DB                        0x40000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_0_DB                        0x20000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_0_DB                  0x10000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_0_DB                  0x8000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_1_DB                            0x4000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_1_DB                        0x2000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_1_DB                        0x1000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_1_DB                  0x800
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_1_DB                  0x400
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_2_DB                            0x200
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_2_DB                        0x100
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_2_DB                        0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_2_DB                  0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_2_DB                  0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_3_DB                            0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_3_DB                        0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_3_DB                        0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_3_DB                  0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_3_DB                  0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_SHUTDOWNZ_DB                           0x8000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_RSTZ_DB                                0x4000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_0_DB                            0x2000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_1_DB                            0x1000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_2_DB                            0x800
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_3_DB                            0x400
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLECLK_DB                           0x200
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCEPLL_DB                            0x100
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_BISTON_DB                              0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_BISTDONE_DB                            0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_IF_SEL_DB                              0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DEBUG_EN_DB                                0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TRIMBG_DB                              0xf
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTDIN_DB                             0x7f800
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTDOUT_DB                            0x7f8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTEN_DB                              0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTCLK_DB                             0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTCLR_DB                             0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_ATE_TEST_SEL                               0x3
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_M                0x10000000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_M                0x8000000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_M                    0x4000000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_M                         0x2000000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_M                     0x1000000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_M                     0x800000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_M                    0x400000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_M                       0x200000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_M                       0x100000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S                        0x80000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L                        0x40000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_S                0x20000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_S                0x10000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_S                    0x8000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_S                         0x4000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_S                     0x2000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_S                     0x1000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_S                    0x800
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_S                       0x400
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_S                       0x200
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTHSCLK_DB              0x100
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_0_DB           0x80
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_1_DB           0x40
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_2_DB           0x20
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_3_DB           0x10
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_SHUTDOWNZ_DB                   0x8
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_IF_SEL_DB                      0x4
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DEBUG_EN_DB                        0x2
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TRIMBG_DB                      0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATECLK                             0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSCLKNOT                             0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_RXCLKACTIVEHS                            0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOTCLK                         0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_0                              0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_0                          0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_1                              0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_1                          0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_2                              0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_2                          0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_3                              0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_3                          0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_0                              0x80000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_0                            0x40000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_0                          0x20000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_1                              0x10000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_1                            0x8000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_1                          0x4000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_2                              0x2000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_2                            0x1000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_2                          0x800000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_3                              0x400000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_3                            0x200000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_3                          0x100000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_0                               0x80000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_0                           0x40000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_0                                 0x20000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_0                             0x10000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_0                             0x8000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_1                               0x4000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_1                           0x2000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_1                                 0x1000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_1                             0x800
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_1                             0x400
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_2                               0x200
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_2                           0x100
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_2                                 0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_2                             0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_2                             0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_3                               0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_3                           0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_3                                 0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_3                             0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_3                             0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_SHUTDOWNZ                                0x200
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_RSTZ                                     0x100
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_0                                 0x80
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_1                                 0x40
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_2                                 0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_3                                 0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_ENABLECLK                                0x8
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_IF_SEL                                   0x4
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_BISTON                                   0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_BISTOK                                   0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_S                                  0x20
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_L                                  0x10
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_RX_RCTL                                  0xf
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_RESERVED                                 0xffff
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_FORCE_CSI_PHY_SHUTDOWNZ                      0x4000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_FORCE_DSI_PHY_SHUTDOWNZ                      0x2000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_FORCE_CSI_S_PHY_SHUTDOWNZ                    0x1000000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_FORCE_DSI_DBG_PHY_SHUTDOWNZ                  0x800000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M_EN                        0x400000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M_SEL                       0x200000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M                           0x100000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S_EN                        0x80000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S_SEL                       0x40000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S                           0x20000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_MIPI_REFDIV                                  0x1e000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_MIPI_TXREQHSCLK_DB                           0x1000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_RXBYTECLK_SEL                      0xc00
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D0_TXSRC_SEL                       0x300
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D1_TXSRC_SEL                       0xc0
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D2_TXSRC_SEL                       0x30
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D3_TXSRC_SEL                       0xc
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_TEST_SEL                           0x2
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_REFCLK_EN                          0x1
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_RESERVEDO                                0xff
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_ANALOG_CSI_DUMY_IN                           0xffff0000
#define MASK_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_ANALOG_CSI_DUMY_OUT                          0xffff
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_0                    0x10000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_1                    0x8000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_2                    0x4000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_3                    0x2000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_SHUTDOWNZ                        0x1000
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_RSTZ                             0x800
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_0                         0x400
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_1                         0x200
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_2                         0x100
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_3                         0x80
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLECLK                        0x40
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_IF_SEL                           0x20
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_BISTON                           0x10
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_S                          0x8
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_L                          0x4
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_RX_RCTL                          0x2
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_RESERVED                         0x1
#define MASK_CM4_AHB_CM4_IMC_EB                                                             0x200
#define MASK_CM4_AHB_CM4_TIC_EB                                                             0x100
#define MASK_CM4_AHB_CM4_DAP_EB                                                             0x80
#define MASK_CM4_AHB_CM4_GPIO_EB                                                            0x40
#define MASK_CM4_AHB_CM4_UART_EB                                                            0x20
#define MASK_CM4_AHB_CM4_TMR_EB                                                             0x10
#define MASK_CM4_AHB_CM4_SYST_EB                                                            0x8
#define MASK_CM4_AHB_CM4_WDG_EB                                                             0x4
#define MASK_CM4_AHB_CM4_EIC_EB                                                             0x2
#define MASK_CM4_AHB_CM4_INTC_EB                                                            0x1
#define MASK_CM4_AHB_CM4_IMC_SOFT_RST                                                       0x200
#define MASK_CM4_AHB_CM4_TIC_SOFT_RST                                                       0x100
#define MASK_CM4_AHB_CM4_DAP_SOFT_RST                                                       0x80
#define MASK_CM4_AHB_CM4_GPIO_SOFT_RST                                                      0x40
#define MASK_CM4_AHB_CM4_UART_SOFT_RST                                                      0x20
#define MASK_CM4_AHB_CM4_TMR_SOFT_RST                                                       0x10
#define MASK_CM4_AHB_CM4_SYST_SOFT_RST                                                      0x8
#define MASK_CM4_AHB_CM4_WDG_SOFT_RST                                                       0x4
#define MASK_CM4_AHB_CM4_EIC_SOFT_RST                                                       0x2
#define MASK_CM4_AHB_CM4_INTC_SOFT_RST                                                      0x1
#define MASK_CM4_AHB_CM4_EIC_NOTLAT_INT_WAKE_EN                                             0x200
#define MASK_CM4_AHB_ANA_INT_WAKE_EN                                                        0x100
#define MASK_CM4_AHB_CM4_GPIO_INT_WAKE_EN                                                   0x80
#define MASK_CM4_AHB_CM4_WDG_INT_WAKE_EN                                                    0x40
#define MASK_CM4_AHB_CM4_SYST_INT_WAKE_EN                                                   0x20
#define MASK_CM4_AHB_CM4_TMR_INT_WAKE_EN                                                    0x10
#define MASK_CM4_AHB_CM4_EIC_LAT_INT_WAKE_EN                                                0x8
#define MASK_CM4_AHB_CM4_UART_INT_WAKE_EN                                                   0x4
#define MASK_CM4_AHB_SYS_AUTO_GATE_EN                                                       0x2
#define MASK_CM4_AHB_CORE_AUTO_GATE_EN                                                      0x1
#define MASK_CM4_AHB_CM4_CLK_EMC_SEL                                                        0x1c
#define MASK_CM4_AHB_CM4_CLK_EMC_DIV                                                        0x3
#define MASK_CM4_AHB_SOFT_STCALIB                                                           0x7fffffe
#define MASK_CM4_AHB_SOFT_STCLK                                                             0x1
#define MASK_CM4_AHB_SOFT_AUXFAULT                                                          0xffffffff
#define MASK_CM4_AHB_SOFT_EXRESPD                                                           0x200
#define MASK_CM4_AHB_SOFT_TSCLK_CHG                                                         0x80
#define MASK_CM4_AHB_SOFT_FIX_MSTTYPE                                                       0x40
#define MASK_CM4_AHB_SOFT_DBG_RESTART                                                       0x20
#define MASK_CM4_AHB_SOFT_EDBGRQ                                                            0x10
#define MASK_CM4_AHB_SOFT_SLEEP_HOLD_REQ_N                                                  0x8
#define MASK_CM4_AHB_SOFT_EXRESPS                                                           0x4
#define MASK_CM4_AHB_SOFT_CGBYPASS                                                          0x2
#define MASK_CM4_AHB_SOFT_RSTBYPASS                                                         0x1
#define MASK_CM4_AHB_FPU_DISABLE                                                            0x1
#define MASK_CM4_AHB_WICENACK_STAT                                                          0x80000000
#define MASK_CM4_AHB_GATEHCLK_STAT                                                          0x40000000
#define MASK_CM4_AHB_WAKEUP_STAT                                                            0x20000000
#define MASK_CM4_AHB_SLEEPHOLDACKN_STAT                                                     0x10000000
#define MASK_CM4_AHB_SLEEPINGDEEP_STAT                                                      0x8000000
#define MASK_CM4_AHB_SLEEPING_STAT                                                          0x4000000
#define MASK_CM4_AHB_DBGRESTARTED_STAT                                                      0x1000000
#define MASK_CM4_AHB_HALTED_STAT                                                            0x800000
#define MASK_CM4_AHB_BRCHSTAT_STAT                                                          0x780000
#define MASK_CM4_AHB_EXREQS_STAT                                                            0x40000
#define MASK_CM4_AHB_MEMATTRS_STAT                                                          0x30000
#define MASK_CM4_AHB_HMASTLOCKS_STAT                                                        0x8000
#define MASK_CM4_AHB_HMASTERS_STAT                                                          0x6000
#define MASK_CM4_AHB_HWRITED_STAT                                                           0x1000
#define MASK_CM4_AHB_EXREQD_STAT                                                            0x800
#define MASK_CM4_AHB_MEMATTRD_STAT                                                          0x600
#define MASK_CM4_AHB_HMASTERD_STAT                                                          0x180
#define MASK_CM4_AHB_MEMATTRI_STAT                                                          0x60
#define MASK_CM4_AHB_SWV_STAT                                                               0x10
#define MASK_CM4_AHB_LOCKUP_STAT                                                            0x8
#define MASK_CM4_AHB_CDBGPWRUPREQ_STAT                                                      0x1
#define MASK_CM4_AHB_CURRPRI_STAT                                                           0xff
#define MASK_CM4_AHB_MATRIX_CTRL0                                                           0xffffffff
#define MASK_CM4_AHB_MATRIX_CTRL1                                                           0xffffffff
#define MASK_CM4_AHB_CLK_DMC_SP_SEL                                                         0x380
#define MASK_CM4_AHB_CLK_DMC_2X_SP_DIV                                                      0x78
#define MASK_CM4_AHB_CLK_DMC_1X_SP_DIV                                                      0x4
#define MASK_CM4_AHB_CLK_DMC_SEL_HW_SP_EN                                                   0x2
#define MASK_CM4_AHB_SP_DMC_DFS_EN                                                          0x1
#define MASK_CM4_AHB_RTC_CM4_EIC_EB                                                         0x80
#define MASK_CM4_AHB_RTC_CM4_SYST_EB                                                        0x40
#define MASK_CM4_AHB_RTC_CM4_TMR_EB                                                         0x20
#define MASK_CM4_AHB_RTC_CM4_WDG_EB                                                         0x10
#define MASK_CM4_AHB_RTCDV5_CM4_EIC_EB                                                      0x8
#define MASK_CM4_AHB_RTCDV5_CM4_ARCH_EB                                                     0x4
#define MASK_CM4_AHB_CM4_TMR_EB_26M                                                         0x2
#define MASK_CM4_AHB_CM4_ARCH_SOFT_RST                                                      0x1
#define MASK_MM_CLK_CORE_CGM_MM_AHB_SEL                                                     0x3
#define MASK_MM_CLK_CORE_CGM_SENSOR0_DIV                                                    0x700
#define MASK_MM_CLK_CORE_CGM_SENSOR0_SEL                                                    0x3
#define MASK_MM_CLK_CORE_CGM_SENSOR1_DIV                                                    0x700
#define MASK_MM_CLK_CORE_CGM_SENSOR1_SEL                                                    0x3
#define MASK_MM_CLK_CORE_CGM_DCAM_IF_SEL                                                    0x3
#define MASK_MM_CLK_CORE_CGM_JPG_SEL                                                        0x3
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI_PAD_SEL                                               0x10000
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI_SEL                                                   0x3
#define MASK_MM_CLK_CORE_CGM_CPHY_CFG_SEL                                                   0x1
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI_S_PAD_SEL                                             0x10000
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI_S_SEL                                                 0x3
#define MASK_MM_CLK_CORE_CGM_CSI_PHY_SCAN_ONLY_SEL                                          0x1
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_N                                         0xffe0000
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_IBIAS                                     0x18000
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_LPF                                       0x7000
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_SDM_EN                                    0x800
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_MOD_EN                                    0x400
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_DIV_S                                     0x200
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_RESERVED                                  0x1fe
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_POSTDIV                                   0x1
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_NINT                                      0x3f800000
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_KINT                                      0x7fffff
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_CCS_CTRL                                  0xff
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_BIST_EN                                   0x1000000
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_BIST_CTRL                                 0xff0000
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_DPLL_BIST_CNT                                  0xffff
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_TEST_CLK_EN                                    0x2000
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_TEST_SEL                                       0x1000
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_TEST_THM_SEL                                   0x800
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_ANALOG_PLL_RESERVED                            0x7ff
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_THM_BG_RBIAS_MODE                              0x4
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_THM_TEST_SEL                                   0x3
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_THM_BP_MODE                                    0x1000000
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_THM_BP_DATA                                    0xff0000
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_THM_RESERVED                                   0xffff
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_ANALOG_DPLL_DUMY_IN                            0xffff0000
#define MASK_ANLG_PHY_G2_ANALOG_DPLL_THM_TOP_ANALOG_DPLL_DUMY_OUT                           0xffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_N                                         0x7ff00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_IBIAS                                     0xc0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_LPF                                       0x38
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_SDM_EN                                    0x4
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_MOD_EN                                    0x2
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_DIV_S                                     0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_NINT                                      0x3f800000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_KINT                                      0x7fffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_RESERVED                                  0x1fe
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_POSTDIV                                   0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_CCS_CTRL                                  0xff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_BIST_EN                                   0x1000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_BIST_CTRL                                 0xff0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_BIST_CNT                                  0xffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_TEST_CLK_EN                                    0x2000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_TEST_SEL                                       0x1000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_TEST_THM_SEL                                   0x800
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_ANALOG_PLL_RESERVED                            0x7ff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_BG_RBIAS_MODE                              0x4
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_TEST_SEL                                   0x3
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_BP_MODE                                    0x1000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_BP_DATA                                    0xff0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_RESERVED                                   0xffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_ANALOG_MPLL_DUMY_IN                            0xffff0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_ANALOG_MPLL_DUMY_OUT                           0xffff
#define MASK_AP_CLK_CORE_CGM_AP_APB_SEL                                                     0x3
#define MASK_AP_CLK_CORE_CGM_NANDC_ECC_DIV                                                  0x700
#define MASK_AP_CLK_CORE_CGM_NANDC_ECC_SEL                                                  0x3
#define MASK_AP_CLK_CORE_CGM_OTG_REF_SEL                                                    0x1
#define MASK_AP_CLK_CORE_CGM_OTG_UTMI_PAD_SEL                                               0x10000
#define MASK_AP_CLK_CORE_CGM_UART1_DIV                                                      0x700
#define MASK_AP_CLK_CORE_CGM_UART1_SEL                                                      0x3
#define MASK_AP_CLK_CORE_CGM_I2C0_DIV                                                       0x700
#define MASK_AP_CLK_CORE_CGM_I2C0_SEL                                                       0x3
#define MASK_AP_CLK_CORE_CGM_I2C1_DIV                                                       0x700
#define MASK_AP_CLK_CORE_CGM_I2C1_SEL                                                       0x3
#define MASK_AP_CLK_CORE_CGM_I2C2_DIV                                                       0x700
#define MASK_AP_CLK_CORE_CGM_I2C2_SEL                                                       0x3
#define MASK_AP_CLK_CORE_CGM_I2C3_DIV                                                       0x700
#define MASK_AP_CLK_CORE_CGM_I2C3_SEL                                                       0x3
#define MASK_AP_CLK_CORE_CGM_I2C4_DIV                                                       0x700
#define MASK_AP_CLK_CORE_CGM_I2C4_SEL                                                       0x3
#define MASK_AP_CLK_CORE_CGM_SPI0_PAD_SEL                                                   0x10000
#define MASK_AP_CLK_CORE_CGM_SPI0_DIV                                                       0x700
#define MASK_AP_CLK_CORE_CGM_SPI0_SEL                                                       0x3
#define MASK_AP_CLK_CORE_CGM_SPI2_PAD_SEL                                                   0x10000
#define MASK_AP_CLK_CORE_CGM_SPI2_DIV                                                       0x700
#define MASK_AP_CLK_CORE_CGM_SPI2_SEL                                                       0x3
#define MASK_AP_CLK_CORE_CGM_SPI_HS_PAD_SEL                                                 0x10000
#define MASK_AP_CLK_CORE_CGM_SPI_HS_DIV                                                     0x700
#define MASK_AP_CLK_CORE_CGM_SPI_HS_SEL                                                     0x3
#define MASK_AP_CLK_CORE_CGM_IIS0_DIV                                                       0x700
#define MASK_AP_CLK_CORE_CGM_IIS0_SEL                                                       0x3
#define MASK_AP_CLK_CORE_CGM_CE_SEL                                                         0x3
#define MASK_AP_CLK_CORE_CGM_26M_NANDC_SEL                                                  0x1
#define MASK_AP_CLK_CORE_CGM_AP_EMMC_32K_SEL                                                0x1
#define MASK_AP_CLK_CORE_CGM_AP_SDIO0_32K_SEL                                               0x1
#define MASK_AP_CLK_CORE_CGM_AP_SDIO1_32K_SEL                                               0x1
#define MASK_AP_CLK_CORE_CGM_AP_SIM_32K_SEL                                                 0x1
#define MASK_AP_CLK_CORE_CGM_DSI_PHY_SCAN_ONLY_SEL                                          0x1
#define MASK_AP_CLK_CORE_CGM_USB20_SCAN_ONLY_SEL                                            0x1
#define MASK_AP_CLK_CORE_CGM_NANDC_2X_DIV                                                   0xf00
#define MASK_AP_CLK_CORE_CGM_NANDC_2X_SEL                                                   0xf
#define MASK_AP_CLK_CORE_CGM_NANDC_1X_DIV                                                   0x100
#define MASK_AP_CLK_CORE_CGM_SDIO0_2X_SEL                                                   0x7
#define MASK_AP_CLK_CORE_CGM_SDIO1_2X_SEL                                                   0x7
#define MASK_AP_CLK_CORE_CGM_EMMC_2X_SEL                                                    0x7
#define MASK_AP_CLK_CORE_CGM_VSP_SEL                                                        0x3
#define MASK_AP_CLK_CORE_CGM_GSP_SEL                                                        0x3
#define MASK_AP_CLK_CORE_CGM_DISPC0_SEL                                                     0x3
#define MASK_AP_CLK_CORE_CGM_DISPC0_DPI_DIV                                                 0xf00
#define MASK_AP_CLK_CORE_CGM_DISPC0_DPI_SEL                                                 0x3
#define MASK_AP_CLK_CORE_CGM_DSI_RXESC_PAD_SEL                                              0x10000
#define MASK_AP_CLK_CORE_CGM_DSI_LANEBYTE_PAD_SEL                                           0x10000
#define MASK_AP_CLK_CORE_CGM_DPHY_REF_SEL                                                   0x1
#define MASK_AP_CLK_CORE_CGM_DPHY_CFG_SEL                                                   0x1
#define MASK_GPU_APB_GPU_SOFT_RST                                                           0x1
#define MASK_GPU_APB_CLK_GPU_DIV                                                            0x70
#define MASK_GPU_APB_CLK_GPU_SEL                                                            0x7
#define MASK_GPU_APB_GPU_BARRIER_DISABLE_EN                                                 0x1
#define MASK_GPU_APB_NIC400_GPU2PUB_SLV_LP_EB                                               0x2
#define MASK_GPU_APB_NIC400_GPU2PUB_SLV_LP_FORCE                                            0x1
#define MASK_GPU_APB_GPU_SYS_LP_NUM                                                         0xffff
#define MASK_GPU_APB_GPU_QOS_SEL                                                            0x10000
#define MASK_GPU_APB_AWQOS_THRESHOLD_GPU                                                    0xf000
#define MASK_GPU_APB_ARQOS_THRESHOLD_GPU                                                    0xf00
#define MASK_GPU_APB_AWQOS_GPU                                                              0xf0
#define MASK_GPU_APB_ARQOS_GPU                                                              0xf
#define MASK_GPU_APB_CGM_GPU_FDIV_NUM                                                       0xf
#define MASK_GPU_APB_CGM_GPU_FDIV_DENOM                                                     0xf
