module Data_memory(clk,rst,WE,A,WD,RD);
    input clk,rst,WE;
    input [31:0] A,WD;
    output [31:0] RD;
    reg [31:0] mem [1023:0] ;
    always @(posedge clk) begin
        if(WE) mem[A]<=WD;
    end

    assign RD=(rst)?32'd0: mem[A];
    
endmodule