VHDL description of 32-bit Brent-Kung adder with simulation testbench
